// GB-specific TDI-on-the-fly C++ method bodies + kernel launchers.
// Carved out of lisa-on-gpu's TDIonTheFly.cu at Phase 3L.7d (2026-06-04).
//
// What lives here (this slice):
// - `GBTDIonTheFly::ucb_amplitude / ucb_phase / ucb_f / ucb_fdot` — UCB physics.
// - `GBTDIonTheFly::get_amp / get_phase / get_f / get_fdot` — virtual overrides.
// - `GBTDIonTheFly::~GBTDIonTheFly` dtor.
// - `GBTDIonTheFly::get_gb_buffer_size` / `get_gb_fd_buffer_size` — shared-mem helpers.
// - `gb_run_wave_tdi_kernel` (CUDA_KERNEL) + `gb_run_wave_tdi_wrap` (host) — TD path.
//
// What still lives in lisa-on-gpu's TDIonTheFly.cu (subsequent slices migrate):
// - `gb_run_fd_wave_tdi_kernel` + `gb_run_fd_wave_tdi_wrap` (heterodyne FD path).
// - `gbfd_*` FD helpers (radix-2 FFT, build_one_source, run_one_source,
//   accumulate_ll, dense_bin, bit_reverse, log2_int).
// - `GBComputationGroup` class + its wrap methods (gb_fd_*, gb_wdm_het_*,
//   gb_signal_het_*).
// - `GBTDIonTheFlyWrap` + its pybind11 registration.
//
// **Compile-in-place pattern.** GBGPU's `cgbgpu` CMake target compiles
// this `.cu` file directly. lisa-on-gpu's
// `fastlisaresponse_{cpu,gpu}_tdionthefly` targets ALSO copy-compile
// this same file (via `${GBGPU_CUTILS}/gb_tdi_on_the_fly.cu` shell-out
// + `.cu→.cxx` for CPU), mirroring how lisa-on-gpu copy-compiles
// LAT's `lat_tdi_on_the_fly.cu` since Phase 3L.5. Both packages end
// up with their own compiled copy of the bodies in their own
// extension `.so`; RTLD_LOCAL keeps the symbols package-local so
// they don't collide when both wheels are imported in the same
// Python process.

#include "gb_tdi_on_the_fly.hh"  // GBTDIonTheFly class + LAT/GBT/LISATDIonTheFly machinery
#include <stdexcept>
#include <string>
#include <vector>
#include <cstdio>    // printf -- sig-het V5 occupancy report (GB_SIGHET_V5_VERBOSE)
#include <cstdlib>   // getenv / atoi / atoll / free -- sig-het V5 slab + knobs
#include <cstdint>   // uintptr_t -- sig-het V5 shared-tail alignment

// `N_PARAMS_MAX` is the upper bound on per-source parameter count
// used by the shared-memory layout calculations below. Same value
// as lisa-on-gpu's TDIonTheFly.cu (Phase 2 chunked-het work).
// Defined here so this `.cu` is self-contained (no dependency on
// lisa-on-gpu's TDIonTheFly.cu when both files end up in the same
// CMake target).
#ifndef N_PARAMS_MAX
#define N_PARAMS_MAX 20
#endif

// Upper bound on the sig-het active-band HALF width. The per-thread
// `m_active[]` stack array (device consumer + host wraps) is sized for this;
// GBs never need more than a couple of layers, so a hard cap of 8 (17 active
// layers) is generous. The host wraps THROW when a caller exceeds it rather
// than silently overflowing the fixed array.
#ifndef GB_SIGHET_M_HALF_MAX
#define GB_SIGHET_M_HALF_MAX 8
#endif
#define GB_SIGHET_M_ACTIVE_MAX (2 * GB_SIGHET_M_HALF_MAX + 1)

// Host-side guard: reject an over-wide active band BEFORE it overflows the
// fixed-size `m_active[]` stack arrays in the sig-het consumer/wraps. Called
// at the top of every sig-het host wrap that takes `m_active_half_width`.
static inline void gb_sighet_check_m_half(int m_active_half_width)
{
    if (m_active_half_width < 0 || m_active_half_width > GB_SIGHET_M_HALF_MAX)
        throw std::invalid_argument(
            "m_active_half_width out of range: got "
            + std::to_string(m_active_half_width)
            + ", must be in [0, " + std::to_string(GB_SIGHET_M_HALF_MAX)
            + "]. GBs never need more than a couple of active layers; the "
              "kernel's m_active[] is sized for this cap. Raise "
              "GB_SIGHET_M_HALF_MAX (and rebuild) only if a wider band is "
              "genuinely required.");
}


#ifdef __CUDACC__
// ----------------------------------------------------------------------------
// Checked dynamic-shared-memory request for a kernel launch (host side).
//
// The historical per-wrap idiom
//
//     if (shared_bytes > 48 * 1024)
//         cudaFuncSetAttribute(kernel, cudaFuncAttributeMaxDynamicSharedMemorySize,
//                              shared_bytes);
//
// has two failure modes that both end in a bare
// ``GPUassert: invalid argument`` at the post-launch cudaGetLastError (the
// SIGHET_NT_LAYER=135 gate death, 2026-08-12, nt_layers_1.log):
//
//   1. the cudaFuncSetAttribute return value was DISCARDED, so a request past
//      the device's opt-in ceiling (cudaDevAttrMaxSharedMemoryPerBlockOptin:
//      163,840 B on A100, 232,448 B on H100) failed silently and the launch
//      then failed with the same uninformative error;
//   2. the 48 KB threshold compared the DYNAMIC request alone, ignoring the
//      kernel's STATIC shared usage (cub reduce scratch, link tables): a
//      dynamic request just under 48 KB whose static+dynamic total crosses
//      it launches without the opt-in and dies.
//
// ``gb_sighet_try_request_shared`` fixes both: it accounts static+dynamic
// against the true device opt-in limit and error-checks the attribute call.
// It returns false (without touching the attribute) when the request cannot
// fit, so callers can fall back to a slimmer layout;
// ``gb_sighet_request_shared`` is the throwing form for callers with no
// fallback -- the exception surfaces in Python as a ValueError NAMING the
// kernel, the request, and the device limit, at setup time, instead of a
// mid-run GPUassert.
//
// Host-launcher plumbing only (CUDA branch): no kernel arithmetic changes,
// so launches that were legal before produce bit-identical results.
// ----------------------------------------------------------------------------
static inline int gb_sighet_device_shared_optin_limit()
{
    int dev = 0;
    gpuErrchk(cudaGetDevice(&dev));
    int limit = 0;
    if (cudaDeviceGetAttribute(&limit, cudaDevAttrMaxSharedMemoryPerBlockOptin,
                               dev) != cudaSuccess || limit <= 0)
    {
        (void) cudaGetLastError();   // clear the probe failure; use the base cap
        gpuErrchk(cudaDeviceGetAttribute(
            &limit, cudaDevAttrMaxSharedMemoryPerBlock, dev));
    }
    return limit;
}

template <typename KernelT>
static inline bool gb_sighet_try_request_shared(KernelT kernel,
                                                size_t shared_bytes,
                                                size_t *total_out = nullptr,
                                                int *limit_out = nullptr)
{
    cudaFuncAttributes attr;
    gpuErrchk(cudaFuncGetAttributes(&attr, (const void *) kernel));
    const int    limit = gb_sighet_device_shared_optin_limit();
    const size_t total = shared_bytes + (size_t) attr.sharedSizeBytes;
    if (total_out != nullptr) *total_out = total;
    if (limit_out != nullptr) *limit_out = limit;
    if (total > (size_t) limit)
        return false;
    if (total > (size_t) 48 * 1024)
    {
        gpuErrchk(cudaFuncSetAttribute(
            (const void *) kernel,
            cudaFuncAttributeMaxDynamicSharedMemorySize,
            (int) shared_bytes));
    }
    return true;
}

template <typename KernelT>
static inline void gb_sighet_request_shared(KernelT kernel,
                                            size_t shared_bytes,
                                            const char *kernel_name,
                                            const char *hint)
{
    size_t total = 0;
    int    limit = 0;
    if (!gb_sighet_try_request_shared(kernel, shared_bytes, &total, &limit))
    {
        throw std::invalid_argument(
            std::string("[") + kernel_name + "] needs "
            + std::to_string(total) + " B of shared memory per block ("
            + std::to_string(shared_bytes) + " dynamic + "
            + std::to_string(total - shared_bytes) + " static) but this "
            "device's opt-in limit is " + std::to_string(limit) + " B. "
            + hint);
    }
}
#endif  // __CUDACC__


// =============================================================================
// GBTDIonTheFly --- UCB closed-form physics
// =============================================================================
// LDC convention: phase parameter `phi0` enters with a leading minus
// sign (`-phi0 + 2*pi * cumulative-phase`).

CUDA_DEVICE
double GBTDIonTheFly::ucb_phase(double t, double *params)
{
    double f0    = params[f0_index];
    double phi0  = params[phi0_index];
    double fdot  = params[fdot0_index];
    double fddot = params[fddot0_index];

    double t_diff = t - t_ref;
    return -phi0 + 2 * M_PI * (f0 * t_diff
                              + 0.5 * fdot * t_diff * t_diff
                              + (1.0 / 6.0) * fddot * t_diff * t_diff * t_diff);
}

CUDA_DEVICE
double GBTDIonTheFly::ucb_amplitude(double t, double *params)
{
    double A0    = params[amplitude_index];
    double f0    = params[f0_index];
    double fdot  = params[fdot0_index];
    double t_diff = t - t_ref;
    return A0 * (1.0 + (2.0 / 3.0) * fdot / f0 * t_diff);
}

CUDA_DEVICE
double GBTDIonTheFly::ucb_f(double t, double *params)
{
    double f0    = params[f0_index];
    double fdot  = params[fdot0_index];
    double fddot = params[fddot0_index];
    double t_diff = t - t_ref;
    return f0 + fdot * t_diff + 0.5 * fddot * t_diff * t_diff;
}

CUDA_DEVICE
double GBTDIonTheFly::ucb_fdot(double t, double *params)
{
    double fdot  = params[fdot0_index];
    double fddot = params[fddot0_index];
    double t_diff = t - t_ref;
    return fdot + fddot * t_diff;
}


// -----------------------------------------------------------------------------
// LISATDIonTheFly virtual overrides --- delegate to UCB physics.
// -----------------------------------------------------------------------------

CUDA_DEVICE
double GBTDIonTheFly::get_phase(double t, double *params, int bin_i)
{
    // TD is based on sc1 time.
    return ucb_phase(t, params);
}

CUDA_DEVICE
double GBTDIonTheFly::get_amp(double t, double *params, int bin_i)
{
    return ucb_amplitude(t, params);
}

CUDA_DEVICE
double GBTDIonTheFly::get_f(double t, double *params, int bin_i)
{
    return ucb_f(t, params);
}

CUDA_DEVICE
double GBTDIonTheFly::get_fdot(double t, double *params, int bin_i)
{
    return ucb_fdot(t, params);
}


CUDA_DEVICE
GBTDIonTheFly::~GBTDIonTheFly()
{
    return;
}


// =============================================================================
// Time-domain GB TDI kernel + host wrapper.
// =============================================================================

#ifdef __CUDACC__
CUDA_KERNEL
void gb_run_wave_tdi_kernel(GBTDIonTheFly *tdi_on_fly, int buffer_length, cmplx *tdi_channels_arr,
    double *tdi_amp, double *tdi_phase, double *phi_ref,
    double *params, double *t_arr, int N, int num_bin, int n_params, int nchannels)
{
    extern CUDA_SHARED char shared_mem[];
    void *buffer = (void*) shared_mem;

    GBTDIonTheFly tdi_on_fly_here(tdi_on_fly->orbits, tdi_on_fly->tdi_config,
                                   tdi_on_fly->T, tdi_on_fly->t_ref);
    tdi_on_fly_here.run_wave_tdi(buffer, buffer_length, tdi_channels_arr,
                                  tdi_amp, tdi_phase, phi_ref,
                                  params, t_arr, N, num_bin, n_params, nchannels);
}
#endif

void gb_run_wave_tdi_wrap(GBTDIonTheFly *tdi_on_fly, cmplx *tdi_channels_arr,
    double *tdi_amp, double *tdi_phase, double *phi_ref,
    double *params, double *t_arr, int N, int num_bin, int n_params, int nchannels)
{
#ifdef __CUDACC__
    // Host -> device upload of the wrapper struct (sprint-wide rule;
    // see GBGPU CLAUDE.md "Host->device upload of class-wrapper objects").
    GBTDIonTheFly *gb_here = new GBTDIonTheFly(tdi_on_fly->orbits, tdi_on_fly->tdi_config,
                                                tdi_on_fly->T, tdi_on_fly->t_ref);
    Orbits *d_orbits;
    cudaMalloc(&d_orbits, sizeof(Orbits));
    gpuErrchk(cudaMemcpy(d_orbits, tdi_on_fly->orbits, sizeof(Orbits), cudaMemcpyHostToDevice));

    TDIConfig *d_tdi_config;
    cudaMalloc(&d_tdi_config, sizeof(TDIConfig));
    gpuErrchk(cudaMemcpy(d_tdi_config, tdi_on_fly->tdi_config, sizeof(TDIConfig), cudaMemcpyHostToDevice));

    gb_here->orbits     = d_orbits;
    gb_here->tdi_config = d_tdi_config;

    GBTDIonTheFly *d_gb_here;
    cudaMalloc(&d_gb_here, sizeof(GBTDIonTheFly));
    gpuErrchk(cudaMemcpy(d_gb_here, gb_here, sizeof(GBTDIonTheFly), cudaMemcpyHostToDevice));

    int buffer_length = tdi_on_fly->get_gb_buffer_size(N);
    // ``get_gb_buffer_size(N)`` can return >48 KB (the default per-block
    // dynamic-shared-mem cap). The other CUDA launchers in this file
    // (gb_fd_get_ll_kernel, gb_fd_fill_global_kernel, and the chunked-het
    // family in lat_chunked_het_kernels.hh) all opt into the higher cap
    // via cudaFuncSetAttribute before launching; this one was missing
    // it, which produced ``GPUassert: invalid argument`` at the
    // post-launch cudaGetLastError() check (line 183) for any N that
    // pushed the buffer above the default cap. Cluster CUDA report
    // 2026-06-06: N gave buffer_length = 475136 bytes.
    gpuErrchk(cudaFuncSetAttribute(
        gb_run_wave_tdi_kernel,
        cudaFuncAttributeMaxDynamicSharedMemorySize, buffer_length));
    gb_run_wave_tdi_kernel<<<num_bin, NUM_THREADS_HERE, buffer_length>>>(
        d_gb_here, buffer_length, tdi_channels_arr, tdi_amp, tdi_phase, phi_ref,
        params, t_arr, N, num_bin, n_params, nchannels);

    cudaDeviceSynchronize();
    gpuErrchk(cudaGetLastError());

    gpuErrchk(cudaFree(d_orbits));
    gpuErrchk(cudaFree(d_tdi_config));
    gpuErrchk(cudaFree(d_gb_here));
    delete gb_here;
#else
    // CPU branch: pass host pointers through (CUDA_SHARED collapses to
    // a regular stack/heap buffer; CUDA_KERNEL launchers degenerate to
    // a regular function call).
    int buffer_length = tdi_on_fly->get_gb_buffer_size(N);
    char *buffer = new char[buffer_length];
    tdi_on_fly->run_wave_tdi((void*) buffer, buffer_length, tdi_channels_arr,
                              tdi_amp, tdi_phase, phi_ref,
                              params, t_arr, N, num_bin, n_params, nchannels);
    delete[] buffer;
#endif
}


// =============================================================================
// Shared-memory budget helpers.
// =============================================================================

int GBTDIonTheFly::get_gb_buffer_size(int N)
{
    return N * sizeof(double) + get_tdi_buffer_size(N);
}

int GBTDIonTheFly::get_gb_fd_buffer_size(int N, int nchannels, int n_cp_sig)
{
    // Shared-memory budget per source for the heterodyne FD kernel:
    //   params_here[N_PARAMS_MAX]                        N_PARAMS_MAX * 8
    //   t_arr_local[N]                                              N * 8
    //   tdi_channels_arr[nchannels * N]  (cmplx, FFT)    nchannels * N * 16
    // then EITHER the direct-path region (n_cp_sig <= 1):
    //   tdi_amp[nchannels * N]                           nchannels * N * 8
    //   tdi_phase[nchannels * N]                         nchannels * N * 8
    //   phi_ref[N]                                                  N * 8
    //   get_tdi scratch (flip, pjump, count, fix_count)            21 * N
    // OR the control-point spline arena (n_cp_sig > 1; see the spline
    // branch in gbfd_build_one_source): 23 doubles per node (t_cp +
    // amp/phase/dphi_ref coefficient stacks + B + PCR scratch + un-het
    // phi_ref) + the raw cp TDI (cmplx) + extract/unwrap scratch.
    // The MAX of the two is reserved so a runtime path switch is safe.
    const size_t common =
          N_PARAMS_MAX * sizeof(double)
        + (size_t) N * sizeof(double)
        + (size_t) nchannels * (size_t) N * sizeof(cmplx);
    const size_t direct_region =
          2 * (size_t) nchannels * (size_t) N * sizeof(double)
        + (size_t) N * sizeof(double)
        + (size_t) get_tdi_buffer_size(N);
    size_t region = direct_region;
    if (n_cp_sig > 1) {
        const size_t spline_region =
              (size_t) n_cp_sig * 23 * sizeof(double)
            + (size_t) nchannels * (size_t) n_cp_sig * sizeof(cmplx)
            + (size_t) (21 * n_cp_sig + 16);
        if (spline_region > region) region = spline_region;
    }
    return (int) (common + region);
}


// ============================================================================
// Phase 3L.7e (2026-06-04): GB heterodyne FD path -- carved out of
// lisa-on-gpu's TDIonTheFly.cu lines 5787-6167. Source-agnostic FD
// helpers (gbfd_log2_int, gbfd_bit_reverse, gbfd_radix2_fft_inplace,
// gbfd_dense_bin) + GB-specific (gbfd_build_one_source,
// gbfd_run_one_source) + the kernel/wrap launcher
// (gb_run_fd_wave_tdi_kernel + gb_run_fd_wave_tdi_wrap).
//
// `gbfd_accumulate_ll` + the `GBComputationGroup::gb_fd_*_wrap`
// methods that share these helpers stay in lisa-on-gpu for now
// (subsequent Phase 3L.7f slice moves them to GBGPU).
// ============================================================================

// ---------------------------------------------------------------------------
// Heterodyne FD GB kernel
// ---------------------------------------------------------------------------
//
// Per-source block; threads cooperate over the N_sparse time samples and over
// FFT butterflies.  All three channels live in shared memory simultaneously
// so cross-channel (XYZ -> AET, etc.) post-processing can happen before any
// global-memory write.
//
// Algorithm (per source, all in shared memory):
//   1. Re-run the existing get_tdi() on the sparse grid -> tdi_amp[c,n],
//      tdi_phase[c,n], phi_ref[n], tdi_channels_arr[c,n].
//   2. Overwrite tdi_channels_arr[c,n] with the slow positive-frequency
//      signal  s_c(tau_n) = A_c(tau_n) *
//                            exp(+i*(phi_c(tau_n) + phi_ref(tau_n)
//                                    - 2*pi*f0_grid * tau_n)).
//   3. In-place radix-2 Cooley-Tukey FFT per channel on s_c[0..N-1] using
//      cooperative bit-reversal + log2(N) butterfly passes.  Twiddles are
//      computed on the fly with sin/cos (full double precision).
//   4. Multiply by 0.5 * dt_sparse (the 1/2 from x = Re[z]) and write the
//      (num_bin, nchannels, N_sparse) complex result, along with k_f0[bin_i]
//      and f0_grid[bin_i] (dense rfft bin and snapped carrier).

// gbfd_log2_int + gbfd_bit_reverse are header-inline in
// gb_tdi_on_the_fly.hh (Phase 3L.7f.1, 2026-06-04). Same for
// gbfd_dense_bin below.

CUDA_DEVICE
void gbfd_radix2_fft_inplace(cmplx *a, int N, int log2N)
{
    // Cooley-Tukey decimation-in-time, in-place, double precision.  No GSL or
    // other library; permissive MIT-style hand roll.  Cooperative across the
    // threads of the block.

    // Bit-reversal permutation
    for (int n = THREAD_START_X; n < N; n += BLOCK_INCR_X)
    {
        int r = gbfd_bit_reverse(n, log2N);
        if (r > n)
        {
            cmplx t = a[n];
            a[n] = a[r];
            a[r] = t;
        }
    }
    CUDA_SYNC_THREADS;

    // log2(N) butterfly passes
    for (int s = 1; s <= log2N; ++s)
    {
        int m  = 1 << s;
        int mh = m >> 1;
        double base = -2.0 * M_PI / (double) m;  // forward FFT sign
        for (int k = THREAD_START_X; k < (N >> 1); k += BLOCK_INCR_X)
        {
            int g  = k / mh;          // butterfly group
            int j  = k - g * mh;      // position within group
            int i0 = g * m + j;
            int i1 = i0 + mh;
            double th = base * (double) j;
            cmplx w(cos(th), sin(th));
            cmplx u = a[i0];
            cmplx v = w * a[i1];
            a[i0] = u + v;
            a[i1] = u - v;
        }
        CUDA_SYNC_THREADS;
    }
}

// Build the heterodyne FD for one source into the shared-memory buffer.
//
// Side effects after return:
//   tdi_chan[c*N + n] holds  0.5 * dt_sparse * FFT[s_c][n]  (complex),
//   *kf0_out is the dense rfft bin closest to f0,
//   *f0g_out is the snapped carrier f0_grid = *kf0_out * df.
//
// All three (nchannels) channels are resident in shared memory at return,
// in FFT-order, ready for the inner-product / accumulator step.
//
// The shared-mem layout is exactly the one `get_gb_fd_buffer_size` reserves.
// `tdi_chan_out`, if non-NULL, also receives a pointer to the per-channel
// heterodyne FD slab within shared (size = nchannels * N complex).
// tukey_alpha: scipy.signal.windows.tukey alpha applied to the slow signal
// before the in-place FFT. 0.0 = rectangular (no taper), match
// FAST_WDM_TUKEY_ALPHA_HET_NARROW / _HET_WIDE (0.05 / 0.01) to mirror the
// dense rfft(Tukey*td) convention. The same taper formula is used as in
// the chunked-het sparse FD path (TDIonTheFly.cu:2074-2098) so cross-path
// inner products line up at FP precision.
CUDA_DEVICE
void gbfd_build_one_source(GBTDIonTheFly *tof, void *shared_mem,
                           double *params_in, double t_start, double Tobs,
                           int N, int nchannels, int n_params, int bin_i,
                           int log2N,
                           cmplx **tdi_chan_out,
                           int *kf0_out, double *f0g_out, double *dts_out,
                           double tukey_alpha, double edge_frac, int n_cp_sig)
{
    // ---- carve up shared memory ------------------------------------------
    char *cur = (char*) shared_mem;

    double *params_here = (double*) cur;
    cur += N_PARAMS_MAX * sizeof(double);

    double *t_arr_local = (double*) cur;
    cur += (size_t) N * sizeof(double);

    cmplx *tdi_chan = (cmplx*) cur;             // also slow + FFT buffer
    cur += (size_t) nchannels * N * sizeof(cmplx);

    // ---- broadcast params into shared ------------------------------------
    for (int i = THREAD_START_X; i < n_params; i += BLOCK_INCR_X)
        params_here[i] = params_in[bin_i * n_params + i];
    CUDA_SYNC_THREADS;

    const double f0   = params_here[tof->f0_index];
    const double df   = 1.0 / Tobs;
    const int    kf0  = (int) llround(f0 / df);
    const double f0g  = (double) kf0 * df;
    const double dts  = Tobs / (double) N;

    // Window constants shared by both eval paths.
    // Tukey: cosine taper on the first / last alpha/2 fraction of the N
    // sparse samples (rectangular middle), matching
    // scipy.signal.windows.tukey(N, alpha) sample-by-sample so the sparse
    // FD matches the dense rfft(Tukey*td) inner product. alpha=0 -> none.
    // Edge-cut: zero the first / last edge_frac fraction of the sparse
    // grid so the FD-het template analyses the SAME time region as the
    // WDM grid's [min_time, max_time] = [EC, Nt-EC] layers
    // (edge_frac = EC/Nt); when EC > taper the cut subsumes the taper.
    const double n_taper_fd = 0.5 * tukey_alpha * (double) (N - 1);
    const double dlast_fd   = (double) (N - 1);
    const int    n_edge     = (int) llround(edge_frac * (double) N);

    if (n_cp_sig > 1)
    {
        // ================= CONTROL-POINT SPLINE PATH =====================
        // Same algorithm as the chunked engine's
        // fast_wdm_inner_heterodyne_spline (lat_chunked_het_kernels.hh,
        // mm < 4e-11 pedigree at ~5.5 h node spacing): evaluate the raw
        // TDI at n_cp_sig control points spanning [t_start, t_start+Tobs],
        // fit cubic splines (dphi_ref once; amp + phase per channel), and
        // evaluate the splines at the N sparse samples -- N/n_cp_sig fewer
        // waveform evaluations. Phase identity vs the direct path:
        //   th = tdi_phase + phi_ref(t) - 2*pi*f0g*tau
        //      = tdi_phase + dphi_ref(t) + 2*pi*f0g*t_start,
        // with dphi_ref(t) = phi_ref(t) - 2*pi*f0g*t and t = t_start+tau.
        // The arena overlays the direct path's dead amp/phase/phi_ref/
        // get_tdi region (get_gb_fd_buffer_size reserves the max of both).
        double *t_cp   = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *amp_y  = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *amp_c1 = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *amp_c2 = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *amp_c3 = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *ph_y   = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *ph_c1  = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *ph_c2  = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *ph_c3  = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *dp_y   = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *dp_c1  = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *dp_c2  = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *dp_c3  = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *B_b    = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        double *pcr    = (double*) cur; cur += (size_t) 8 * n_cp_sig * sizeof(double);
        double *phi_un = (double*) cur; cur += (size_t) n_cp_sig * sizeof(double);
        cmplx  *tdi_cp = (cmplx*)  cur; cur += (size_t) nchannels * n_cp_sig * sizeof(cmplx);
        double *flip   = (double*) cur;
        double *pjump  = &flip[n_cp_sig];
        int    *count  = (int *)  &pjump[n_cp_sig];
        bool   *fix_c  = (bool *) &count[n_cp_sig];

        const double dt_cp     = Tobs / (double) (n_cp_sig - 1);
        const double two_pi_f0 = 2.0 * M_PI * f0g;
        const int    cp_last   = n_cp_sig - 1;

        for (int i = THREAD_START_X; i < n_cp_sig; i += BLOCK_INCR_X)
            t_cp[i] = t_start + (double) i * dt_cp;
        CUDA_SYNC_THREADS;

        tof->get_tdi_raw(tdi_cp, phi_un, params_here, t_cp,
                         n_cp_sig, bin_i, nchannels);
        CUDA_SYNC_THREADS;

        for (int i = THREAD_START_X; i < n_cp_sig; i += BLOCK_INCR_X)
            dp_y[i] = phi_un[i] - two_pi_f0 * t_cp[i];
        CUDA_SYNC_THREADS;

        wdm_fit_cubic_spline(t_cp, dp_y, dp_c1, dp_c2, dp_c3,
                              B_b, pcr, n_cp_sig,
                              CUBIC_SPLINE_LINEAR_SPACING);
        CUDA_SYNC_THREADS;

        const double phi0_start = two_pi_f0 * t_start;
        for (int c = 0; c < nchannels; ++c)
        {
            // Extract needs the UN-heterodyned phi_ref (its
            // remainder(., 2*pi) unwrap decisions are not invariant under
            // carrier shifts) -- same contract as the chunked spline path.
            tof->new_extract_amplitude_and_phase(
                count, fix_c, flip, pjump, n_cp_sig,
                amp_y, ph_y, &tdi_cp[c * n_cp_sig], phi_un);
            CUDA_SYNC_THREADS;
            tof->new_unwrap_phase(flip, n_cp_sig, ph_y);
            CUDA_SYNC_THREADS;
            wdm_fit_cubic_spline(t_cp, amp_y, amp_c1, amp_c2, amp_c3,
                                  B_b, pcr, n_cp_sig,
                                  CUBIC_SPLINE_LINEAR_SPACING);
            CUDA_SYNC_THREADS;
            wdm_fit_cubic_spline(t_cp, ph_y, ph_c1, ph_c2, ph_c3,
                                  B_b, pcr, n_cp_sig,
                                  CUBIC_SPLINE_LINEAR_SPACING);
            CUDA_SYNC_THREADS;

            for (int n = THREAD_START_X; n < N; n += BLOCK_INCR_X)
            {
                const double tau = (double) n * dts;
                const double t   = t_start + tau;
                int seg = (int) (tau / dt_cp);
                if (seg < 0)           seg = 0;
                if (seg > cp_last - 1) seg = cp_last - 1;
                const double dx  = t - t_cp[seg];
                const double dx2 = dx * dx;
                const double amp = amp_y[seg] + amp_c1[seg] * dx
                                 + amp_c2[seg] * dx2 + amp_c3[seg] * dx2 * dx;
                const double tph = ph_y[seg] + ph_c1[seg] * dx
                                 + ph_c2[seg] * dx2 + ph_c3[seg] * dx2 * dx;
                const double dph = dp_y[seg] + dp_c1[seg] * dx
                                 + dp_c2[seg] * dx2 + dp_c3[seg] * dx2 * dx;
                double w = 1.0;
                if (n < n_edge || n >= N - n_edge) {
                    w = 0.0;
                } else if (tukey_alpha > 0.0 && n_taper_fd > 0.0) {
                    const double di = (double) n;
                    if (di < n_taper_fd) {
                        const double xn = di / n_taper_fd;
                        w = 0.5 * (1.0 + cos(M_PI * (xn - 1.0)));
                    } else if (di > dlast_fd - n_taper_fd) {
                        const double xn = (dlast_fd - di) / n_taper_fd;
                        w = 0.5 * (1.0 + cos(M_PI * (xn - 1.0)));
                    }
                }
                // Signed-amplitude-safe assembly (see the direct-path
                // comment below): the cp splines fit the SIGNED amplitude
                // (extraction flips A -> -A between detected envelope
                // nulls, folding the compensating +pi pjump into the
                // phase), and gcmplx::polar maps ANY negative rho to
                // (NaN, NaN) (cuda_complex.hpp signbit guard) that the
                // NaN scrub below then silently zeroes.
                const double th_cp = tph + dph + phi0_start;
                const double aw_cp = amp * w;
                tdi_chan[c * N + n] =
                    cmplx(aw_cp * cos(th_cp), aw_cp * sin(th_cp));
            }
            // Barrier before the single-channel coefficient buffers are
            // reused for the next channel.
            CUDA_SYNC_THREADS;
        }
    }
    else
    {
        // ======================= DIRECT PATH =============================
        double *tdi_amp = (double*) cur;
        cur += (size_t) nchannels * N * sizeof(double);

        double *tdi_phase = (double*) cur;
        cur += (size_t) nchannels * N * sizeof(double);

        double *phi_ref = (double*) cur;
        cur += (size_t) N * sizeof(double);

        void *get_tdi_scratch = (void*) cur;
        int   get_tdi_scratch_len = tof->get_tdi_buffer_size(N);

        // ---- build sparse absolute-time array in shared ------------------
        for (int n = THREAD_START_X; n < N; n += BLOCK_INCR_X)
            t_arr_local[n] = t_start + (double) n * dts;
        CUDA_SYNC_THREADS;

        // ---- call existing get_tdi to fill tdi_chan / tdi_amp /
        //      tdi_phase / phi_ref from the sparse t_arr_local
        tof->get_tdi(get_tdi_scratch, get_tdi_scratch_len,
                     tdi_chan, tdi_amp, tdi_phase, phi_ref,
                     params_here, t_arr_local, N, bin_i, nchannels);

        // ---- build slow positive-freq complex signal in-place ------------
        for (int n = THREAD_START_X; n < N; n += BLOCK_INCR_X)
        {
            const double tau     = (double) n * dts;
            const double carrier = 2.0 * M_PI * f0g * tau;
            const double phref   = phi_ref[n];
            double w = 1.0;
            if (n < n_edge || n >= N - n_edge) {
                w = 0.0;
            } else if (tukey_alpha > 0.0 && n_taper_fd > 0.0) {
                const double di = (double) n;
                if (di < n_taper_fd) {
                    const double xn = di / n_taper_fd;
                    w = 0.5 * (1.0 + cos(M_PI * (xn - 1.0)));
                } else if (di > dlast_fd - n_taper_fd) {
                    const double xn = (dlast_fd - di) / n_taper_fd;
                    w = 0.5 * (1.0 + cos(M_PI * (xn - 1.0)));
                }
            }
            for (int c = 0; c < nchannels; ++c)
            {
                const double th = tdi_phase[c * N + n] + phref - carrier;
                // NOT gcmplx::polar. new_extract_amplitude_and_phase
                // returns a SIGNED amplitude: flip = (-1)^count makes
                // tdi_amp NEGATIVE across whole spans between detected
                // envelope-null crossings (the compensating +pi pjump is
                // already inside tdi_phase, so A*e^{i th} is unchanged).
                // gcmplx::polar (cuda_complex.hpp) returns (NaN, NaN)
                // for ANY negative rho (signbit guard), and the NaN
                // scrub below then silently zeroed those samples --
                // exact-zero X-channel WDM dropouts pinned to the
                // absolute times of the envelope nulls. cos/sin
                // assembly is bit-identical to polar for rho >= 0 and
                // passes the signed amplitude straight through, the
                // same amp * exp(i*phase) convention as the chunked-het
                // kernels (lat_chunked_het_kernels.hh).
                const double aw = tdi_amp[c * N + n] * w;
                tdi_chan[c * N + n] =
                    cmplx(aw * cos(th), aw * sin(th));  // +i sign
            }
        }
        CUDA_SYNC_THREADS;
    }

    // ---- NaN scrub. Any non-finite sample left over from a singular
    //      response geometry (e.g. the (1-k.n)->0 wave-axis-vs-arm
    //      alignment for one TDI link at one sparse-time sample) would
    //      otherwise be spread across the entire band by the in-place
    //      FFT below, NaN-ing 4096 contiguous output bins. Zero those
    //      samples so the FFT stays finite; we lose at most a handful of
    //      O(N_sparse^-1) sparse samples at the singular locus.
    for (int n = THREAD_START_X; n < N; n += BLOCK_INCR_X)
    {
        for (int c = 0; c < nchannels; ++c)
        {
            cmplx v = tdi_chan[c * N + n];
            if (!isfinite(v.real()) || !isfinite(v.imag()))
            {
                tdi_chan[c * N + n] = cmplx(0.0, 0.0);
            }
        }
    }
    CUDA_SYNC_THREADS;

    // ---- in-place radix-2 FFT, per channel ------------------------------
    for (int c = 0; c < nchannels; ++c)
    {
        gbfd_radix2_fft_inplace(tdi_chan + (size_t) c * N, N, log2N);
        CUDA_SYNC_THREADS;
    }

    // ---- absorb the 1/2 * dt_sparse scale here so callers can use the
    //      values directly as the heterodyne FD piece ---------------------
    const double scale = 0.5 * dts;
    for (int n = THREAD_START_X; n < N; n += BLOCK_INCR_X)
    {
        for (int c = 0; c < nchannels; ++c)
        {
            cmplx v = tdi_chan[c * N + n];
            tdi_chan[c * N + n] = cmplx(v.real() * scale, v.imag() * scale);
        }
    }
    CUDA_SYNC_THREADS;

    if (tdi_chan_out) *tdi_chan_out = tdi_chan;
    if (kf0_out)      *kf0_out      = kf0;
    if (f0g_out)      *f0g_out      = f0g;
    if (dts_out)      *dts_out      = dts;
}

// gbfd_dense_bin header-inline in gb_tdi_on_the_fly.hh
// (Phase 3L.7f.1, 2026-06-04).

CUDA_DEVICE
void gbfd_run_one_source(GBTDIonTheFly *tof, void *shared_mem,
                         cmplx *X_het, int *k_f0_out, double *f0_grid_out,
                         double *params_in, double t_start, double Tobs,
                         int N, int nchannels, int n_params, int bin_i,
                         int log2N, double tukey_alpha, int n_cp_sig)
{
    cmplx *tdi_chan = NULL;
    int    kf0      = 0;
    double f0g      = 0.0;
    double dts      = 0.0;
    gbfd_build_one_source(tof, shared_mem, params_in, t_start, Tobs,
                          N, nchannels, n_params, bin_i, log2N,
                          &tdi_chan, &kf0, &f0g, &dts, tukey_alpha, 0.0,
                          n_cp_sig);

    // Write heterodyne FD to global, in FFT order.
    for (int n = THREAD_START_X; n < N; n += BLOCK_INCR_X)
    {
        for (int c = 0; c < nchannels; ++c)
        {
            X_het[(size_t) bin_i * nchannels * N + (size_t) c * N + n] =
                tdi_chan[c * N + n];
        }
    }

    if (THREAD_ZERO)
    {
        k_f0_out[bin_i]    = kf0;
        f0_grid_out[bin_i] = f0g;
    }
    CUDA_SYNC_THREADS;
}

#ifdef __CUDACC__
CUDA_KERNEL
void gb_run_fd_wave_tdi_kernel(GBTDIonTheFly *tdi_on_fly,
    cmplx *X_het, int *k_f0_out, double *f0_grid_out,
    double *params, double t_start, double Tobs,
    int N, int num_bin, int n_params, int nchannels, int log2N,
    double tukey_alpha, int n_cp_sig)
{
    extern CUDA_SHARED char shared_mem[];
    GBTDIonTheFly tof(tdi_on_fly->orbits, tdi_on_fly->tdi_config,
                      tdi_on_fly->T, tdi_on_fly->t_ref);
    for (int bin_i = BLOCK_START_X; bin_i < num_bin; bin_i += GRID_INCR_X)
    {
        gbfd_run_one_source(&tof, (void*) shared_mem,
                            X_het, k_f0_out, f0_grid_out,
                            params, t_start, Tobs,
                            N, nchannels, n_params, bin_i, log2N,
                            tukey_alpha, n_cp_sig);
    }
}
#endif

void gb_run_fd_wave_tdi_wrap(GBTDIonTheFly *tdi_on_fly,
    cmplx *X_het, int *k_f0_out, double *f0_grid_out,
    double *params, double t_start, double Tobs,
    int N_sparse, int num_bin, int n_params, int nchannels,
    double tukey_alpha, int n_cp_sig)
{
    // Validate power-of-two
    int log2N = 0;
    {
        int m = N_sparse;
        while ((m & 1) == 0 && m > 1) { m >>= 1; ++log2N; }
#ifndef __CUDACC__
        if (m != 1) {
            throw std::invalid_argument(
                "gb_run_fd_wave_tdi_wrap: N_sparse must be a power of two.");
        }
#endif
    }

#ifdef __CUDACC__
    int shared_bytes =
        tdi_on_fly->get_gb_fd_buffer_size(N_sparse, nchannels, n_cp_sig);

    // Allow shared usage past the 48 KB static default for large N_sparse --
    // checked against the device opt-in limit BEFORE any allocation (throws
    // a Python-visible exception instead of a post-launch GPUassert when it
    // cannot fit).
    gb_sighet_request_shared(
        gb_run_fd_wave_tdi_kernel, (size_t) shared_bytes,
        "gb_run_fd_wave_tdi",
        "The budget is get_gb_fd_buffer_size(N_sparse, nchannels, n_cp) -- "
        "lower n_sparse_fd (SIGHET_N_SPARSE_FD; the Python "
        "_clamp_n_sparse_fd_for_device does this automatically when armed).");

    GBTDIonTheFly *gb_host = new GBTDIonTheFly(
        tdi_on_fly->orbits, tdi_on_fly->tdi_config,
        tdi_on_fly->T, tdi_on_fly->t_ref);

    Orbits *d_orbits;
    cudaMalloc(&d_orbits, sizeof(Orbits));
    gpuErrchk(cudaMemcpy(d_orbits, tdi_on_fly->orbits, sizeof(Orbits),
                         cudaMemcpyHostToDevice));

    TDIConfig *d_tdi_config;
    cudaMalloc(&d_tdi_config, sizeof(TDIConfig));
    gpuErrchk(cudaMemcpy(d_tdi_config, tdi_on_fly->tdi_config, sizeof(TDIConfig),
                         cudaMemcpyHostToDevice));

    gb_host->orbits     = d_orbits;
    gb_host->tdi_config = d_tdi_config;

    GBTDIonTheFly *d_gb;
    cudaMalloc(&d_gb, sizeof(GBTDIonTheFly));
    gpuErrchk(cudaMemcpy(d_gb, gb_host, sizeof(GBTDIonTheFly),
                         cudaMemcpyHostToDevice));

    gb_run_fd_wave_tdi_kernel<<<num_bin, NUM_THREADS_HERE, shared_bytes>>>(
        d_gb, X_het, k_f0_out, f0_grid_out,
        params, t_start, Tobs,
        N_sparse, num_bin, n_params, nchannels, log2N, tukey_alpha,
        n_cp_sig);

    cudaDeviceSynchronize();
    gpuErrchk(cudaGetLastError());

    gpuErrchk(cudaFree(d_orbits));
    gpuErrchk(cudaFree(d_tdi_config));
    gpuErrchk(cudaFree(d_gb));
    delete gb_host;
#else
    const int shared_bytes =
        tdi_on_fly->get_gb_fd_buffer_size(N_sparse, nchannels, n_cp_sig);
    char *shared_mem = new char[shared_bytes];
    for (int bin_i = 0; bin_i < num_bin; ++bin_i)
    {
        gbfd_run_one_source(tdi_on_fly, (void*) shared_mem,
                            X_het, k_f0_out, f0_grid_out,
                            params, t_start, Tobs,
                            N_sparse, nchannels, n_params, bin_i, log2N,
                            tukey_alpha, n_cp_sig);
    }
    delete[] shared_mem;
#endif
}


// ============================================================================
// Phase 3L.7f.2 (2026-06-04): GB FD likelihood family -- carved out of
// lisa-on-gpu's TDIonTheFly.cu lines 5789-6657. Includes:
// - `gbfd_accumulate_ll` device-inline FD inner-product accumulator
//   (handles TDI_XYZ cross-channel and TDI_AET diagonal invC)
// - `gb_fd_get_ll_kernel` + `GBComputationGroup::gb_fd_get_ll_wrap`
// - `gb_fd_fill_global_kernel` + `GBComputationGroup::gb_fd_fill_global_wrap`
// - `gb_fd_swap_ll_kernel` + `GBComputationGroup::gb_fd_swap_ll_wrap`
// - `gbfd_grad_one_sided_partial` helper for gradient paths
// - `gb_fd_get_ll_grad_kernel` + `gb_fd_get_ll_grad_wrap`
// - `gb_fd_swap_ll_grad_kernel` + `gb_fd_swap_ll_grad_wrap`
// ============================================================================

// ===========================================================================
// FD analogs of the WDM GBComputationGroup methods.
// ===========================================================================
//
// All three share gbfd_build_one_source(...) to materialise the
// (nchannels, N_sparse) heterodyne FD piece in shared memory; only the
// accumulator / scatter step differs.
//
// Inner product convention (matches lisatools.diagnostic.inner_product):
//   (a|b) = 4 Re sum_{c1,c2} sum_k conj(a_c1[k]) b_c2[k] invC[c1,c2][k] * df
// for tdi_type = TDI_XYZ;  the (c1==c2) diagonal terms only for TDI_AET / AE.

CUDA_DEVICE
inline void gbfd_accumulate_ll(double *d_h_acc, double *h_h_acc,
                               cmplx *tdi_chan, int N_sparse, int nchannels,
                               FDDomain *fd, int kf0,
                               int data_index, int noise_index, int tdi_type,
                               double tau_d_h, double tau_h_h,
                               double *d_h_im_acc = nullptr,
                               double tau_d_h_im = 0.0)
{
    // tau_*: previous accumulator values to add into (so caller can pre-zero
    // its registers and pass them in).  We simply accumulate per (c1,c2).
    // d_h_im_acc (optional): Im of the same conj(d)*h products -- the fused
    // phase-max quadrature (a phi0 shift is a unit phasor on h).
    double dh = tau_d_h;
    double hh = tau_h_h;
    double dh_im = tau_d_h_im;

    const int N = N_sparse;
    const int C = nchannels;

    if (tdi_type == TDI_XYZ)
    {
        // cross-channel 3x3 inv-covariance
        for (int m = THREAD_START_X; m < N; m += BLOCK_INCR_X)
        {
            int k = gbfd_dense_bin(m, N, kf0);
            if (!fd->in_band(k) || !fd->in_row(k, data_index)
                || !fd->in_row(k, noise_index)) continue;
            for (int c1 = 0; c1 < C; ++c1)
            {
                cmplx d_c1 = fd->get_data(k, c1, data_index);
                for (int c2 = 0; c2 < C; ++c2)
                {
                    cmplx h_c2 = tdi_chan[c2 * N + m];
                    double invc = fd->get_invC_cross(k, c1, c2, noise_index);
                    cmplx prod_dh = gcmplx::conj(d_c1) * h_c2;
                    cmplx prod_hh =
                        gcmplx::conj(tdi_chan[c1 * N + m]) * h_c2;
                    dh += prod_dh.real() * invc;
                    hh += prod_hh.real() * invc;
                    dh_im += prod_dh.imag() * invc;
                }
            }
        }
    }
    else
    {
        // TDI_AET (3 diag) or TDI_AE (2 diag): diagonal inv-covariance.
        int Cd = (tdi_type == TDI_AE) ? 2 : C;
        for (int m = THREAD_START_X; m < N; m += BLOCK_INCR_X)
        {
            int k = gbfd_dense_bin(m, N, kf0);
            if (!fd->in_band(k) || !fd->in_row(k, data_index)
                || !fd->in_row(k, noise_index)) continue;
            for (int c = 0; c < Cd; ++c)
            {
                cmplx d_c = fd->get_data(k, c, data_index);
                cmplx h_c = tdi_chan[c * N + m];
                double invc = fd->get_invC_diag(k, c, noise_index);
                cmplx prod_dh = gcmplx::conj(d_c) * h_c;
                double mag_h2 = h_c.real() * h_c.real()
                               + h_c.imag() * h_c.imag();
                dh += prod_dh.real() * invc;
                hh += mag_h2 * invc;
                dh_im += prod_dh.imag() * invc;
            }
        }
    }

    *d_h_acc = dh;
    *h_h_acc = hh;
    if (d_h_im_acc) *d_h_im_acc = dh_im;
}

#ifdef __CUDACC__
CUDA_KERNEL
void gb_fd_get_ll_kernel(double *d_h_out, double *h_h_out,
    GBTDIonTheFly *tdi_on_fly_handle, FDDomain *fd,
    double *params, int *data_index_all, int *noise_index_all,
    double t_start, double Tobs,
    int N, int num_bin, int n_params, int nchannels, int log2N, int tdi_type,
    double tukey_alpha, double edge_frac,
    double *d_h_im_out)
{
    extern CUDA_SHARED char shared_mem[];
    CUDA_SHARED double d_h_tmp[NUM_THREADS_HERE];
    CUDA_SHARED double h_h_tmp[NUM_THREADS_HERE];

    GBTDIonTheFly tof(tdi_on_fly_handle->orbits, tdi_on_fly_handle->tdi_config,
                      tdi_on_fly_handle->T, tdi_on_fly_handle->t_ref);

    for (int bin_i = BLOCK_START_X; bin_i < num_bin; bin_i += GRID_INCR_X)
    {
        for (int i = THREAD_START_X; i < NUM_THREADS_HERE; i += BLOCK_INCR_X)
        {
            d_h_tmp[i] = 0.0;
            h_h_tmp[i] = 0.0;
        }
        CUDA_SYNC_THREADS;

        cmplx *tdi_chan = NULL;
        int    kf0      = 0;
        double f0g      = 0.0;
        double dts      = 0.0;
        gbfd_build_one_source(&tof, (void*) shared_mem, params, t_start, Tobs,
                              N, nchannels, n_params, bin_i, log2N,
                              &tdi_chan, &kf0, &f0g, &dts, tukey_alpha, edge_frac);

        double dh_local = 0.0, hh_local = 0.0, dh_im_local = 0.0;
        gbfd_accumulate_ll(&dh_local, &hh_local, tdi_chan, N, nchannels,
                           fd, kf0,
                           data_index_all[bin_i], noise_index_all[bin_i],
                           tdi_type, 0.0, 0.0, &dh_im_local, 0.0);

        int tid = threadIdx.x;
        d_h_tmp[tid] = dh_local;
        h_h_tmp[tid] = hh_local;
        CUDA_SYNC_THREADS;

        double dh_sum = block_reduce(d_h_tmp);
        double hh_sum = block_reduce(h_h_tmp);
        // Quadrature reduce re-stages d_h_tmp (zero extra shared; see the
        // sig-het in-kernel kernel for the barrier argument).
        double dh_im_sum = 0.0;
        if (d_h_im_out != nullptr)
        {
            d_h_tmp[tid] = dh_im_local;
            dh_im_sum = block_reduce(d_h_tmp);
        }
        if (THREAD_ZERO)
        {
            d_h_out[bin_i] = 4.0 * fd->df * dh_sum;
            h_h_out[bin_i] = 4.0 * fd->df * hh_sum;
            if (d_h_im_out != nullptr)
                d_h_im_out[bin_i] = 4.0 * fd->df * dh_im_sum;
        }
        CUDA_SYNC_THREADS;
    }
}
#endif

void GBComputationGroup::gb_fd_get_ll_wrap(double *d_h_out, double *h_h_out,
    Orbits* orbits, TDIConfig *tdi_config, FDDomain *fd,
    double *params_all, int *data_index_all, int *noise_index_all,
    int num_bin, int nparams, double T, double t_start, double t_ref,
    int N_sparse, int nchannels, int tdi_type, double tukey_alpha, double edge_frac,
    double *d_h_im_out)
{
    int log2N = 0;
    {
        int m = N_sparse;
        while ((m & 1) == 0 && m > 1) { m >>= 1; ++log2N; }
#ifndef __CUDACC__
        if (m != 1) {
            throw std::invalid_argument(
                "gb_fd_get_ll_wrap: N_sparse must be a power of two.");
        }
#endif
    }

#ifdef __CUDACC__
    GBTDIonTheFly *gb_host = new GBTDIonTheFly(orbits, tdi_config, T, t_ref);
    Orbits *d_orbits;
    cudaMalloc(&d_orbits, sizeof(Orbits));
    gpuErrchk(cudaMemcpy(d_orbits, orbits, sizeof(Orbits), cudaMemcpyHostToDevice));
    TDIConfig *d_tdi_config;
    cudaMalloc(&d_tdi_config, sizeof(TDIConfig));
    gpuErrchk(cudaMemcpy(d_tdi_config, tdi_config, sizeof(TDIConfig), cudaMemcpyHostToDevice));
    gb_host->orbits = d_orbits;
    gb_host->tdi_config = d_tdi_config;
    GBTDIonTheFly *d_gb;
    cudaMalloc(&d_gb, sizeof(GBTDIonTheFly));
    gpuErrchk(cudaMemcpy(d_gb, gb_host, sizeof(GBTDIonTheFly), cudaMemcpyHostToDevice));
    FDDomain *d_fd;
    cudaMalloc(&d_fd, sizeof(FDDomain));
    gpuErrchk(cudaMemcpy(d_fd, fd, sizeof(FDDomain), cudaMemcpyHostToDevice));

    int shared_bytes = gb_host->get_gb_fd_buffer_size(N_sparse, nchannels);
    if (shared_bytes > 48 * 1024) {
        cudaFuncSetAttribute(gb_fd_get_ll_kernel,
            cudaFuncAttributeMaxDynamicSharedMemorySize, shared_bytes);
    }
    gb_fd_get_ll_kernel<<<num_bin, NUM_THREADS_HERE, shared_bytes>>>(
        d_h_out, h_h_out, d_gb, d_fd,
        params_all, data_index_all, noise_index_all,
        t_start, T, N_sparse, num_bin, nparams, nchannels, log2N, tdi_type,
        tukey_alpha, edge_frac, d_h_im_out);
    cudaDeviceSynchronize();
    gpuErrchk(cudaGetLastError());
    cudaFree(d_orbits);
    cudaFree(d_tdi_config);
    cudaFree(d_gb);
    cudaFree(d_fd);
    delete gb_host;
#else
    GBTDIonTheFly tof(orbits, tdi_config, T, t_ref);
    int shared_bytes = tof.get_gb_fd_buffer_size(N_sparse, nchannels);
    char *shared_mem = new char[shared_bytes];
    for (int bin_i = 0; bin_i < num_bin; ++bin_i)
    {
        cmplx *tdi_chan = NULL;
        int    kf0      = 0;
        double f0g      = 0.0;
        double dts      = 0.0;
        gbfd_build_one_source(&tof, (void*) shared_mem,
                              params_all, t_start, T,
                              N_sparse, nchannels, nparams, bin_i, log2N,
                              &tdi_chan, &kf0, &f0g, &dts, tukey_alpha, edge_frac);

        double dh = 0.0, hh = 0.0, dh_im = 0.0;
        gbfd_accumulate_ll(&dh, &hh, tdi_chan, N_sparse, nchannels, fd, kf0,
                           data_index_all[bin_i], noise_index_all[bin_i],
                           tdi_type, 0.0, 0.0, &dh_im, 0.0);
        d_h_out[bin_i] = 4.0 * fd->df * dh;
        h_h_out[bin_i] = 4.0 * fd->df * hh;
        if (d_h_im_out) d_h_im_out[bin_i] = 4.0 * fd->df * dh_im;
    }
    delete[] shared_mem;
#endif
}

// fill_global: add factor_i * h_i to a global FD template buffer
// of shape (num_data, nchannels, n_rfft).  The buffer is addressed via
// data_index_all[bin_i]; multiple bins routed to the same data_index are
// accumulated.  In the GPU build the writes go through atomicAdd to handle
// overlapping sources.
#ifdef __CUDACC__
CUDA_KERNEL
void gb_fd_fill_global_kernel(cmplx *template_fill,
    GBTDIonTheFly *tdi_on_fly_handle, FDDomain *fd,
    double *params, int *data_index_all, double *factors_all,
    int *template_start_inds,
    double t_start, double Tobs,
    int N, int num_bin, int n_params, int nchannels, int log2N,
    double tukey_alpha, double edge_frac)
{
    extern CUDA_SHARED char shared_mem[];
    GBTDIonTheFly tof(tdi_on_fly_handle->orbits, tdi_on_fly_handle->tdi_config,
                      tdi_on_fly_handle->T, tdi_on_fly_handle->t_ref);
    for (int bin_i = BLOCK_START_X; bin_i < num_bin; bin_i += GRID_INCR_X)
    {
        cmplx *tdi_chan = NULL;
        int    kf0      = 0;
        double f0g      = 0.0;
        double dts      = 0.0;
        gbfd_build_one_source(&tof, (void*) shared_mem, params, t_start, Tobs,
                              N, nchannels, n_params, bin_i, log2N,
                              &tdi_chan, &kf0, &f0g, &dts, tukey_alpha, edge_frac);

        int data_index = data_index_all[bin_i];
        double factor  = factors_all[bin_i];
        int row_start  = template_start_inds[data_index];
        for (int m = THREAD_START_X; m < N; m += BLOCK_INCR_X)
        {
            int k = gbfd_dense_bin(m, N, kf0);
            int k_loc = k - row_start;
            if (!fd->in_band(k) || k_loc < 0 || k_loc >= fd->n_rfft) continue;
            for (int c = 0; c < nchannels; ++c)
            {
                cmplx v = tdi_chan[c * N + m];
                size_t idx = (size_t) data_index * nchannels * fd->n_rfft
                             + (size_t) c * fd->n_rfft
                             + k_loc;
                double re = factor * v.real();
                double im = factor * v.imag();
                atomicAdd(((double*)&template_fill[idx]) + 0, re);
                atomicAdd(((double*)&template_fill[idx]) + 1, im);
            }
        }
        CUDA_SYNC_THREADS;
    }
}
#endif

void GBComputationGroup::gb_fd_fill_global_wrap(cmplx *template_fill,
    Orbits* orbits, TDIConfig *tdi_config, FDDomain *fd,
    double *params_all, int *data_index_all, double *factors_all,
    int *template_start_inds,
    int num_bin, int nparams, double T, double t_start, double t_ref,
    int N_sparse, int nchannels, double tukey_alpha, double edge_frac)
{
    int log2N = 0;
    {
        int m = N_sparse;
        while ((m & 1) == 0 && m > 1) { m >>= 1; ++log2N; }
#ifndef __CUDACC__
        if (m != 1) {
            throw std::invalid_argument(
                "gb_fd_fill_global_wrap: N_sparse must be a power of two.");
        }
#endif
    }

#ifdef __CUDACC__
    GBTDIonTheFly *gb_host = new GBTDIonTheFly(orbits, tdi_config, T, t_ref);
    Orbits *d_orbits;
    cudaMalloc(&d_orbits, sizeof(Orbits));
    gpuErrchk(cudaMemcpy(d_orbits, orbits, sizeof(Orbits), cudaMemcpyHostToDevice));
    TDIConfig *d_tdi_config;
    cudaMalloc(&d_tdi_config, sizeof(TDIConfig));
    gpuErrchk(cudaMemcpy(d_tdi_config, tdi_config, sizeof(TDIConfig), cudaMemcpyHostToDevice));
    gb_host->orbits = d_orbits;
    gb_host->tdi_config = d_tdi_config;
    GBTDIonTheFly *d_gb;
    cudaMalloc(&d_gb, sizeof(GBTDIonTheFly));
    gpuErrchk(cudaMemcpy(d_gb, gb_host, sizeof(GBTDIonTheFly), cudaMemcpyHostToDevice));
    FDDomain *d_fd;
    cudaMalloc(&d_fd, sizeof(FDDomain));
    gpuErrchk(cudaMemcpy(d_fd, fd, sizeof(FDDomain), cudaMemcpyHostToDevice));

    int shared_bytes = gb_host->get_gb_fd_buffer_size(N_sparse, nchannels);
    if (shared_bytes > 48 * 1024) {
        cudaFuncSetAttribute(gb_fd_fill_global_kernel,
            cudaFuncAttributeMaxDynamicSharedMemorySize, shared_bytes);
    }
    gb_fd_fill_global_kernel<<<num_bin, NUM_THREADS_HERE, shared_bytes>>>(
        template_fill, d_gb, d_fd, params_all, data_index_all, factors_all,
        template_start_inds,
        t_start, T, N_sparse, num_bin, nparams, nchannels, log2N, tukey_alpha,
        edge_frac);
    cudaDeviceSynchronize();
    gpuErrchk(cudaGetLastError());
    cudaFree(d_orbits);
    cudaFree(d_tdi_config);
    cudaFree(d_gb);
    cudaFree(d_fd);
    delete gb_host;
#else
    GBTDIonTheFly tof(orbits, tdi_config, T, t_ref);
    int shared_bytes = tof.get_gb_fd_buffer_size(N_sparse, nchannels);
    char *shared_mem = new char[shared_bytes];
    for (int bin_i = 0; bin_i < num_bin; ++bin_i)
    {
        cmplx *tdi_chan = NULL;
        int    kf0      = 0;
        double f0g      = 0.0;
        double dts      = 0.0;
        gbfd_build_one_source(&tof, (void*) shared_mem,
                              params_all, t_start, T,
                              N_sparse, nchannels, nparams, bin_i, log2N,
                              &tdi_chan, &kf0, &f0g, &dts, tukey_alpha, edge_frac);

        int data_index = data_index_all[bin_i];
        double factor  = factors_all[bin_i];
        int row_start  = template_start_inds[data_index];
        for (int m = 0; m < N_sparse; ++m)
        {
            int k = gbfd_dense_bin(m, N_sparse, kf0);
            int k_loc = k - row_start;
            if (!fd->in_band(k) || k_loc < 0 || k_loc >= fd->n_rfft) continue;
            for (int c = 0; c < nchannels; ++c)
            {
                size_t idx = (size_t) data_index * nchannels * fd->n_rfft
                             + (size_t) c * fd->n_rfft
                             + k_loc;
                template_fill[idx] = template_fill[idx]
                    + cmplx(factor * tdi_chan[c * N_sparse + m].real(),
                            factor * tdi_chan[c * N_sparse + m].imag());
            }
        }
    }
    delete[] shared_mem;
#endif
}

// swap_ll: returns the five swap accumulators in lisatools convention,
//    (d|h_add), (d|h_rem), (h_add|h_add), (h_rem|h_rem), (h_add|h_rem).
//
// To stay GPU-friendly (one block per source), we run the heterodyne FD for
// the add and remove sources back-to-back in shared memory; the second pass
// overwrites the first's slow-signal buffer, so we accumulate (h_add|*) into
// per-thread registers before the second pass.
//
// For now the implementation is straightforward sequential per side, which
// keeps the math identical to the WDM swap convention; further unification
// (single-pass dual heterodyne) is a follow-up.
void GBComputationGroup::gb_fd_swap_ll_wrap(
    double *d_h_add_out, double *d_h_remove_out,
    double *add_add_out, double *remove_remove_out, double *add_remove_out,
    Orbits* orbits, TDIConfig *tdi_config, FDDomain *fd,
    double *params_add_all, double *params_remove_all,
    int *data_index_all, int *noise_index_all,
    int num_bin, int nparams, double T, double t_start, double t_ref,
    int N_sparse, int nchannels, int tdi_type, double tukey_alpha, double edge_frac,
    double *d_h_add_im_out, double *add_remove_im_out)
{
    // Reuse get_ll for the diagonal-in-source accumulators, then explicitly
    // form the cross term (h_add | h_remove) per source.
    GBTDIonTheFly tof(orbits, tdi_config, T, t_ref);
    int log2N = 0;
    {
        int m = N_sparse;
        while ((m & 1) == 0 && m > 1) { m >>= 1; ++log2N; }
#ifndef __CUDACC__
        if (m != 1) {
            throw std::invalid_argument(
                "gb_fd_swap_ll_wrap: N_sparse must be a power of two.");
        }
#endif
    }

#ifdef __CUDACC__
    // GPU path: TODO -- a dedicated dual-source kernel.  The CPU build is
    // fully wired below and the GPU/CPU outputs match at the math level so
    // adding a kernel is mechanical; deferred to keep this commit focused.
    (void) tof; (void) log2N;
    (void) d_h_add_out; (void) d_h_remove_out;
    (void) add_add_out; (void) remove_remove_out; (void) add_remove_out;
    (void) orbits; (void) tdi_config; (void) fd;
    (void) params_add_all; (void) params_remove_all;
    (void) data_index_all; (void) noise_index_all;
    (void) num_bin; (void) nparams; (void) T;
    (void) t_start; (void) t_ref; (void) N_sparse;
    (void) nchannels; (void) tdi_type; (void) tukey_alpha; (void) edge_frac;
    (void) d_h_add_im_out; (void) add_remove_im_out;
    printf("gb_fd_swap_ll_wrap GPU path not implemented yet.\n");
#else
    int shared_bytes = tof.get_gb_fd_buffer_size(N_sparse, nchannels);
    char *shared_mem_a = new char[shared_bytes];
    char *shared_mem_b = new char[shared_bytes];
    // Per-source loop.
    for (int bin_i = 0; bin_i < num_bin; ++bin_i)
    {
        cmplx *h_add = NULL;
        int    kf0_a = 0;
        double f0g_a = 0.0;
        double dts_a = 0.0;
        gbfd_build_one_source(&tof, (void*) shared_mem_a, params_add_all,
                              t_start, T, N_sparse, nchannels, nparams,
                              bin_i, log2N, &h_add, &kf0_a, &f0g_a, &dts_a, tukey_alpha, edge_frac);
        // (d|h_add), (h_add|h_add) (+ the fused phase-max quadrature of
        // (d|h_add))
        double dh_a = 0.0, hh_aa = 0.0, dh_a_im = 0.0;
        gbfd_accumulate_ll(&dh_a, &hh_aa, h_add, N_sparse, nchannels, fd,
                           kf0_a, data_index_all[bin_i],
                           noise_index_all[bin_i], tdi_type, 0.0, 0.0,
                           &dh_a_im, 0.0);
        // h_add lives in shared_mem_a; build h_remove in a separate buffer.
        cmplx *h_rem = NULL;
        int    kf0_r = 0;
        double f0g_r = 0.0;
        double dts_r = 0.0;
        gbfd_build_one_source(&tof, (void*) shared_mem_b, params_remove_all,
                              t_start, T, N_sparse, nchannels, nparams,
                              bin_i, log2N, &h_rem, &kf0_r, &f0g_r, &dts_r, tukey_alpha, edge_frac);
        double dh_r = 0.0, hh_rr = 0.0;
        gbfd_accumulate_ll(&dh_r, &hh_rr, h_rem, N_sparse, nchannels, fd,
                           kf0_r, data_index_all[bin_i],
                           noise_index_all[bin_i], tdi_type, 0.0, 0.0);
        // Cross term (h_add | h_remove): direct sum over dense bins shared
        // by the two sparse supports.  Each side knows its own (kf0, m_signed)
        // mapping; iterate over h_add bins and look up the matching h_remove
        // bin by absolute dense bin (k - kf0_r) modulo N_sparse.
        double hh_ar = 0.0, hh_ar_im = 0.0;
        const int N = N_sparse;
        if (tdi_type == TDI_XYZ)
        {
            for (int m = 0; m < N; ++m)
            {
                int k = gbfd_dense_bin(m, N, kf0_a);
                if (!fd->in_band(k)
                    || !fd->in_row(k, noise_index_all[bin_i])) continue;
                // matching m on remove side: (k - kf0_r) mod N
                int mr_signed = k - kf0_r;
                int mr = ((mr_signed % N) + N) % N;
                int kr = gbfd_dense_bin(mr, N, kf0_r);
                if (kr != k) continue;  // remove-source slot does not cover k
                for (int c1 = 0; c1 < nchannels; ++c1)
                {
                    for (int c2 = 0; c2 < nchannels; ++c2)
                    {
                        cmplx ha = h_add[c1 * N + m];
                        cmplx hr = h_rem[c2 * N + mr];
                        double invc = fd->get_invC_cross(
                            k, c1, c2, noise_index_all[bin_i]);
                        cmplx prod = gcmplx::conj(ha) * hr;
                        hh_ar += prod.real() * invc;
                        // Fused phase-max quadrature: NOTE the add template
                        // sits in the CONJUGATED slot here, so this term's
                        // phasor turns opposite to (d|h_add)'s -- hence the
                        // separate empirical sign constant python-side.
                        hh_ar_im += prod.imag() * invc;
                    }
                }
            }
        }
        else
        {
            int Cd = (tdi_type == TDI_AE) ? 2 : nchannels;
            for (int m = 0; m < N; ++m)
            {
                int k = gbfd_dense_bin(m, N, kf0_a);
                if (!fd->in_band(k)
                    || !fd->in_row(k, noise_index_all[bin_i])) continue;
                int mr_signed = k - kf0_r;
                int mr = ((mr_signed % N) + N) % N;
                int kr = gbfd_dense_bin(mr, N, kf0_r);
                if (kr != k) continue;
                for (int c = 0; c < Cd; ++c)
                {
                    cmplx ha = h_add[c * N + m];
                    cmplx hr = h_rem[c * N + mr];
                    double invc = fd->get_invC_diag(
                        k, c, noise_index_all[bin_i]);
                    cmplx prod = gcmplx::conj(ha) * hr;
                    hh_ar += prod.real() * invc;
                    hh_ar_im += prod.imag() * invc;
                }
            }
        }

        double k4df = 4.0 * fd->df;
        d_h_add_out[bin_i]      = k4df * dh_a;
        d_h_remove_out[bin_i]   = k4df * dh_r;
        add_add_out[bin_i]      = k4df * hh_aa;
        remove_remove_out[bin_i] = k4df * hh_rr;
        add_remove_out[bin_i]   = k4df * hh_ar;
        if (d_h_add_im_out)    d_h_add_im_out[bin_i]    = k4df * dh_a_im;
        if (add_remove_im_out) add_remove_im_out[bin_i] = k4df * hh_ar_im;
    }
    delete[] shared_mem_a;
    delete[] shared_mem_b;
#endif
}


// =============================================================================
//  FD-domain chain-rule gradients of gb_fd_get_ll / gb_fd_swap_ll.
//
//  Mirrors the WDM chain-rule gradient kernels: per parameter k we perturb
//  theta_k by +/- eps_k, rebuild the per-source heterodyne FD piece, and
//  accumulate the inner product (d - h_C | dh/dtheta_k) for get_ll, or the
//  post-swap analog (d - h_add_C + h_rem_C | dh_{add,rem}/dtheta_{add,rem}_k)
//  for swap_ll.  The parameter derivative is central FD,
//
//      dh/dtheta_k(p) = (h_+ - h_-) / (2 eps_k).
//
//  Each perturbed signal has its own snapped carrier kf0_{+,-}; we match it
//  back to the central side by absolute dense rfft bin (exactly the trick
//  used in gb_fd_swap_ll_wrap's cross term).  The matching is robust to the
//  rare case where +/- eps_f0 flips the rounding of f0 -> kf0.
//
//  The CPU build is fully wired; the GPU paths follow the same status as
//  gb_fd_swap_ll_wrap (printf-and-return placeholder).
// =============================================================================

// Per-pair gradient accumulator: returns the partial inner product
//    Re sum_{c1,c2} sum_m  conj(r_C[c1, m_C(k_pert(m))]) * h_pert[c2, m]
//                          * invC[c1,c2,k_pert(m)]
// iterated over the perturbed side's sparse bins.  The "residual" r_C is
// built from the central-side stash(es) by absolute-dense-bin reverse lookup:
//    get_ll: r_C[c, k] = d[c, k] - h_add_C[c, m_add(k)]    (h_rem_C = NULL)
//    swap:   r_C[c, k] = d[c, k] - h_add_C[c, m_add(k)] + h_rem_C[c, m_rem(k)]
// Missing coverage on a central side contributes 0 for that side (residual
// reduces to the remaining terms).
//
// All inputs are in FFT order (length N per channel); kf0_* are the
// dense-rfft-bin snaps that gbfd_build_one_source returned for each signal.
CUDA_DEVICE
inline double gbfd_grad_one_sided_partial(
    cmplx *h_pert, int kf0_pert,
    cmplx *h_add_C, int kf0_add_C,
    cmplx *h_rem_C, int kf0_rem_C,
    int N, int nchannels, FDDomain *fd,
    int data_index, int noise_index, int tdi_type)
{
    double acc = 0.0;
    const int Cd = (tdi_type == TDI_AE) ? 2 : nchannels;
    for (int mp = 0; mp < N; ++mp)
    {
        int kk = gbfd_dense_bin(mp, N, kf0_pert);
        if (!fd->in_band(kk) || !fd->in_row(kk, data_index)
            || !fd->in_row(kk, noise_index)) continue;

        int ma_signed = kk - kf0_add_C;
        int ma = ((ma_signed % N) + N) % N;
        bool ka_match = (gbfd_dense_bin(ma, N, kf0_add_C) == kk);

        int mr = 0;
        bool kr_match = false;
        if (h_rem_C != NULL)
        {
            int mr_signed = kk - kf0_rem_C;
            mr = ((mr_signed % N) + N) % N;
            kr_match = (gbfd_dense_bin(mr, N, kf0_rem_C) == kk);
        }

        if (tdi_type == TDI_XYZ)
        {
            for (int c1 = 0; c1 < 3; ++c1)
            {
                cmplx d_c1 = fd->get_data(kk, c1, data_index);
                cmplx ha = ka_match ? h_add_C[c1 * N + ma] : cmplx(0., 0.);
                cmplx hr = (h_rem_C != NULL && kr_match)
                                ? h_rem_C[c1 * N + mr] : cmplx(0., 0.);
                cmplx r_c1 = d_c1 - ha + hr;
                for (int c2 = 0; c2 < 3; ++c2)
                {
                    cmplx hp = h_pert[c2 * N + mp];
                    double invc = fd->get_invC_cross(kk, c1, c2, noise_index);
                    cmplx prod = gcmplx::conj(r_c1) * hp;
                    acc += prod.real() * invc;
                }
            }
        }
        else
        {
            for (int c = 0; c < Cd; ++c)
            {
                cmplx d_c = fd->get_data(kk, c, data_index);
                cmplx ha = ka_match ? h_add_C[c * N + ma] : cmplx(0., 0.);
                cmplx hr = (h_rem_C != NULL && kr_match)
                                ? h_rem_C[c * N + mr] : cmplx(0., 0.);
                cmplx r_c = d_c - ha + hr;
                cmplx hp = h_pert[c * N + mp];
                double invc = fd->get_invC_diag(kk, c, noise_index);
                cmplx prod = gcmplx::conj(r_c) * hp;
                acc += prod.real() * invc;
            }
        }
    }
    return acc;
}


void GBComputationGroup::gb_fd_get_ll_grad_wrap(double *grad_out,
    Orbits* orbits, TDIConfig *tdi_config, FDDomain *fd,
    double *params_all, int *data_index_all, int *noise_index_all,
    double *param_eps,
    int num_bin, int nparams, double T, double t_start, double t_ref,
    int N_sparse, int nchannels, int tdi_type)
{
    int log2N = 0;
    {
        int m = N_sparse;
        while ((m & 1) == 0 && m > 1) { m >>= 1; ++log2N; }
#ifndef __CUDACC__
        if (m != 1) {
            throw std::invalid_argument(
                "gb_fd_get_ll_grad_wrap: N_sparse must be a power of two.");
        }
#endif
    }

#ifdef __CUDACC__
    (void) grad_out; (void) orbits; (void) tdi_config; (void) fd;
    (void) params_all; (void) data_index_all; (void) noise_index_all;
    (void) param_eps;
    (void) num_bin; (void) nparams; (void) T;
    (void) t_start; (void) t_ref; (void) N_sparse;
    (void) nchannels; (void) tdi_type; (void) log2N;
    printf("gb_fd_get_ll_grad_wrap GPU path not implemented yet.\n");
#else
    GBTDIonTheFly tof(orbits, tdi_config, T, t_ref);
    int shared_bytes = tof.get_gb_fd_buffer_size(N_sparse, nchannels);
    char  *scratch       = new char[shared_bytes];
    cmplx *central_stash = new cmplx[(size_t) nchannels * N_sparse];

    double params_priv[N_PARAMS_MAX];

    for (int bin_i = 0; bin_i < num_bin; ++bin_i)
    {
        for (int i = 0; i < nparams; ++i)
            params_priv[i] = params_all[bin_i * nparams + i];

        // Central build.
        cmplx *h_C_shared = NULL;
        int    kf0_C = 0;
        double f0g_C = 0.0, dts_C = 0.0;
        gbfd_build_one_source(&tof, (void*) scratch, params_priv,
                              t_start, T, N_sparse, nchannels, nparams,
                              /*bin_i=*/0, log2N,
                              &h_C_shared, &kf0_C, &f0g_C, &dts_C, 0.0, 0.0);
        // The scratch's tdi_chan slab will be overwritten by perturbed builds
        // below, so stash the central signal in our own buffer.
        for (size_t idx = 0;
             idx < (size_t) nchannels * (size_t) N_sparse; ++idx)
            central_stash[idx] = h_C_shared[idx];

        int data_index  = data_index_all[bin_i];
        int noise_index = noise_index_all[bin_i];

        for (int k = 0; k < nparams; ++k)
        {
            double eps_k = param_eps[k];
            if (eps_k <= 0.0)
            {
                grad_out[bin_i * nparams + k] = 0.0;
                continue;
            }
            double saved = params_priv[k];
            const double inv_2eps = 1.0 / (2.0 * eps_k);

            // +eps build (overwrites scratch's tdi_chan slab).
            params_priv[k] = saved + eps_k;
            cmplx *h_P_shared = NULL;
            int    kf0_P = 0;
            double f0g_P = 0.0, dts_P = 0.0;
            gbfd_build_one_source(&tof, (void*) scratch, params_priv,
                                  t_start, T, N_sparse, nchannels, nparams,
                                  0, log2N,
                                  &h_P_shared, &kf0_P, &f0g_P, &dts_P, 0.0, 0.0);
            double acc_p = gbfd_grad_one_sided_partial(
                h_P_shared, kf0_P,
                central_stash, kf0_C,
                /*h_rem_C=*/NULL, /*kf0_rem_C=*/0,
                N_sparse, nchannels, fd,
                data_index, noise_index, tdi_type);

            // -eps build (overwrites again).
            params_priv[k] = saved - eps_k;
            cmplx *h_M_shared = NULL;
            int    kf0_M = 0;
            double f0g_M = 0.0, dts_M = 0.0;
            gbfd_build_one_source(&tof, (void*) scratch, params_priv,
                                  t_start, T, N_sparse, nchannels, nparams,
                                  0, log2N,
                                  &h_M_shared, &kf0_M, &f0g_M, &dts_M, 0.0, 0.0);
            double acc_m = gbfd_grad_one_sided_partial(
                h_M_shared, kf0_M,
                central_stash, kf0_C,
                /*h_rem_C=*/NULL, /*kf0_rem_C=*/0,
                N_sparse, nchannels, fd,
                data_index, noise_index, tdi_type);

            params_priv[k] = saved;
            grad_out[bin_i * nparams + k] =
                4.0 * fd->df * (acc_p - acc_m) * inv_2eps;
        }
    }

    delete[] central_stash;
    delete[] scratch;
#endif
}


void GBComputationGroup::gb_fd_swap_ll_grad_wrap(
    double *grad_add_out, double *grad_remove_out,
    Orbits* orbits, TDIConfig *tdi_config, FDDomain *fd,
    double *params_add_all, double *params_remove_all,
    int *data_index_all, int *noise_index_all,
    double *param_eps_add, double *param_eps_remove,
    int num_bin, int nparams, double T, double t_start, double t_ref,
    int N_sparse, int nchannels, int tdi_type)
{
    int log2N = 0;
    {
        int m = N_sparse;
        while ((m & 1) == 0 && m > 1) { m >>= 1; ++log2N; }
#ifndef __CUDACC__
        if (m != 1) {
            throw std::invalid_argument(
                "gb_fd_swap_ll_grad_wrap: N_sparse must be a power of two.");
        }
#endif
    }

#ifdef __CUDACC__
    (void) grad_add_out; (void) grad_remove_out;
    (void) orbits; (void) tdi_config; (void) fd;
    (void) params_add_all; (void) params_remove_all;
    (void) data_index_all; (void) noise_index_all;
    (void) param_eps_add; (void) param_eps_remove;
    (void) num_bin; (void) nparams; (void) T;
    (void) t_start; (void) t_ref; (void) N_sparse;
    (void) nchannels; (void) tdi_type; (void) log2N;
    printf("gb_fd_swap_ll_grad_wrap GPU path not implemented yet.\n");
#else
    GBTDIonTheFly tof(orbits, tdi_config, T, t_ref);
    int shared_bytes = tof.get_gb_fd_buffer_size(N_sparse, nchannels);
    char  *scratch    = new char[shared_bytes];
    cmplx *add_stash  = new cmplx[(size_t) nchannels * N_sparse];
    cmplx *rem_stash  = new cmplx[(size_t) nchannels * N_sparse];

    double params_add_priv[N_PARAMS_MAX];
    double params_rem_priv[N_PARAMS_MAX];

    for (int bin_i = 0; bin_i < num_bin; ++bin_i)
    {
        for (int i = 0; i < nparams; ++i)
        {
            params_add_priv[i] = params_add_all[bin_i * nparams + i];
            params_rem_priv[i] = params_remove_all[bin_i * nparams + i];
        }

        // Central builds for the add and remove sources.
        cmplx *h_addC_shared = NULL;
        int    kf0_addC = 0;
        double f0g_addC = 0.0, dts_addC = 0.0;
        gbfd_build_one_source(&tof, (void*) scratch, params_add_priv,
                              t_start, T, N_sparse, nchannels, nparams,
                              0, log2N,
                              &h_addC_shared, &kf0_addC, &f0g_addC, &dts_addC, 0.0, 0.0);
        for (size_t idx = 0;
             idx < (size_t) nchannels * (size_t) N_sparse; ++idx)
            add_stash[idx] = h_addC_shared[idx];

        cmplx *h_remC_shared = NULL;
        int    kf0_remC = 0;
        double f0g_remC = 0.0, dts_remC = 0.0;
        gbfd_build_one_source(&tof, (void*) scratch, params_rem_priv,
                              t_start, T, N_sparse, nchannels, nparams,
                              0, log2N,
                              &h_remC_shared, &kf0_remC, &f0g_remC, &dts_remC, 0.0, 0.0);
        for (size_t idx = 0;
             idx < (size_t) nchannels * (size_t) N_sparse; ++idx)
            rem_stash[idx] = h_remC_shared[idx];

        int data_index  = data_index_all[bin_i];
        int noise_index = noise_index_all[bin_i];

        // ------ add-side gradient: sign = +1, perturb the add params ------
        for (int k = 0; k < nparams; ++k)
        {
            double eps_k = param_eps_add[k];
            if (eps_k <= 0.0)
            {
                grad_add_out[bin_i * nparams + k] = 0.0;
                continue;
            }
            double saved = params_add_priv[k];
            const double inv_2eps = 1.0 / (2.0 * eps_k);

            params_add_priv[k] = saved + eps_k;
            cmplx *h_aP = NULL;
            int kf0_aP = 0; double f0g_aP = 0.0, dts_aP = 0.0;
            gbfd_build_one_source(&tof, (void*) scratch, params_add_priv,
                                  t_start, T, N_sparse, nchannels, nparams,
                                  0, log2N,
                                  &h_aP, &kf0_aP, &f0g_aP, &dts_aP, 0.0, 0.0);
            double acc_p = gbfd_grad_one_sided_partial(
                h_aP, kf0_aP,
                add_stash, kf0_addC,
                rem_stash, kf0_remC,
                N_sparse, nchannels, fd,
                data_index, noise_index, tdi_type);

            params_add_priv[k] = saved - eps_k;
            cmplx *h_aM = NULL;
            int kf0_aM = 0; double f0g_aM = 0.0, dts_aM = 0.0;
            gbfd_build_one_source(&tof, (void*) scratch, params_add_priv,
                                  t_start, T, N_sparse, nchannels, nparams,
                                  0, log2N,
                                  &h_aM, &kf0_aM, &f0g_aM, &dts_aM, 0.0, 0.0);
            double acc_m = gbfd_grad_one_sided_partial(
                h_aM, kf0_aM,
                add_stash, kf0_addC,
                rem_stash, kf0_remC,
                N_sparse, nchannels, fd,
                data_index, noise_index, tdi_type);

            params_add_priv[k] = saved;
            grad_add_out[bin_i * nparams + k] =
                +4.0 * fd->df * (acc_p - acc_m) * inv_2eps;
        }

        // ------ remove-side gradient: sign = -1, perturb the remove params ------
        for (int k = 0; k < nparams; ++k)
        {
            double eps_k = param_eps_remove[k];
            if (eps_k <= 0.0)
            {
                grad_remove_out[bin_i * nparams + k] = 0.0;
                continue;
            }
            double saved = params_rem_priv[k];
            const double inv_2eps = 1.0 / (2.0 * eps_k);

            params_rem_priv[k] = saved + eps_k;
            cmplx *h_rP = NULL;
            int kf0_rP = 0; double f0g_rP = 0.0, dts_rP = 0.0;
            gbfd_build_one_source(&tof, (void*) scratch, params_rem_priv,
                                  t_start, T, N_sparse, nchannels, nparams,
                                  0, log2N,
                                  &h_rP, &kf0_rP, &f0g_rP, &dts_rP, 0.0, 0.0);
            double acc_p = gbfd_grad_one_sided_partial(
                h_rP, kf0_rP,
                add_stash, kf0_addC,
                rem_stash, kf0_remC,
                N_sparse, nchannels, fd,
                data_index, noise_index, tdi_type);

            params_rem_priv[k] = saved - eps_k;
            cmplx *h_rM = NULL;
            int kf0_rM = 0; double f0g_rM = 0.0, dts_rM = 0.0;
            gbfd_build_one_source(&tof, (void*) scratch, params_rem_priv,
                                  t_start, T, N_sparse, nchannels, nparams,
                                  0, log2N,
                                  &h_rM, &kf0_rM, &f0g_rM, &dts_rM, 0.0, 0.0);
            double acc_m = gbfd_grad_one_sided_partial(
                h_rM, kf0_rM,
                add_stash, kf0_addC,
                rem_stash, kf0_remC,
                N_sparse, nchannels, fd,
                data_index, noise_index, tdi_type);

            params_rem_priv[k] = saved;
            grad_remove_out[bin_i * nparams + k] =
                -4.0 * fd->df * (acc_p - acc_m) * inv_2eps;
        }
    }

    delete[] add_stash;
    delete[] rem_stash;
    delete[] scratch;
#endif
}


// ============================================================================
// Phase 3L.7f.3 (2026-06-04): GB chunked-WDM-heterodyne wrap methods.
// Carved from lisa-on-gpu's TDIonTheFly.cu:6727-6854.
//
// Each method instantiates LAT's templated
// `wdm_het_*_impl<SourceT>(...)` (defined in
// `lisatools/cutils/lat_chunked_het_kernels.hh`, Phase 3L.7a slice 3)
// against `<GBTDIonTheFly>` and dispatches through the Python-facing
// GBComputationGroup surface.
// ============================================================================

// ---- GB-flavored wrappers --------------------------------------------------
void GBComputationGroup::gb_wdm_het_fill_global_wrap(
    double *template_fill, Orbits *orbits, TDIConfig *tdi_config,
    WDMSettings *wdm_settings,
    double *params_all, double *factors_all,
    int *data_index_all,
    double *chunk_t_starts, int *chunk_keep_lo, int *chunk_keep_hi,
    int *chunk_n_global_offset, double *wdm_window,
    int n_chunks, int num_bin, int nparams,
    int Nt_sub, int log2_Nt_sub,
    int N_sparse, int log2_N_sparse,
    int nchannels, int n_rfft_chunk,
    double T_chunk, double dt, double T, double t_ref,
    double tukey_alpha, int grid_dim, int N_cp_sig, int N_cp_orbit,
    int m_band_half_width, bool active_band,
    int Nf_slab, int *slab_min_f)   // task-b per-band slab (0/null = off)
{
    wdm_het_fill_global_impl<GBTDIonTheFly>(
        template_fill, orbits, tdi_config,
        wdm_settings,
        params_all, factors_all,
        data_index_all,
        chunk_t_starts, chunk_keep_lo, chunk_keep_hi, chunk_n_global_offset,
        wdm_window, n_chunks, num_bin, nparams,
        Nt_sub, log2_Nt_sub, N_sparse, log2_N_sparse,
        nchannels, n_rfft_chunk, T_chunk, dt, T, t_ref, tukey_alpha,
        grid_dim, N_cp_sig, N_cp_orbit, m_band_half_width, active_band,
        Nf_slab, slab_min_f);
}

void GBComputationGroup::gb_wdm_het_get_ll_wrap(
    double *d_h_out, double *h_h_out, Orbits *orbits, TDIConfig *tdi_config,
    WDMSettings *wdm_settings,
    double *params_all, int *data_index_all, int *noise_index_all,
    double *chunk_t_starts, int *chunk_keep_lo, int *chunk_keep_hi,
    int *chunk_n_global_offset, double *wdm_window,
    double *data_d, double *invC,
    int n_chunks, int num_bin, int nparams,
    int Nt_sub, int log2_Nt_sub,
    int N_sparse, int log2_N_sparse,
    int nchannels, int n_rfft_chunk,
    double T_chunk, double dt, double T, double t_ref, int tdi_type,
    double tukey_alpha, int grid_dim, int N_cp_sig, int N_cp_orbit,
    int *binary_perm, int *group_starts, int *group_ends,
    int *group_m_lo, int *group_m_hi, int n_groups,
    int m_band_half_width,
    int Nf_slab, int *slab_min_f,   // task-b per-band slab (0/null = off)
    double *d_h_im_out)             // fused phase-max quadrature (null = off)
{
    wdm_het_get_ll_impl<GBTDIonTheFly>(
        d_h_out, h_h_out, orbits, tdi_config,
        wdm_settings,
        params_all,
        data_index_all, noise_index_all,
        chunk_t_starts, chunk_keep_lo, chunk_keep_hi, chunk_n_global_offset,
        wdm_window, data_d, invC, n_chunks, num_bin, nparams,
        Nt_sub, log2_Nt_sub, N_sparse, log2_N_sparse,
        nchannels, n_rfft_chunk,
        T_chunk, dt, T, t_ref, tdi_type, tukey_alpha,
        grid_dim, N_cp_sig, N_cp_orbit,
        binary_perm, group_starts, group_ends,
        group_m_lo, group_m_hi, n_groups, m_band_half_width,
        Nf_slab, slab_min_f, d_h_im_out);
}

void GBComputationGroup::gb_wdm_het_swap_ll_wrap(
    double *d_h_add_out, double *d_h_remove_out,
    double *add_add_out, double *remove_remove_out, double *add_remove_out,
    Orbits *orbits, TDIConfig *tdi_config,
    WDMSettings *wdm_settings,
    double *params_add_all, double *params_remove_all,
    int *data_index_all, int *noise_index_all,
    double *chunk_t_starts, int *chunk_keep_lo, int *chunk_keep_hi,
    int *chunk_n_global_offset, double *wdm_window,
    double *data_d, double *invC,
    int n_chunks, int num_bin, int nparams,
    int Nt_sub, int log2_Nt_sub,
    int N_sparse, int log2_N_sparse,
    int nchannels, int n_rfft_chunk,
    double T_chunk, double dt, double T, double t_ref, int tdi_type,
    double tukey_alpha, int grid_dim, int N_cp_sig, int N_cp_orbit,
    int *binary_perm, int *group_starts, int *group_ends,
    int *group_m_lo, int *group_m_hi, int n_groups,
    int *pair_m_lo_b, int *pair_m_hi_b,
    int m_band_half_width,
    int Nf_slab, int *slab_min_f,   // task-b per-band slab (0/null = off)
    double *d_h_add_im_out,         // fused phase-max quadratures
    double *add_remove_im_out)      //   (ADD-linear terms; null = off)
{
    wdm_het_swap_ll_impl<GBTDIonTheFly>(
        d_h_add_out, d_h_remove_out, add_add_out, remove_remove_out, add_remove_out,
        orbits, tdi_config,
        wdm_settings,
        params_add_all, params_remove_all,
        data_index_all, noise_index_all,
        chunk_t_starts, chunk_keep_lo, chunk_keep_hi, chunk_n_global_offset,
        wdm_window, data_d, invC, n_chunks, num_bin, nparams,
        Nt_sub, log2_Nt_sub, N_sparse, log2_N_sparse,
        nchannels, n_rfft_chunk,
        T_chunk, dt, T, t_ref, tdi_type, tukey_alpha,
        grid_dim, N_cp_sig, N_cp_orbit,
        binary_perm, group_starts, group_ends,
        group_m_lo, group_m_hi, n_groups,
        pair_m_lo_b, pair_m_hi_b, m_band_half_width,
        Nf_slab, slab_min_f, d_h_add_im_out, add_remove_im_out);
}


void GBComputationGroup::gb_wdm_het_get_fstat_ll_wrap(
    double *N_arr_re_out, double *N_arr_im_out,
    double *M_mat_re_out, double *M_mat_im_out,
    Orbits *orbits, TDIConfig *tdi_config,
    WDMSettings *wdm_settings,
    double *params_all,
    int *data_index_all, int *noise_index_all,
    double *chunk_t_starts, int *chunk_keep_lo, int *chunk_keep_hi,
    int *chunk_n_global_offset,
    double *wdm_window,
    double *data_d, double *invC,
    int n_chunks, int num_bin, int nparams,
    int Nt_sub, int log2_Nt_sub,
    int N_sparse, int log2_N_sparse,
    int nchannels, int n_rfft_chunk,
    double T_chunk, double dt, double T, double t_ref, int tdi_type,
    double tukey_alpha,
    int grid_dim, int m_band_half_width,
    int Nf_slab, int *slab_min_f,   // task-b per-band slab (0/null = off)
    int fstat_fold,                 // basis-filter fold (0 = off = default)
    int N_cp_orbit)                 // orbit spline cache (0 = off = default)
{
    wdm_het_get_fstat_ll_impl<GBTDIonTheFly>(
        N_arr_re_out, N_arr_im_out, M_mat_re_out, M_mat_im_out,
        orbits, tdi_config, wdm_settings,
        params_all, data_index_all, noise_index_all,
        chunk_t_starts, chunk_keep_lo, chunk_keep_hi, chunk_n_global_offset,
        wdm_window, data_d, invC,
        n_chunks, num_bin, nparams,
        Nt_sub, log2_Nt_sub, N_sparse, log2_N_sparse,
        nchannels, n_rfft_chunk,
        T_chunk, dt, T, t_ref, tdi_type, tukey_alpha,
        grid_dim, m_band_half_width,
        Nf_slab, slab_min_f, fstat_fold, N_cp_orbit);
}


// ============================================================================
// Phase 3L.7f.4 (2026-06-04): GB signal-heterodyne v2 polyphase family.
// Carved from lisa-on-gpu's TDIonTheFly.cu:6856-7995 (~1140 lines).
//
// Includes:
// - The signal-het v2 polyphase intro comment block.
// - Anonymous-namespace device helpers (polyphase fold + bin-fold
//   inner products + reconstruction primitives -- per-binary single-
//   channel c1_sparse builder used by all 6 wrap methods below).
// - 6 GBComputationGroup wrap methods:
//     gb_signal_het_get_ll_wrap         (dense FD path)
//     gb_signal_het_get_ll_sparse_wrap  (sparse FD validation path)
//     gb_signal_het_get_ll_in_kernel_wrap         (Stage 2b in-kernel)
//     gb_signal_het_fill_global_sparse_wrap        (template fill)
//     gb_signal_het_fill_global_in_kernel_wrap     (Stage 2b in-kernel)
//     gb_signal_het_get_ll_grad_in_kernel_wrap     (central-diff grad)
//
// GPU branches are TODO (CPU fully wired). Pairs with the v2 signal-
// het Python prototype at
// LISAanalysistools/scripts/gb_chunked_het/gb_signal_het_wdm_v2.py.
// ============================================================================

// ============================================================================
// Signal-heterodyne (v2 polyphase) -- CPU implementation
//
// First port of the v2 polyphase signal-het Python prototype at
// LISAanalysistools/scripts/gb_chunked_het/gb_signal_het_wdm_v2.py.
//
// Algorithm per binary (matches Python prototype exactly):
//
//   1. f0_cand = params_cand[bin, f0_idx]
//      m_floor = floor(f0_cand / layer_df)
//      m_active = [m_floor - half, ..., m_floor + half], clipped to active band
//
//   2. For each m_active layer:
//        Polyphase fold + iFFT of length Nt_layer over the windowed FD slice
//        around bin (m * Nt/2), with pre-phase shift to land outputs at
//        n_global = n_start + n_layer * stride.
//        Apply lisatools complex-WDM coefficient layout
//          kappa * (-1)^((m+1)n) * conj(C_mn) * after_ifft * (-1)^n / stride
//        to produce c1_sparse[c, m_active_idx, n_layer].
//
//   3. r[c, m, b] = c1_sparse[c, m_active_idx, b] / c0_sparse[data_idx,
//                  c, m_local_in_full, b]    (safe divide with floor mask).
//      dr/dn via centred FD over b with mean bin width = stride.
//
//   4. Bin-folded inner products (NO carrier de-rotation -- matches the
//      Python v1 sparse path):
//        <d|h> = 0.5 * Re sum_{c',m_act,b} (A0 * r + A1 * dr/dn)
//        <h|h> = 0.5 * Re sum (B0 * r_outer + B1 * cross_drr)
//      with r_outer / cross_drr handled differently for XYZ vs AE/AET.
//
// GPU branch: TODO (prints and returns; CPU fully wired).
// ============================================================================

namespace {

// Per-binary, single channel: compute c1_sparse[m_active_layers, Nt_layer]
// via polyphase fold + naive O(Nt_layer^2) DFT-of-length-Nt_layer.
// Naive DFT is sufficient for correctness validation; swap for radix-2 FFT
// later for performance.
static void signal_het_polyphase_one_channel(
    const cmplx *fd_rfft_chan,            // (n_rfft,) complex
    const int   *m_active,                // (m_active_layers,)
    int          m_active_layers,
    const double *window,                 // (Nt,)
    int          Nt,
    int          Nt_layer,                // iFFT length
    int          N_sparse_t,              // number of sparse outputs kept (<= Nt_layer)
    int          stride,
    int          Nf,
    int          ind_min_t,
    const int   *n_sparse_local_arr,      // (N_sparse_t,) -- only first entry used for n_start
    double       dt,
    int          n_rfft,
    cmplx       *c1_sparse_out)           // (m_active_layers, N_sparse_t)
{
    const int   N        = Nf * Nt;
    const int   half_Nt  = Nt / 2;
    const cmplx I_c      = cmplx(0.0, 1.0);
    const double TWO_PI  = 2.0 * M_PI;
    const double kappa   = 2.0 * std::sqrt(M_PI * dt) / (double) Nf;

    // n_start = first sparse position (ind_min_t + stride/2 by construction).
    const int n_start = ind_min_t + n_sparse_local_arr[0];

    // Working buffers on the stack (per binary x per channel).
    // Max sane Nt for CPU is ~32k, Nt_layer ~ 2k.
    std::vector<cmplx> weighted((size_t) Nt);
    std::vector<cmplx> folded((size_t) Nt_layer);

    for (int im = 0; im < m_active_layers; ++im) {
        const int m_global = m_active[im];
        const int centre   = m_global * half_Nt;

        // Step 1: gather Nt FD bins around the layer centre, with Hermitian
        // wraparound (real TD -> rfft conjugate symmetry).
        for (int i = 0; i < Nt; ++i) {
            const int j_off = i - half_Nt;
            int k = centre + j_off;
            bool conj_flag = false;
            int k_use;
            if (k < 0) {
                k_use = -k;
                conj_flag = true;
            } else if (k > N / 2) {
                k_use = N - k;
                conj_flag = true;
            } else {
                k_use = k;
            }

            cmplx h(0.0, 0.0);
            if (k_use >= 0 && k_use < n_rfft) {
                h = fd_rfft_chan[k_use];
                if (conj_flag) h = gcmplx::conj(h);
            }

            // Window + prephase: phitilde(j_off) * exp(+i 2*pi*j_off*n_start/Nt)
            const double phase_arg = TWO_PI * (double) j_off * (double) n_start / (double) Nt;
            const cmplx  prephase  = gcmplx::exp(I_c * phase_arg);
            weighted[i] = h * window[i] * prephase;
        }

        // Step 2: polyphase fold (length Nt -> length Nt_layer).
        for (int r = 0; r < Nt_layer; ++r) folded[r] = cmplx(0.0, 0.0);
        for (int i = 0; i < Nt; ++i) {
            const int r = i % Nt_layer;
            folded[r] += weighted[i];
        }

        // Step 3: naive iFFT of length Nt_layer (matches numpy ifft conv).
        //   ifft_out[n_layer] = (1/Nt_layer) * sum_r Y[r] * exp(+i 2*pi*r*n_layer/Nt_layer)
        // We only need the first N_sparse_t outputs (sparse positions tile
        // the active n-range; the polyphase identity is exact for all of them).
        for (int n_layer = 0; n_layer < N_sparse_t; ++n_layer) {
            cmplx acc(0.0, 0.0);
            for (int r = 0; r < Nt_layer; ++r) {
                const double pa = TWO_PI * (double) r * (double) n_layer / (double) Nt_layer;
                acc += folded[r] * gcmplx::exp(I_c * pa);
            }
            acc *= (1.0 / (double) Nt_layer);

            // Lisatools complex-WDM conversion at the sparse pixel n_global =
            // n_start + n_layer * stride.
            const int n_global = n_start + n_layer * stride;
            // sign_scale = (-1)^n_global / stride
            const double sign_scale = ((n_global & 1) ? -1.0 : 1.0) / (double) stride;
            const cmplx after_ifft_lt = acc * sign_scale;

            // kappa * (-1)^((m+1)n) * conj(C_mn) where C_mn = 1 (even m+n)
            // or 1j (odd m+n); conj(C_mn) = 1 (even) or -1j (odd).
            const int  m_plus_n  = (m_global + n_global) & 1;
            const cmplx conj_cmn = (m_plus_n == 0) ? cmplx(1.0, 0.0)
                                                   : cmplx(0.0, -1.0);
            const int  sign_mn_int = ((m_global + 1) * n_global) & 1;
            const double sign_mn   = sign_mn_int ? -1.0 : 1.0;
            const cmplx coef = kappa * sign_mn * conj_cmn;

            c1_sparse_out[(size_t) im * N_sparse_t + n_layer] = after_ifft_lt * coef;
        }
    }
}

}  // anonymous namespace


// ============================================================================
// Signal-heterodyne (v2 polyphase) -- SHARED per-source consumer.
//
// The single CPU+GPU implementation of the sparse-FD sig-het likelihood
// consumer (fold -> length-Nt_layer iFFT -> r = c1/c0 -> dr/dn -> bin-fold
// inner products). Compiled both ways via the gbt_global.h cooperative
// macros, exactly like `gbfd_build_one_source`:
//   * CPU  (THREAD_START_X=0 / BLOCK_INCR_X=1 / NUM_THREADS_HERE=1): a
//     serial sweep whose arithmetic ORDER matches the previous host-loop
//     implementation bit-for-bit (fold contributions arrive in the same
//     increasing-i order; the naive iFFT keeps its rr-inner loop; the
//     accumulators keep the (c[,c2],im,b) nesting).
//   * GPU: cooperative threads stride the flattened loops; the caller
//     block-reduces the per-thread partials (`block_reduce` from LAT's
//     lat_chunked_het_kernels.hh, same pattern as gb_fd_get_ll_kernel).
//
// The naive O(Nt_layer^2) iFFT is kept deliberately (NOT swapped for the
// radix-2 gbfd_radix2_fft_inplace): the polyphase identity requires
// Nt_layer to DIVIDE Nt exactly, and production WDM grids (e.g. mojito
// Nt=2160) have no useful power-of-two divisors -- a radix-2 constraint
// would forbid every valid Nt_layer > 16 there. At Nt_layer <= 128 the
// DFT is a negligible ~Nt_layer^2 * M * nch complex ops per source.
//
// X input conventions (`fft_order_scale`):
//   <= 0 : `X_all` is the CENTERED slice of the absolute dense rfft,
//          already scaled (the gb_signal_het_get_ll_sparse_wrap input
//          convention): X_all[c*X_len + i] = rfft[k_f0 + (i - X_len/2)].
//   >  0 : `X_all` is in FFT ORDER as produced by gbfd_build_one_source
//          (0.5*dts scale absorbed); each read applies the fftshift index
//          map and multiplies by fft_order_scale (= 1/dt), folding the
//          previous two-pass reorder buffer into the read itself.
//
// Fold uses a GATHER formulation -- per (c, im, r) sum the <= Nt/Nt_layer
// candidate bins j = r + q*Nt_layer inside the sparse support -- so
// cooperative threads never collide (no atomics), while visiting the
// contributions of each fold slot in the same increasing-j order as the
// previous scatter loop (FP-identical sums).
//
// Outputs: *dh_partial / *hh_partial receive THIS thread's RAW partial
// sums of the complex accumulators' real parts (no 0.5 factor) -- the
// caller reduces across threads and applies the final 0.5.
// ============================================================================

CUDA_DEVICE
void gb_signal_het_consume_one_source(
    double *dh_partial, double *hh_partial,
    cmplx  *X_all, int X_len, double fft_order_scale,
    int     k_f0, double f0_cand,
    cmplx  *c0_sparse_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    double *wdm_window, int *n_sparse_local_arr,
    int     data_idx,
    int     Nf, int Nt, int Nf_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    int     m_active_half_width,
    double  layer_df, double dt,
    int     nchannels, int tdi_type,
    double  max_r, int project_real,
    cmplx  *fold_s,      // (nchannels * M * Nt_layer) scratch
    cmplx  *c1_sparse,   // (nchannels * M * N_sparse_t) scratch
    cmplx  *r_sparse,    // (nchannels * M * N_sparse_t) scratch
    cmplx  *dr_sparse,   // (nchannels * M * N_sparse_t) scratch
    double *dh_im_partial = nullptr)  // optional quadrature partial (fused
                                      // phase max: Im of the SAME accumulator)
{
    const int    M        = 2 * m_active_half_width + 1;
    const double FLOOR_EPS = 1e-12;
    const double TWO_PI   = 2.0 * M_PI;
    const cmplx  I_c      = cmplx(0.0, 1.0);
    const int    half_Nt  = Nt / 2;
    const int    half_NS  = X_len / 2;
    const double kappa    = 2.0 * sqrt(M_PI * dt) / (double) Nf;
    const int    n_start  = ind_min_t + n_sparse_local_arr[0];

    // Active m-band (every thread computes the same tiny array).
    const int Nf_active_idx_max = Nf_active - 1;
    const int m_floor = (int) floor(f0_cand / layer_df);
    int m_active[GB_SIGHET_M_ACTIVE_MAX];
    for (int im = 0; im < M; ++im) {
        int m_g = m_floor + (im - m_active_half_width);
        if (m_g < ind_min_f) m_g = ind_min_f;
        if (m_g > ind_min_f + Nf_active_idx_max) m_g = ind_min_f + Nf_active_idx_max;
        m_active[im] = m_g;
    }

    // ---- (1) polyphase fold: GATHER over j = r + q*Nt_layer ---------------
    // j valid when its absolute bin k_abs = k_f0 + (i - half_NS) lies in the
    // sparse support, i.e. i = j - j_base in [0, X_len).
    const int n_fold = nchannels * M * Nt_layer;
    for (int idx = THREAD_START_X; idx < n_fold; idx += BLOCK_INCR_X)
    {
        const int c  = idx / (M * Nt_layer);
        const int im = (idx / Nt_layer) % M;
        const int r  = idx % Nt_layer;
        const int m_g    = m_active[im];
        const int j_base = k_f0 - half_NS + half_Nt - m_g * half_Nt;
        cmplx acc(0.0, 0.0);
        for (int j = r; j < Nt; j += Nt_layer)
        {
            const int i = j - j_base;
            if (i < 0 || i >= X_len) continue;
            cmplx Xi;
            if (fft_order_scale > 0.0) {
                const int m_signed = i - half_NS;
                const int m_fft = (m_signed >= 0) ? m_signed
                                                  : (m_signed + X_len);
                Xi = X_all[(size_t) c * X_len + m_fft] * fft_order_scale;
            } else {
                Xi = X_all[(size_t) c * X_len + i];
            }
            if (Xi.real() == 0.0 && Xi.imag() == 0.0) continue;
            const int    j_off     = j - half_Nt;
            const double phase_arg = TWO_PI * (double) j_off
                                     * (double) n_start / (double) Nt;
            const cmplx  prephase  = gcmplx::exp(I_c * phase_arg);
            acc += Xi * wdm_window[j] * prephase;
        }
        fold_s[idx] = acc;
    }
    CUDA_SYNC_THREADS;

    // ---- (2) naive iFFT of length Nt_layer (first N_sparse_t outputs) -----
    const int n_ifft = nchannels * M * N_sparse_t;
    for (int idx = THREAD_START_X; idx < n_ifft; idx += BLOCK_INCR_X)
    {
        const int c       = idx / (M * N_sparse_t);
        const int im      = (idx / N_sparse_t) % M;
        const int n_layer = idx % N_sparse_t;
        const cmplx *fold_cm = fold_s + (size_t) c * M * Nt_layer
                                      + (size_t) im * Nt_layer;
        cmplx acc(0.0, 0.0);
        for (int rr = 0; rr < Nt_layer; ++rr)
        {
            const double pa = TWO_PI * (double) rr
                              * (double) n_layer / (double) Nt_layer;
            acc += fold_cm[rr] * gcmplx::exp(I_c * pa);
        }
        acc *= (1.0 / (double) Nt_layer);
        const int    n_global   = n_start + n_layer * stride;
        const double sign_scale = ((n_global & 1) ? -1.0 : 1.0)
                                  / (double) stride;
        const cmplx  after_ifft_lt = acc * sign_scale;
        const int    m_global   = m_active[im];
        const int    m_plus_n   = (m_global + n_global) & 1;
        const cmplx  conj_cmn   = (m_plus_n == 0) ? cmplx(1.0, 0.0)
                                                  : cmplx(0.0, -1.0);
        const int    sign_mn_int = ((m_global + 1) * n_global) & 1;
        const double sign_mn     = sign_mn_int ? -1.0 : 1.0;
        c1_sparse[idx] = after_ifft_lt * (kappa * sign_mn * conj_cmn);
    }
    CUDA_SYNC_THREADS;

    // ---- (3) r = c1/c0 (floor + max_r clip) + dr/dn, one thread per row ---
    // dr only reads r within its own (c, im) row, so no sync between them.
    const int n_rows = nchannels * M;
    for (int row = THREAD_START_X; row < n_rows; row += BLOCK_INCR_X)
    {
        const int c  = row / M;
        const int im = row % M;
        const int m_local = m_active[im] - ind_min_f;
        const cmplx *c0_row = c0_sparse_all
            + ((size_t) data_idx * nchannels + c) * Nf_active * N_sparse_t
            + (size_t) m_local * N_sparse_t;
        cmplx *c1_row = c1_sparse + (size_t) row * N_sparse_t;
        cmplx *r_row  = r_sparse  + (size_t) row * N_sparse_t;
        cmplx *dr_row = dr_sparse + (size_t) row * N_sparse_t;

        double max_mag = 0.0;
        for (int b = 0; b < N_sparse_t; ++b)
        {
            const double mag = gcmplx::abs(c0_row[b]);
            if (mag > max_mag) max_mag = mag;
        }
        const double floor_th_a = FLOOR_EPS * max_mag;
        const double floor_th   = (floor_th_a > 1e-300) ? floor_th_a : 1e-300;

        for (int b = 0; b < N_sparse_t; ++b)
        {
            if (gcmplx::abs(c0_row[b]) > floor_th) {
                cmplx r_val = c1_row[b] / c0_row[b];
                // Amp/phase clip: cap |r| at max_r (direction preserved).
                if (max_r > 0.0) {
                    const double abs_r = gcmplx::abs(r_val);
                    if (abs_r > max_r) r_val = r_val * (max_r / abs_r);
                }
                r_row[b] = r_val;
            } else {
                r_row[b] = cmplx(0.0, 0.0);
            }
        }

        const double Dn = (double) stride;
        for (int b = 0; b < N_sparse_t; ++b)
        {
            cmplx d(0.0, 0.0);
            if (N_sparse_t >= 3) {
                if (b == 0) d = (r_row[1] - r_row[0]) / Dn;
                else if (b == N_sparse_t - 1) d = (r_row[b] - r_row[b - 1]) / Dn;
                else d = (r_row[b + 1] - r_row[b - 1]) / (2.0 * Dn);
            } else if (N_sparse_t == 2) {
                d = (r_row[1] - r_row[0]) / Dn;
            }
            dr_row[b] = d;
        }
    }
    CUDA_SYNC_THREADS;

    // ---- (4) bin-fold inner products: per-thread RAW partials -------------
    cmplx d_h_raw(0.0, 0.0);
    cmplx h_h_raw(0.0, 0.0);

    const int n_dh = nchannels * M * N_sparse_t;
    for (int idx = THREAD_START_X; idx < n_dh; idx += BLOCK_INCR_X)
    {
        const int c  = idx / (M * N_sparse_t);
        const int im = (idx / N_sparse_t) % M;
        const int b  = idx % N_sparse_t;
        const int m_local = m_active[im] - ind_min_f;
        const size_t coef_i = ((size_t) data_idx * nchannels + c)
                              * Nf_active * N_sparse_t
                              + (size_t) m_local * N_sparse_t + b;
        d_h_raw += A0_all[coef_i] * r_sparse[idx]
                 + A1_all[coef_i] * dr_sparse[idx];
    }

    if (tdi_type == 0)
    {
        // XYZ: cross-channel B0/B1 (num_data, nch, nch, Nf_active, N_sparse_t)
        const int n_hh = nchannels * nchannels * M * N_sparse_t;
        for (int idx = THREAD_START_X; idx < n_hh; idx += BLOCK_INCR_X)
        {
            const int c  = idx / (nchannels * M * N_sparse_t);
            const int c2 = (idx / (M * N_sparse_t)) % nchannels;
            const int im = (idx / N_sparse_t) % M;
            const int b  = idx % N_sparse_t;
            const int m_local = m_active[im] - ind_min_f;
            const size_t rc_i  = ((size_t) c  * M + im) * N_sparse_t + b;
            const size_t rc2_i = ((size_t) c2 * M + im) * N_sparse_t + b;
            const cmplx r_c   = r_sparse[rc_i];
            const cmplx r_c2  = r_sparse[rc2_i];
            const cmplx dr_c  = dr_sparse[rc_i];
            const cmplx dr_c2 = dr_sparse[rc2_i];
            const size_t coef_i =
                (((size_t) data_idx * nchannels + c) * nchannels + c2)
                * Nf_active * N_sparse_t
                + (size_t) m_local * N_sparse_t + b;
            const cmplx r_outer   = gcmplx::conj(r_c) * r_c2;
            const cmplx cross_drr = gcmplx::conj(r_c)  * dr_c2
                                  + gcmplx::conj(dr_c) * r_c2;
            h_h_raw += B0_all[coef_i] * r_outer + B1_all[coef_i] * cross_drr;
            if (project_real) {
                // nonconj pairing r_c*r_c2 (NOT conj) -> with the conj term,
                // 0.5*Re(...) is the real WDM projection.
                h_h_raw += B0nc_all[coef_i] * (r_c * r_c2)
                         + B1nc_all[coef_i] * (r_c * dr_c2 + dr_c * r_c2);
            }
        }
    }
    else
    {
        // AE / AET: diagonal B0/B1 (num_data, nch, Nf_active, N_sparse_t)
        const int n_hh = nchannels * M * N_sparse_t;
        for (int idx = THREAD_START_X; idx < n_hh; idx += BLOCK_INCR_X)
        {
            const int c  = idx / (M * N_sparse_t);
            const int im = (idx / N_sparse_t) % M;
            const int b  = idx % N_sparse_t;
            const int m_local = m_active[im] - ind_min_f;
            const cmplx r  = r_sparse[idx];
            const cmplx dr = dr_sparse[idx];
            const size_t coef_i = ((size_t) data_idx * nchannels + c)
                                  * Nf_active * N_sparse_t
                                  + (size_t) m_local * N_sparse_t + b;
            const double rsq = (gcmplx::conj(r) * r).real();
            const cmplx cross_drr = gcmplx::conj(r) * dr
                                  + gcmplx::conj(dr) * r;
            h_h_raw += B0_all[coef_i] * rsq + B1_all[coef_i] * cross_drr;
            if (project_real) {
                h_h_raw += B0nc_all[coef_i] * (r * r)
                         + B1nc_all[coef_i] * (r * dr + dr * r);
            }
        }
    }

    *dh_partial = d_h_raw.real();
    *hh_partial = h_h_raw.real();
    // Fused phase max: a physical phi0 shift is a unit phasor on every
    // candidate-linear term above, so Im(d_h_raw) is (up to the family's
    // empirical sign) the SAME inner product at phi0 + pi/2.
    if (dh_im_partial) *dh_im_partial = d_h_raw.imag();
}


void GBComputationGroup::gb_signal_het_get_ll_wrap(
    double *d_h_out,
    double *h_h_out,
    cmplx  *fd_rfft_all,
    cmplx  *c0_sparse_all,
    cmplx  *A0_all,
    cmplx  *A1_all,
    cmplx  *B0_all,
    cmplx  *B1_all,
    double *wdm_window,
    int    *n_sparse_local_arr,
    double *params_cand_all,
    double *params_ref_all,
    int    *data_index_all,
    int     num_bin, int num_data,
    int     nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nt, int Nf_active, int Nt_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    int     m_active_half_width,
    double  layer_df, double dt,
    int     nchannels, int tdi_type,
    int     n_rfft, double max_r)
{
    gb_sighet_check_m_half(m_active_half_width);
    (void) params_ref_all;  // not used in bin-fold path (kept for future de-rotation)
    (void) fdot_idx;
    (void) num_data;
    (void) Nt_active;

#ifdef __CUDACC__
    // GPU port deferred. CPU branch fully wired below; matches the pattern
    // of gb_fd_swap_ll_grad_wrap (header comment line 861-862).
    throw std::runtime_error(
        "[gb_signal_het_get_ll_wrap] GPU implementation is a TODO -- the v2 signal-het CUDA "
        "kernels are not implemented yet. Construct the Python class with "
        "force_backend=\"cpu\" until then. (Silent zero-return previously "
        "masqueraded as a successful call -- see the audit at GBGPU 2026-06-06.)");
#endif

    const int M = 2 * m_active_half_width + 1;
    const int Nf_active_idx_max = Nf_active - 1;
    const double FLOOR_EPS = 1e-12;

    std::vector<cmplx> c1_sparse((size_t) nchannels * M * N_sparse_t);
    std::vector<cmplx> r_sparse((size_t)  nchannels * M * N_sparse_t);
    std::vector<cmplx> dr_sparse((size_t) nchannels * M * N_sparse_t);

    for (int bin = 0; bin < num_bin; ++bin) {
        const double f0_cand = params_cand_all[(size_t) bin * nparams + f0_idx];
        const int    m_floor = (int) std::floor(f0_cand / layer_df);
        int m_active[GB_SIGHET_M_ACTIVE_MAX];
        for (int im = 0; im < M; ++im) {
            int m_g = m_floor + (im - m_active_half_width);
            if (m_g < ind_min_f) m_g = ind_min_f;
            if (m_g > ind_min_f + Nf_active_idx_max) m_g = ind_min_f + Nf_active_idx_max;
            m_active[im] = m_g;
        }

        const int data_idx = data_index_all[bin];

        for (int c = 0; c < nchannels; ++c) {
            const cmplx *fd_chan = fd_rfft_all + (size_t) bin * nchannels * n_rfft
                                              + (size_t) c * n_rfft;
            cmplx *c1_chan = c1_sparse.data()
                + (size_t) c * M * N_sparse_t;
            signal_het_polyphase_one_channel(
                fd_chan, m_active, M, wdm_window, Nt, Nt_layer, N_sparse_t,
                stride, Nf, ind_min_t, n_sparse_local_arr, dt, n_rfft, c1_chan);
        }

        // r at sparse bin centres (safe divide vs c0)
        for (int c = 0; c < nchannels; ++c) {
            for (int im = 0; im < M; ++im) {
                const int m_local = m_active[im] - ind_min_f;
                double max_mag = 0.0;
                for (int b = 0; b < N_sparse_t; ++b) {
                    const cmplx c0v = c0_sparse_all[
                        ((size_t) data_idx * nchannels + c) * Nf_active * N_sparse_t
                        + (size_t) m_local * N_sparse_t + b];
                    const double mag = gcmplx::abs(c0v);
                    if (mag > max_mag) max_mag = mag;
                }
                const double floor_th = std::max(FLOOR_EPS * max_mag, 1e-300);

                for (int b = 0; b < N_sparse_t; ++b) {
                    const cmplx c0v = c0_sparse_all[
                        ((size_t) data_idx * nchannels + c) * Nf_active * N_sparse_t
                        + (size_t) m_local * N_sparse_t + b];
                    const cmplx c1v = c1_sparse[
                        (size_t) c * M * N_sparse_t
                        + (size_t) im * N_sparse_t + b];
                    const size_t r_idx = (size_t) c * M * N_sparse_t
                                       + (size_t) im * N_sparse_t + b;
                    if (gcmplx::abs(c0v) > floor_th) {
                        cmplx r_val = c1v / c0v;
                        // Amp/phase clip: cap |r| at max_r (channel-cell
                        // direction preserved). Bounds the bin-fold sum
                        // when c0 is small but nonzero. max_r <= 0 disables.
                        if (max_r > 0.0) {
                            const double abs_r = gcmplx::abs(r_val);
                            if (abs_r > max_r) {
                                r_val = r_val * (max_r / abs_r);
                            }
                        }
                        r_sparse[r_idx] = r_val;
                    } else {
                        r_sparse[r_idx] = cmplx(0.0, 0.0);
                    }
                }
            }
        }

        // dr/dn via centred FD over b
        const double Dn = (double) stride;
        for (int c = 0; c < nchannels; ++c) {
            for (int im = 0; im < M; ++im) {
                for (int b = 0; b < N_sparse_t; ++b) {
                    const size_t i_cmb = (size_t) c * M * N_sparse_t
                                       + (size_t) im * N_sparse_t + b;
                    cmplx d(0.0, 0.0);
                    if (N_sparse_t >= 3) {
                        if (b == 0) {
                            d = (r_sparse[i_cmb + 1] - r_sparse[i_cmb]) / Dn;
                        } else if (b == N_sparse_t - 1) {
                            d = (r_sparse[i_cmb] - r_sparse[i_cmb - 1]) / Dn;
                        } else {
                            d = (r_sparse[i_cmb + 1] - r_sparse[i_cmb - 1]) / (2.0 * Dn);
                        }
                    } else if (N_sparse_t == 2) {
                        const size_t i0 = (size_t) c * M * N_sparse_t + (size_t) im * N_sparse_t;
                        d = (r_sparse[i0 + 1] - r_sparse[i0]) / Dn;
                    }
                    dr_sparse[i_cmb] = d;
                }
            }
        }

        // Inner products
        cmplx d_h_raw(0.0, 0.0);
        cmplx h_h_raw(0.0, 0.0);

        for (int c = 0; c < nchannels; ++c) {
            for (int im = 0; im < M; ++im) {
                const int m_local = m_active[im] - ind_min_f;
                for (int b = 0; b < N_sparse_t; ++b) {
                    const cmplx r  = r_sparse[ (size_t) c * M * N_sparse_t
                                            + (size_t) im * N_sparse_t + b];
                    const cmplx dr = dr_sparse[(size_t) c * M * N_sparse_t
                                            + (size_t) im * N_sparse_t + b];
                    const cmplx a0 = A0_all[((size_t) data_idx * nchannels + c)
                                            * Nf_active * N_sparse_t
                                            + (size_t) m_local * N_sparse_t + b];
                    const cmplx a1 = A1_all[((size_t) data_idx * nchannels + c)
                                            * Nf_active * N_sparse_t
                                            + (size_t) m_local * N_sparse_t + b];
                    d_h_raw += a0 * r + a1 * dr;
                }
            }
        }

        if (tdi_type == 0) {
            // XYZ: cross-channel B0/B1 of shape (num_data, nch, nch, Nf_active, Nt_layer)
            for (int c = 0; c < nchannels; ++c) {
                for (int c2 = 0; c2 < nchannels; ++c2) {
                    for (int im = 0; im < M; ++im) {
                        const int m_local = m_active[im] - ind_min_f;
                        for (int b = 0; b < N_sparse_t; ++b) {
                            const cmplx r_c  = r_sparse[ (size_t) c  * M * N_sparse_t
                                                     + (size_t) im * N_sparse_t + b];
                            const cmplx r_c2 = r_sparse[ (size_t) c2 * M * N_sparse_t
                                                     + (size_t) im * N_sparse_t + b];
                            const cmplx dr_c  = dr_sparse[(size_t) c  * M * N_sparse_t
                                                     + (size_t) im * N_sparse_t + b];
                            const cmplx dr_c2 = dr_sparse[(size_t) c2 * M * N_sparse_t
                                                     + (size_t) im * N_sparse_t + b];
                            const cmplx b0 = B0_all[
                                (((size_t) data_idx * nchannels + c) * nchannels + c2)
                                  * Nf_active * N_sparse_t
                                + (size_t) m_local * N_sparse_t + b];
                            const cmplx b1 = B1_all[
                                (((size_t) data_idx * nchannels + c) * nchannels + c2)
                                  * Nf_active * N_sparse_t
                                + (size_t) m_local * N_sparse_t + b];
                            const cmplx r_outer  = gcmplx::conj(r_c) * r_c2;
                            const cmplx cross_drr = gcmplx::conj(r_c)  * dr_c2
                                                  + gcmplx::conj(dr_c) * r_c2;
                            h_h_raw += b0 * r_outer + b1 * cross_drr;
                        }
                    }
                }
            }
        } else {
            // AE / AET: diagonal B0/B1 of shape (num_data, nch, Nf_active, Nt_layer)
            for (int c = 0; c < nchannels; ++c) {
                for (int im = 0; im < M; ++im) {
                    const int m_local = m_active[im] - ind_min_f;
                    for (int b = 0; b < N_sparse_t; ++b) {
                        const cmplx r  = r_sparse[ (size_t) c * M * N_sparse_t
                                                 + (size_t) im * N_sparse_t + b];
                        const cmplx dr = dr_sparse[(size_t) c * M * N_sparse_t
                                                 + (size_t) im * N_sparse_t + b];
                        const cmplx b0 = B0_all[((size_t) data_idx * nchannels + c)
                                                * Nf_active * N_sparse_t
                                                + (size_t) m_local * N_sparse_t + b];
                        const cmplx b1 = B1_all[((size_t) data_idx * nchannels + c)
                                                * Nf_active * N_sparse_t
                                                + (size_t) m_local * N_sparse_t + b];
                        const double rsq = (gcmplx::conj(r) * r).real();
                        const cmplx cross_drr = gcmplx::conj(r) * dr
                                              + gcmplx::conj(dr) * r;
                        h_h_raw += b0 * rsq + b1 * cross_drr;
                    }
                }
            }
        }

        d_h_out[bin] = 0.5 * d_h_raw.real();
        h_h_out[bin] = 0.5 * h_h_raw.real();
    }
}


// ============================================================================
// Signal-heterodyne (v2 polyphase) -- Stage 2a: SPARSE-FD entry point.
// See gb_signal_het_get_ll_sparse_wrap declaration in TDIonTheFly.hh for the
// design rationale. Polyphase fold iterates only the N_sparse_fd nonzero
// bins (the source's spectral support around f0 in absolute frame);
// implicit zero everywhere else.
// ============================================================================

void GBComputationGroup::gb_signal_het_get_ll_sparse_wrap(
    double *d_h_out, double *h_h_out,
    cmplx  *X_het_all, int *k_f0_all,
    cmplx  *c0_sparse_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    double *wdm_window, int *n_sparse_local_arr,
    double *params_cand_all, double *params_ref_all,
    int    *data_index_all,
    int     num_bin, int num_data,
    int     nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nt, int Nf_active, int Nt_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    int     m_active_half_width,
    double  layer_df, double dt,
    int     nchannels, int tdi_type,
    int     N_sparse_fd, double max_r, int project_real,
    double *d_h_im_out)
{
    gb_sighet_check_m_half(m_active_half_width);
    // project_real != 0: compute the REAL WDM likelihood. <d|h> is exact via the
    // repacked A0/A1 coefficients (no kernel change here -- the same 0.5*Re(A0*r)
    // gives the real value). <h|h> adds the NONCONJ blocks B0nc/B1nc so that
    // 0.5*Re(B0*conj(rc)rc2 + B0nc*rc*rc2 + ...) is the real projection (drops the
    // dr^2 term -> standard linear-r budget off-reference). project_real == 0
    // reproduces the legacy (complex/Hermitian) behaviour and ignores B0nc/B1nc.
    (void) params_ref_all; (void) fdot_idx; (void) num_data; (void) Nt_active;

#ifdef __CUDACC__
    throw std::runtime_error(
        "[gb_signal_het_get_ll_sparse_wrap] GPU entry not exposed -- this is the "
        "CPU validation entry point (pre-materialized X_het). The production GPU "
        "path is gb_signal_het_get_ll_in_kernel_wrap, which shares the same "
        "gb_signal_het_consume_one_source implementation.");
#else
    // CPU host loop over the shared per-source consumer (single "thread":
    // THREAD_START_X=0 / BLOCK_INCR_X=1, so the partials are the full sums
    // and the arithmetic order matches the pre-refactor implementation).
    const int M = 2 * m_active_half_width + 1;
    std::vector<cmplx> fold_s((size_t) nchannels * M * Nt_layer);
    std::vector<cmplx> c1_sparse((size_t) nchannels * M * N_sparse_t);
    std::vector<cmplx> r_sparse((size_t)  nchannels * M * N_sparse_t);
    std::vector<cmplx> dr_sparse((size_t) nchannels * M * N_sparse_t);

    for (int bin = 0; bin < num_bin; ++bin) {
        double dh_partial = 0.0, hh_partial = 0.0, dh_im_partial = 0.0;
        gb_signal_het_consume_one_source(
            &dh_partial, &hh_partial,
            X_het_all + (size_t) bin * nchannels * N_sparse_fd,
            N_sparse_fd, /*fft_order_scale=*/0.0,
            k_f0_all[bin],
            params_cand_all[(size_t) bin * nparams + f0_idx],
            c0_sparse_all, A0_all, A1_all, B0_all, B1_all,
            B0nc_all, B1nc_all,
            wdm_window, n_sparse_local_arr,
            data_index_all[bin],
            Nf, Nt, Nf_active,
            Nt_layer, N_sparse_t, stride,
            ind_min_t, ind_min_f,
            m_active_half_width,
            layer_df, dt,
            nchannels, tdi_type,
            max_r, project_real,
            fold_s.data(), c1_sparse.data(),
            r_sparse.data(), dr_sparse.data(),
            &dh_im_partial);
        d_h_out[bin] = 0.5 * dh_partial;
        h_h_out[bin] = 0.5 * hh_partial;
        if (d_h_im_out) d_h_im_out[bin] = 0.5 * dh_im_partial;
    }
#endif
}



// ============================================================================
// Signal-heterodyne (v2 polyphase) -- Stage 2b: IN-KERNEL sparse-FD entry.
//
// Fuses the existing gb_run_fd_wave_tdi machinery (sparse heterodyned rfft)
// with the Stage 2a polyphase + bin-fold pipeline. NO per-source FD storage
// in global memory.
//
// CPU implementation: two-pass for clarity --
//   (1) gb_run_fd_wave_tdi_wrap fills X_het + k_f0 buffers
//   (2) gb_signal_het_get_ll_sparse_wrap consumes those buffers
//
// GPU implementation (Stage 3, the in-model hot path): ONE fused kernel,
// block per candidate binary --
//   (1) gbfd_build_one_source builds the heterodyned FD `tdi_chan` entirely
//       in shared memory (the existing, validated producer);
//   (2) gb_signal_het_consume_one_source reads `tdi_chan` DIRECTLY from
//       shared with fft_order_scale = 1/dt (the fftshift + Riemann 1/dt
//       conversion of the CPU two-pass folded into the read -- numerically
//       the identical multiply), with its fold/c1/r/dr scratch OVERLAID on
//       the amp/phase/phi_ref/get_tdi regions of the build slab, which are
//       dead once the producer returns. `tdi_chan` itself (= X_het) is
//       preserved. Shared budget = max(build slab, tdi_chan end + consumer
//       scratch) -- at defaults this is exactly the existing FD kernel's
//       footprint.
// ============================================================================

#ifdef __CUDACC__
CUDA_KERNEL
void gb_signal_het_get_ll_in_kernel_kernel(
    GBTDIonTheFly *tdi_on_fly,
    double *d_h_out, double *h_h_out,
    cmplx  *c0_sparse_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    double *wdm_window, int *n_sparse_local_arr,
    double *params_cand_all, int *data_index_all,
    int num_bin, int nparams, int f0_idx,
    int Nf, int Nt, int Nf_active,
    int Nt_layer, int N_sparse_t, int stride,
    int ind_min_t, int ind_min_f, int m_active_half_width,
    double layer_df, double dt, double T_obs, double t_start,
    int nchannels, int tdi_type,
    int N_sparse_fd, int log2N,
    double tukey_alpha, double max_r, int project_real,
    size_t consumer_offset, int n_cp_sig,
    double *d_h_im_out)
{
    extern CUDA_SHARED char shared_mem[];
    CUDA_SHARED double d_h_tmp[NUM_THREADS_HERE];
    CUDA_SHARED double h_h_tmp[NUM_THREADS_HERE];

    GBTDIonTheFly tof(tdi_on_fly->orbits, tdi_on_fly->tdi_config,
                      tdi_on_fly->T, tdi_on_fly->t_ref);

    const int M = 2 * m_active_half_width + 1;

    for (int bin_i = BLOCK_START_X; bin_i < num_bin; bin_i += GRID_INCR_X)
    {
        cmplx *tdi_chan = NULL;
        int    kf0      = 0;
        double f0g      = 0.0;
        double dts      = 0.0;
        gbfd_build_one_source(&tof, (void*) shared_mem, params_cand_all,
                              t_start, T_obs,
                              N_sparse_fd, nchannels, nparams, bin_i, log2N,
                              &tdi_chan, &kf0, &f0g, &dts, tukey_alpha, 0.0,
                              n_cp_sig);

        // Consumer scratch: overlay onto the build slab right after
        // tdi_chan (amp/phase/phi_ref/get_tdi scratch are dead now).
        char  *cur    = shared_mem + consumer_offset;
        cmplx *fold_s = (cmplx*) cur;
        cur += (size_t) nchannels * M * Nt_layer * sizeof(cmplx);
        cmplx *c1_s   = (cmplx*) cur;
        cur += (size_t) nchannels * M * N_sparse_t * sizeof(cmplx);
        cmplx *r_s    = (cmplx*) cur;
        cur += (size_t) nchannels * M * N_sparse_t * sizeof(cmplx);
        cmplx *dr_s   = (cmplx*) cur;

        double dh_partial = 0.0, hh_partial = 0.0, dh_im_partial = 0.0;
        gb_signal_het_consume_one_source(
            &dh_partial, &hh_partial,
            tdi_chan, N_sparse_fd, /*fft_order_scale=*/1.0 / dt,
            kf0,
            params_cand_all[(size_t) bin_i * nparams + f0_idx],
            c0_sparse_all, A0_all, A1_all, B0_all, B1_all,
            B0nc_all, B1nc_all,
            wdm_window, n_sparse_local_arr,
            data_index_all[bin_i],
            Nf, Nt, Nf_active,
            Nt_layer, N_sparse_t, stride,
            ind_min_t, ind_min_f,
            m_active_half_width,
            layer_df, dt,
            nchannels, tdi_type,
            max_r, project_real,
            fold_s, c1_s, r_s, dr_s,
            &dh_im_partial);

        const int tid = threadIdx.x;
        d_h_tmp[tid] = dh_partial;
        h_h_tmp[tid] = hh_partial;
        CUDA_SYNC_THREADS;

        const double dh_sum = block_reduce(d_h_tmp);
        const double hh_sum = block_reduce(h_h_tmp);
        // Quadrature reduce RE-STAGES d_h_tmp (its first-pass result is in
        // registers by now): zero extra shared memory, uniform branch, and
        // block_reduce's entry sync is the required barrier before reuse.
        double dh_im_sum = 0.0;
        if (d_h_im_out != nullptr)
        {
            d_h_tmp[tid] = dh_im_partial;
            dh_im_sum = block_reduce(d_h_tmp);
        }
        if (THREAD_ZERO)
        {
            d_h_out[bin_i] = 0.5 * dh_sum;
            h_h_out[bin_i] = 0.5 * hh_sum;
            if (d_h_im_out != nullptr) d_h_im_out[bin_i] = 0.5 * dh_im_sum;
        }
        CUDA_SYNC_THREADS;
    }
}
#endif

void GBComputationGroup::gb_signal_het_get_ll_in_kernel_wrap(
    GBTDIonTheFly *tdi_on_fly,
    double *d_h_out, double *h_h_out,
    cmplx  *c0_sparse_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    double *wdm_window,
    int    *n_sparse_local_arr,
    double *params_cand_all,
    double *params_ref_all,
    int    *data_index_all,
    int     num_bin, int num_data,
    int     nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nt, int Nf_active, int Nt_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    int     m_active_half_width,
    double  layer_df, double dt,
    double  T_obs, double t_start,
    int     nchannels, int tdi_type,
    int     N_sparse_fd, double tukey_alpha, double max_r, int project_real,
    int     n_cp_sig, double *d_h_im_out)
{
    gb_sighet_check_m_half(m_active_half_width);
    // Validate the polyphase divisibility contract in ONE place for both
    // builds: the fold identity `iFFT_Nt sub-sampled at stride == fold mod
    // Nt_layer + iFFT_Nt_layer` requires Nt == Nt_layer * stride exactly.
    if (Nt_layer * stride != Nt) {
        throw std::invalid_argument(
            "[gb_signal_het_get_ll_in_kernel_wrap] Nt_layer * stride != Nt -- "
            "the polyphase fold requires Nt_layer to divide Nt exactly. "
            "Snap nt_layer to a divisor of the WDM Nt.");
    }

#ifdef __CUDACC__
    // Fused single kernel (see the header comment above). Same
    // host->device upload + >48KB shared handling as gb_run_fd_wave_tdi_wrap.
    int log2N = 0;
    {
        int m = N_sparse_fd;
        while ((m & 1) == 0 && m > 1) { m >>= 1; ++log2N; }
        if (m != 1) {
            throw std::invalid_argument(
                "[gb_signal_het_get_ll_in_kernel_wrap] N_sparse_fd must be a "
                "power of two (radix-2 FFT in gbfd_build_one_source).");
        }
    }

    GBTDIonTheFly *gb_host = new GBTDIonTheFly(
        tdi_on_fly->orbits, tdi_on_fly->tdi_config,
        tdi_on_fly->T, tdi_on_fly->t_ref);

    Orbits *d_orbits;
    cudaMalloc(&d_orbits, sizeof(Orbits));
    gpuErrchk(cudaMemcpy(d_orbits, tdi_on_fly->orbits, sizeof(Orbits),
                         cudaMemcpyHostToDevice));

    TDIConfig *d_tdi_config;
    cudaMalloc(&d_tdi_config, sizeof(TDIConfig));
    gpuErrchk(cudaMemcpy(d_tdi_config, tdi_on_fly->tdi_config, sizeof(TDIConfig),
                         cudaMemcpyHostToDevice));

    gb_host->orbits     = d_orbits;
    gb_host->tdi_config = d_tdi_config;

    GBTDIonTheFly *d_gb;
    cudaMalloc(&d_gb, sizeof(GBTDIonTheFly));
    gpuErrchk(cudaMemcpy(d_gb, gb_host, sizeof(GBTDIonTheFly),
                         cudaMemcpyHostToDevice));

    // Shared budget: the build slab, with the consumer scratch OVERLAID on
    // the dead post-tdi_chan region. consumer_offset = end of tdi_chan
    // within gbfd_build_one_source's carve (params + t_arr + tdi_chan).
    const int    M_here = 2 * m_active_half_width + 1;
    const size_t consumer_offset =
          (size_t) N_PARAMS_MAX * sizeof(double)
        + (size_t) N_sparse_fd * sizeof(double)
        + (size_t) nchannels * N_sparse_fd * sizeof(cmplx);
    const size_t consumer_bytes =
        ((size_t) nchannels * M_here * Nt_layer
         + 3 * (size_t) nchannels * M_here * N_sparse_t) * sizeof(cmplx);
    const int build_bytes =
        tdi_on_fly->get_gb_fd_buffer_size(N_sparse_fd, nchannels, n_cp_sig);
    int shared_bytes = build_bytes;
    if ((int) (consumer_offset + consumer_bytes) > shared_bytes)
        shared_bytes = (int) (consumer_offset + consumer_bytes);

    if (shared_bytes > 48 * 1024)
    {
        cudaFuncSetAttribute(
            gb_signal_het_get_ll_in_kernel_kernel,
            cudaFuncAttributeMaxDynamicSharedMemorySize,
            shared_bytes);
    }

    gb_signal_het_get_ll_in_kernel_kernel<<<num_bin, NUM_THREADS_HERE,
                                            shared_bytes>>>(
        d_gb, d_h_out, h_h_out,
        c0_sparse_all, A0_all, A1_all, B0_all, B1_all,
        B0nc_all, B1nc_all,
        wdm_window, n_sparse_local_arr,
        params_cand_all, data_index_all,
        num_bin, nparams, f0_idx,
        Nf, Nt, Nf_active,
        Nt_layer, N_sparse_t, stride,
        ind_min_t, ind_min_f, m_active_half_width,
        layer_df, dt, T_obs, t_start,
        nchannels, tdi_type,
        N_sparse_fd, log2N,
        tukey_alpha, max_r, project_real,
        consumer_offset, n_cp_sig, d_h_im_out);

    cudaDeviceSynchronize();
    gpuErrchk(cudaGetLastError());

    gpuErrchk(cudaFree(d_orbits));
    gpuErrchk(cudaFree(d_tdi_config));
    gpuErrchk(cudaFree(d_gb));
    delete gb_host;

    (void) params_ref_all; (void) fdot_idx; (void) num_data; (void) Nt_active;
    return;
#else

    std::vector<cmplx>  X_het_raw((size_t) num_bin * nchannels * N_sparse_fd);
    std::vector<int>    k_f0_buf(num_bin);
    std::vector<double> f0_grid_buf(num_bin);

    gb_run_fd_wave_tdi_wrap(
        tdi_on_fly,
        X_het_raw.data(), k_f0_buf.data(), f0_grid_buf.data(),
        params_cand_all, t_start, T_obs,
        N_sparse_fd, num_bin, nparams, nchannels,
        tukey_alpha, n_cp_sig);

    // Convert gb_run_fd_wave_tdi output to the centered-slice / dense-rfft
    // convention that gb_signal_het_get_ll_sparse_wrap expects:
    //   * raw layout: X_het_raw[b,c,m_fft] = FFT-order, carrier-removed
    //     sparse FFT, scaled by 0.5*dts where dts = T_obs/N_sparse_fd.
    //   * target:     X_het[b,c,i] = dense_rfft(Tukey*td)[k_f0 + (i - half_NS)],
    //                  i.e. centered slice of the absolute (carrier-intact)
    //                  dense rfft.
    // The continuous-FT representations differ by a 0.5 factor that is
    // already absorbed in the raw 0.5*dts scale, leaving only the
    // sparse-to-dense Riemann conversion (1/dt) and the FFT-order ->
    // centered-slice reordering (an fftshift). Both signals share the
    // t_start time origin so there is no extra linear-phase factor.
    // Empirical bin-by-bin agreement is ~1% (Tukey vs no-window edge bias)
    // which the polyphase fold averages out at the inner-product level.
    std::vector<cmplx> X_het((size_t) num_bin * nchannels * N_sparse_fd);
    const int    half_NS = N_sparse_fd / 2;
    const double dt_inv  = 1.0 / dt;
    for (int b = 0; b < num_bin; ++b) {
        for (int c = 0; c < nchannels; ++c) {
            const size_t base = ((size_t) b * nchannels + c) * N_sparse_fd;
            for (int i = 0; i < N_sparse_fd; ++i) {
                const int m_signed = i - half_NS;
                const int m_fft    = (m_signed >= 0)
                                         ? m_signed
                                         : (m_signed + N_sparse_fd);
                X_het[base + i] = X_het_raw[base + m_fft] * dt_inv;
            }
        }
    }

    this->gb_signal_het_get_ll_sparse_wrap(
        d_h_out, h_h_out,
        X_het.data(), k_f0_buf.data(),
        c0_sparse_all,
        A0_all, A1_all, B0_all, B1_all,
        B0nc_all, B1nc_all,
        wdm_window, n_sparse_local_arr,
        params_cand_all, params_ref_all, data_index_all,
        num_bin, num_data,
        nparams, f0_idx, fdot_idx,
        Nf, Nt, Nf_active, Nt_active,
        Nt_layer, N_sparse_t, stride,
        ind_min_t, ind_min_f,
        m_active_half_width,
        layer_df, dt,
        nchannels, tdi_type,
        N_sparse_fd, max_r, project_real, d_h_im_out);
#endif
}


// ============================================================================
// Signal-heterodyne (v2 polyphase) -- REFERENCE PRODUCER.
//
// Emits the reference WDM c0 FROM THE BACKEND (replaces the Python polyphase
// _compute_sparse_complex_wdm). Runs gb_run_fd_wave_tdi on the REFERENCE params,
// then the SAME polyphase fold + iFFT as gb_signal_het_get_ll_sparse_wrap, but
// over ALL window layers and at BOTH the sparse grid (c0_sparse_out, consumed
// by get_ll) and full Nt resolution (c0_dense_out, consumed by the bin-fold /
// fill_global).
//
// GPU implementation (setup path, once per in-model block + drift refresh):
//   (1) gb_run_fd_wave_tdi_wrap (already GPU) -> X_het_raw / k_f0 in a
//       transient device buffer;
//   (2) gb_signal_het_make_reference_kernel: one block per
//       (d, c, m_local) triple; blocks outside the reference's +-window
//       exit immediately (outputs pre-zeroed with cudaMemset, matching the
//       CPU std::fill contract). Each block mirrors the CPU loops: the
//       raw->centered fftshift + 1/dt conversion is folded into the shared
//       X-window load; the sparse fold uses the same gather-by-slot order
//       (increasing j) and the same centered-j_off prephase; the dense iDFT
//       uses the same length-Nt twiddle table (built cooperatively in
//       shared) with the natural-j prephase and NO (-1)^n -- the two
//       distinct conventions of the CPU implementation, kept exactly.
// ============================================================================

#ifdef __CUDACC__
// One-shot fill of the length-Nt twiddle table in GLOBAL memory -- the SAME
// expression, per k, as the make_reference kernel's cooperative shared fill,
// so the fallback consumes identical table values. Launched by the wrap only
// when the full shared carve does not fit the device (see the wrap).
CUDA_KERNEL
void gb_sighet_fill_twiddle_kernel(cmplx *tw, int Nt)
{
    const double TWO_PI = 2.0 * M_PI;
    const cmplx  I_c    = cmplx(0.0, 1.0);
    for (int k = blockIdx.x * blockDim.x + threadIdx.x; k < Nt;
         k += gridDim.x * blockDim.x)
        tw[k] = gcmplx::exp(I_c * (TWO_PI * (double) k / (double) Nt));
}


CUDA_KERNEL
void gb_signal_het_make_reference_kernel(
    cmplx  *c0_sparse_out,
    cmplx  *c0_dense_out,
    cmplx  *X_het_raw,          // (num_data, nch, N_sparse_fd) FFT-order
    int    *k_f0_buf,           // (num_data,)
    double *wdm_window,
    int    *n_sparse_local_arr,
    const int *w_lo_arr,        // (num_data,) per-ref ACTIVE-LOCAL window
                                // start: ref d's compact Nf_active-wide
                                // output slab has effective origin
                                // ind_min_f + w_lo_arr[d]. All-zeros
                                // reproduces the shared-origin behavior.
    int     num_data,
    int     Nf, int Nt, int Nf_active, int Nt_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    double  dt,
    int     nchannels,
    int     N_sparse_fd,
    cmplx  *tw_global)          // non-null: pre-filled length-Nt twiddle
                                // table in GLOBAL memory (the tw[Nt] shared
                                // slab is then not carved) -- the wrap's
                                // fallback when (Nt + N_sparse_fd +
                                // Nt_layer) * 16 exceeds the device's
                                // shared-memory opt-in limit (Nt = 16800 at
                                // 23 mo -> 287 KB > any device). Same
                                // values, same reads; L2 serves the reuse.
{
    extern CUDA_SHARED char shared_mem[];

    const double TWO_PI  = 2.0 * M_PI;
    const cmplx  I_c     = cmplx(0.0, 1.0);
    const int    half_Nt = Nt / 2;
    const int    half_NS = N_sparse_fd / 2;
    const double kappa   = 2.0 * sqrt(M_PI * dt) / (double) Nf;
    const int    n_start = ind_min_t + n_sparse_local_arr[0];
    const double dt_inv  = 1.0 / dt;

    // Shared carve: tw[Nt] twiddle table (shared mode only) +
    // Xw[N_sparse_fd] windowed X-slice + fold_s[Nt_layer] sparse fold.
    char  *cur    = shared_mem;
    cmplx *tw;
    if (tw_global != nullptr) {
        tw = tw_global;
    } else {
        tw = (cmplx*) cur;  cur += (size_t) Nt * sizeof(cmplx);
    }
    cmplx *Xw     = (cmplx*) cur;  cur += (size_t) N_sparse_fd * sizeof(cmplx);
    cmplx *fold_s = (cmplx*) cur;

    const long n_blocks = (long) num_data * nchannels * Nf_active;
    for (long blk = BLOCK_START_X; blk < n_blocks; blk += GRID_INCR_X)
    {
        const int d       = (int) (blk / ((long) nchannels * Nf_active));
        const int c       = (int) ((blk / Nf_active) % nchannels);
        const int m_local = (int) (blk % Nf_active);

        const int k_f0 = k_f0_buf[d];
        // Same +-1-layer-slack window as the CPU loop (truncating integer
        // division kept verbatim).
        const int ind_min_f_d = ind_min_f + w_lo_arr[d];
        const int m_lo = max(0, (k_f0 - half_NS) / half_Nt - 1 - ind_min_f_d);
        const int m_hi = min(Nf_active - 1,
                             (k_f0 + half_NS - 1) / half_Nt + 1 - ind_min_f_d);
        if (m_local < m_lo || m_local > m_hi) continue;

        const int m_global = ind_min_f_d + m_local;
        const int j_base   = k_f0 - half_NS + half_Nt - m_global * half_Nt;

        // Any nonzero fold input at all? (CPU nz_j-emptiness guard.)
        // j range intersect [0, Nt): i in [i_lo, i_hi].
        const int i_lo = (j_base < 0) ? -j_base : 0;
        const int i_hi = ((j_base + N_sparse_fd) > Nt ? Nt - j_base
                                                      : N_sparse_fd) - 1;
        if (i_lo > i_hi) continue;

        // ---- cooperative shared setup --------------------------------
        // (global-tw mode: the table is pre-filled by
        // gb_sighet_fill_twiddle_kernel with the SAME expression; skip.)
        for (int k = THREAD_START_X; (tw_global == nullptr) && k < Nt;
             k += BLOCK_INCR_X)
            tw[k] = gcmplx::exp(I_c * (TWO_PI * (double) k / (double) Nt));
        // Xw[i] = centered/scaled X * window at j = j_base + i (zero
        // outside the valid j range or where the raw X is zero).
        for (int i = THREAD_START_X; i < N_sparse_fd; i += BLOCK_INCR_X)
        {
            cmplx v(0.0, 0.0);
            const int j = j_base + i;
            if (j >= 0 && j < Nt)
            {
                const int m_signed = i - half_NS;
                const int m_fft    = (m_signed >= 0) ? m_signed
                                                     : (m_signed + N_sparse_fd);
                const cmplx Xi = X_het_raw[((size_t) d * nchannels + c)
                                           * N_sparse_fd + m_fft] * dt_inv;
                if (!(Xi.real() == 0.0 && Xi.imag() == 0.0))
                    v = Xi * wdm_window[j];
            }
            Xw[i] = v;
        }
        // REQUIRED barrier: the fold below is a GATHER -- thread rr reads
        // Xw[j - j_base] for every j = rr + q*Nt_layer, i.e. entries written
        // by OTHER threads in the loops above (and tw[] likewise). Without
        // this sync those reads race the writes and pick up stale/uninitialized
        // shared memory, which propagates into fold_s -> c0_sparse_out.
        //
        // The dense iDFT further down was already safe by accident: it reads
        // the same Xw/tw but only AFTER the fold's trailing sync. That is why
        // the bug showed up as c0_sparse_out garbage while c0_dense_out (and
        // therefore every A0/A1/B0/B1/B0nc/B1nc coefficient derived from it)
        // compared clean against the CPU.
        CUDA_SYNC_THREADS;
        // Sparse fold: gather per slot rr over j = rr + q*Nt_layer
        // (increasing j = the CPU's increasing-i summation order), with
        // the CPU's centered-j_off prephase.
        for (int rr = THREAD_START_X; rr < Nt_layer; rr += BLOCK_INCR_X)
        {
            cmplx acc(0.0, 0.0);
            for (int j = rr; j < Nt; j += Nt_layer)
            {
                const int i = j - j_base;
                if (i < 0 || i >= N_sparse_fd) continue;
                const cmplx w = Xw[i];
                if (w.real() == 0.0 && w.imag() == 0.0) continue;
                const int    j_off = j - half_Nt;
                const cmplx  ph_s  = gcmplx::exp(I_c * (TWO_PI * (double) j_off
                                        * (double) n_start / (double) Nt));
                acc += w * ph_s;
            }
            fold_s[rr] = acc;
        }
        CUDA_SYNC_THREADS;

        // ---- SPARSE iFFT (length Nt_layer, N_sparse_t outputs) -------
        for (int n_layer = THREAD_START_X; n_layer < N_sparse_t;
             n_layer += BLOCK_INCR_X)
        {
            cmplx acc(0.0, 0.0);
            for (int rr = 0; rr < Nt_layer; ++rr)
                acc += fold_s[rr] * gcmplx::exp(I_c * (TWO_PI * (double) rr
                                    * (double) n_layer / (double) Nt_layer));
            acc *= (1.0 / (double) Nt_layer);
            const int    n_global   = n_start + n_layer * stride;
            const double sign_scale = ((n_global & 1) ? -1.0 : 1.0)
                                      / (double) stride;
            const int    m_plus_n   = (m_global + n_global) & 1;
            const cmplx  conj_cmn   = (m_plus_n == 0) ? cmplx(1.0, 0.0)
                                                      : cmplx(0.0, -1.0);
            const double sign_mn    = (((m_global + 1) * n_global) & 1)
                                          ? -1.0 : 1.0;
            c0_sparse_out[(((size_t) d * nchannels + c) * Nf_active + m_local)
                          * N_sparse_t + n_layer]
                = acc * sign_scale * (kappa * sign_mn * conj_cmn);
        }

        // ---- DENSE iDFT (Nt_active outputs, origin ind_min_t) --------
        // CPU convention: fold_d[j] = Xw[i] * twn(j * ind_min_t), then
        // acc = sum_j fold_d[j] * twn(j * n); natural-j prephase, no
        // (-1)^n. Summation over increasing j = increasing i.
        for (int n = THREAD_START_X; n < Nt_active; n += BLOCK_INCR_X)
        {
            cmplx acc(0.0, 0.0);
            for (int i = i_lo; i <= i_hi; ++i)
            {
                const cmplx w = Xw[i];
                if (w.real() == 0.0 && w.imag() == 0.0) continue;
                const long j = (long) (j_base + i);
                long a1 = (j * (long) ind_min_t) % Nt; if (a1 < 0) a1 += Nt;
                long a2 = (j * (long) n) % Nt;         if (a2 < 0) a2 += Nt;
                acc += w * tw[a1] * tw[a2];
            }
            acc *= (1.0 / (double) Nt);
            const int    n_global = ind_min_t + n;
            const int    m_plus_n = (m_global + n_global) & 1;
            const cmplx  conj_cmn = (m_plus_n == 0) ? cmplx(1.0, 0.0)
                                                    : cmplx(0.0, -1.0);
            const double sign_mn  = (((m_global + 1) * n_global) & 1)
                                        ? -1.0 : 1.0;
            c0_dense_out[(((size_t) d * nchannels + c) * Nf_active + m_local)
                         * Nt_active + n]
                = acc * (kappa * sign_mn * conj_cmn);
        }
        CUDA_SYNC_THREADS;
    }
}
#endif

void GBComputationGroup::gb_signal_het_make_reference_wrap(
    GBTDIonTheFly *tdi_on_fly,
    cmplx  *c0_sparse_out,
    cmplx  *c0_dense_out,
    double *wdm_window,
    int    *n_sparse_local_arr,
    int    *w_lo_arr,
    double *params_ref_all,
    int     num_data,
    int     nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nt, int Nf_active, int Nt_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    double  layer_df, double dt,
    double  T_obs, double t_start,
    int     nchannels,
    int     N_sparse_fd, double tukey_alpha, int n_cp_sig)
{
    (void) f0_idx; (void) fdot_idx; (void) layer_df;

    if (Nt_layer * stride != Nt) {
        throw std::invalid_argument(
            "[gb_signal_het_make_reference_wrap] Nt_layer * stride != Nt -- "
            "the polyphase fold requires Nt_layer to divide Nt exactly. "
            "Snap nt_layer to a divisor of the WDM Nt.");
    }

#ifdef __CUDACC__
    // GPU path — its own block scope so locals (n_sparse_tot, n_dense_tot, ...)
    // don't collide with the identically-named CPU-tail locals below: nvcc also
    // compiles the CPU tail as (unreachable) host code after the early return,
    // and both branches share the function scope otherwise.
    {
    {
        int m = N_sparse_fd;
        while ((m & 1) == 0 && m > 1) m >>= 1;
        if (m != 1) {
            throw std::invalid_argument(
                "[gb_signal_het_make_reference_wrap] N_sparse_fd must be a "
                "power of two (radix-2 FFT in gbfd_build_one_source).");
        }
    }

    // Shared budget: (Nt + N_sparse_fd + Nt_layer) * 16 B. The tw[Nt]
    // twiddle table dominates and made this launch the HARD T_obs ceiling
    // of the whole sig-het family (Nt = 16800 at the 23-month grid ->
    // 287 KB, over EVERY device's opt-in limit; the old code then died as
    // a bare post-launch GPUassert). tw depends only on (k, Nt) -- every
    // block builds the identical table -- so when the full carve does not
    // fit, it moves to GLOBAL memory: gb_sighet_fill_twiddle_kernel fills
    // it once with the same per-k expression and every block reads it
    // through L2 (~Nt*16 B, comfortably cached; the build runs once per
    // block/re-anchor, not per candidate). Devices where the full carve
    // FITS keep the historical all-shared launch, bit-for-bit.
    //   (An earlier TODO here proposed host-side batched cuFFT as the
    //   ceiling lift; the global-tw fallback achieves the capacity without
    //   restructuring the transforms, and keeps the fold/iDFT summation
    //   orders untouched. Decided BEFORE the transient allocations below so
    //   an over-budget config throws without leaking device buffers.)
    const size_t shared_full = ((size_t) Nt + (size_t) N_sparse_fd
                                + (size_t) Nt_layer) * sizeof(cmplx);
    const size_t shared_slim = ((size_t) N_sparse_fd
                                + (size_t) Nt_layer) * sizeof(cmplx);
    cmplx *d_tw = nullptr;
    size_t shared_bytes = shared_full;
    const bool tw_fits_shared = gb_sighet_try_request_shared(
        gb_signal_het_make_reference_kernel, shared_full);
    if (!tw_fits_shared)
    {
        gb_sighet_request_shared(
            gb_signal_het_make_reference_kernel, shared_slim,
            "gb_signal_het_make_reference",
            "Even the slim carve (N_sparse_fd + Nt_layer complex doubles, "
            "twiddle table already in global memory) does not fit; lower "
            "SIGHET_N_SPARSE_FD and/or SIGHET_NT_LAYER.");
        shared_bytes = shared_slim;
        gpuErrchk(cudaMalloc(&d_tw, (size_t) Nt * sizeof(cmplx)));
        gb_sighet_fill_twiddle_kernel<<<
            (Nt + NUM_THREADS_HERE - 1) / NUM_THREADS_HERE,
            NUM_THREADS_HERE>>>(d_tw, Nt);
        gpuErrchk(cudaGetLastError());
    }

    // (1) FD-heterodyne of the reference sources -- transient device buffers.
    cmplx  *d_X_het_raw;
    int    *d_k_f0;
    double *d_f0_grid;
    gpuErrchk(cudaMalloc(&d_X_het_raw,
        (size_t) num_data * nchannels * N_sparse_fd * sizeof(cmplx)));
    gpuErrchk(cudaMalloc(&d_k_f0, (size_t) num_data * sizeof(int)));
    gpuErrchk(cudaMalloc(&d_f0_grid, (size_t) num_data * sizeof(double)));

    gb_run_fd_wave_tdi_wrap(
        tdi_on_fly,
        d_X_het_raw, d_k_f0, d_f0_grid,
        params_ref_all, t_start, T_obs,
        N_sparse_fd, num_data, nparams, nchannels,
        tukey_alpha, n_cp_sig);

    // (2) fold + iFFT/iDFT kernel. Pre-zero the outputs (the CPU branch's
    // std::fill contract; window-external blocks never write).
    const size_t n_sparse_tot = (size_t) num_data * nchannels
                                * Nf_active * N_sparse_t;
    const size_t n_dense_tot  = (size_t) num_data * nchannels
                                * Nf_active * Nt_active;
    gpuErrchk(cudaMemset(c0_sparse_out, 0, n_sparse_tot * sizeof(cmplx)));
    gpuErrchk(cudaMemset(c0_dense_out,  0, n_dense_tot  * sizeof(cmplx)));

    const long n_blocks = (long) num_data * nchannels * Nf_active;
    const int  grid_x   = (int) ((n_blocks < 65535L) ? n_blocks : 65535L);
    gb_signal_het_make_reference_kernel<<<grid_x, NUM_THREADS_HERE,
                                          shared_bytes>>>(
        c0_sparse_out, c0_dense_out,
        d_X_het_raw, d_k_f0,
        wdm_window, n_sparse_local_arr, w_lo_arr,
        num_data,
        Nf, Nt, Nf_active, Nt_active,
        Nt_layer, N_sparse_t, stride,
        ind_min_t, ind_min_f,
        dt,
        nchannels,
        N_sparse_fd,
        d_tw);

    cudaDeviceSynchronize();
    gpuErrchk(cudaGetLastError());

    if (d_tw != nullptr) gpuErrchk(cudaFree(d_tw));
    gpuErrchk(cudaFree(d_X_het_raw));
    gpuErrchk(cudaFree(d_k_f0));
    gpuErrchk(cudaFree(d_f0_grid));
    return;
    }  // end GPU-path block scope
#endif

    const double TWO_PI  = 2.0 * M_PI;
    const cmplx  I_c     = cmplx(0.0, 1.0);
    const int    half_Nt = Nt / 2;
    const int    half_NS = N_sparse_fd / 2;
    const double kappa   = 2.0 * std::sqrt(M_PI * dt) / (double) Nf;
    const int    n_start = ind_min_t + n_sparse_local_arr[0];   // sparse grid origin

    // length-Nt twiddle table exp(i 2pi k / Nt): reused for the dense prephase +
    // dense iFFT so the O(Nt^2) dense transform avoids per-element gcmplx::exp.
    std::vector<cmplx> tw(Nt);
    for (int k = 0; k < Nt; ++k)
        tw[k] = gcmplx::exp(I_c * (TWO_PI * (double) k / (double) Nt));
    auto twn = [&](long a) -> cmplx { long m = a % Nt; if (m < 0) m += Nt; return tw[m]; };

    // (1) FD-heterodyne of the REFERENCE sources via the chunked-het front-end.
    std::vector<cmplx>  X_het_raw((size_t) num_data * nchannels * N_sparse_fd);
    std::vector<int>    k_f0_buf(num_data);
    std::vector<double> f0_grid_buf(num_data);
    gb_run_fd_wave_tdi_wrap(
        tdi_on_fly,
        X_het_raw.data(), k_f0_buf.data(), f0_grid_buf.data(),
        params_ref_all, t_start, T_obs,
        N_sparse_fd, num_data, nparams, nchannels,
        tukey_alpha, n_cp_sig);

    // (2) fftshift + 1/dt -> centered absolute-rfft slice (matches get_ll path).
    std::vector<cmplx> X_het((size_t) num_data * nchannels * N_sparse_fd);
    const double dt_inv = 1.0 / dt;
    for (int d = 0; d < num_data; ++d)
        for (int c = 0; c < nchannels; ++c) {
            const size_t base = ((size_t) d * nchannels + c) * N_sparse_fd;
            for (int i = 0; i < N_sparse_fd; ++i) {
                const int m_signed = i - half_NS;
                const int m_fft = (m_signed >= 0) ? m_signed : (m_signed + N_sparse_fd);
                X_het[base + i] = X_het_raw[base + m_fft] * dt_inv;
            }
        }

    // (3) polyphase fold + iDFT, restricted per reference to the layers whose
    // +-half_Nt bin window intersects the sparse band
    // [k_f0 - half_NS, k_f0 + half_NS - 1]. Every other layer folds pure
    // zeros, so skipping it (and pre-zeroing the outputs) is exact. Within a
    // window layer, fold_d is nonzero only at the <= N_sparse_fd folded bins
    // (nz_j, collected in increasing j = same summation order as a full
    // 0..Nt-1 sweep), and each sparse bin lands in exactly TWO layer windows
    // (window width Nt, layer stride half_Nt), so the dense iDFT totals
    // O(2 * N_sparse_fd * Nt_active) per (d, c) instead of the previous
    // O(Nf_active * Nt * Nt_active) full sweep.
    const size_t n_sparse_tot = (size_t) num_data * nchannels * Nf_active * N_sparse_t;
    const size_t n_dense_tot  = (size_t) num_data * nchannels * Nf_active * Nt_active;
    std::fill(c0_sparse_out, c0_sparse_out + n_sparse_tot, cmplx(0.0, 0.0));
    std::fill(c0_dense_out,  c0_dense_out  + n_dense_tot,  cmplx(0.0, 0.0));

    std::vector<cmplx> fold_s(Nt_layer);
    std::vector<cmplx> fold_d(Nt);
    std::vector<int>   nz_j;
    nz_j.reserve(N_sparse_fd);
    for (int d = 0; d < num_data; ++d) {
        const int k_f0 = k_f0_buf[d];
        // conservative +-1-layer slack; slack layers fold nothing and are
        // skipped by the nz_j emptiness guard below.
        const int ind_min_f_d = ind_min_f + w_lo_arr[d];
        const int m_lo = std::max(0, (k_f0 - half_NS) / half_Nt - 1 - ind_min_f_d);
        const int m_hi = std::min(Nf_active - 1,
                                  (k_f0 + half_NS - 1) / half_Nt + 1 - ind_min_f_d);
        for (int c = 0; c < nchannels; ++c) {
            const cmplx *X_chan = X_het.data() + ((size_t) d * nchannels + c) * N_sparse_fd;
            for (int m_local = m_lo; m_local <= m_hi; ++m_local) {
                const int m_global = ind_min_f_d + m_local;
                std::fill(fold_s.begin(), fold_s.end(), cmplx(0.0, 0.0));
                for (int jj : nz_j) fold_d[jj] = cmplx(0.0, 0.0);
                nz_j.clear();
                // fold the N_sparse_fd nonzero bins into BOTH the sparse (mod
                // Nt_layer) and dense (index j) accumulators, each with its own
                // prephase origin (n_start for sparse, ind_min_t for dense).
                for (int i = 0; i < N_sparse_fd; ++i) {
                    const cmplx Xi = X_chan[i];
                    if (Xi.real() == 0.0 && Xi.imag() == 0.0) continue;
                    const int k_abs = k_f0 + (i - half_NS);
                    const int j = k_abs - m_global * half_Nt + half_Nt;
                    if (j < 0 || j >= Nt) continue;
                    const int    j_off = j - half_Nt;
                    const double win   = wdm_window[j];
                    const cmplx  ph_s  = gcmplx::exp(I_c * (TWO_PI * (double) j_off
                                                    * (double) n_start / (double) Nt));
                    fold_s[j % Nt_layer] += Xi * win * ph_s;
                    // DENSE uses the transform (Python _compute_sparse_complex_wdm)
                    // convention: NATURAL-index prephase (j, not centered j_off) +
                    // sign_scale = 1/stride with NO (-1)^n_global. (The get_ll sparse
                    // convention above -- j_off + (-1)^n_global -- is equivalent ONLY on
                    // the always-odd sparse grid, so it must NOT be reused for the dense
                    // full-Nt grid; doing so adds a spurious (-1)^n.)
                    fold_d[j]            += Xi * win * twn((long) j * (long) ind_min_t);
                    nz_j.push_back(j);   // j strictly increasing in i, no dups
                }
                if (nz_j.empty()) continue;   // outputs stay pre-zeroed
                // SPARSE iFFT (length Nt_layer, N_sparse_t outputs).
                for (int n_layer = 0; n_layer < N_sparse_t; ++n_layer) {
                    cmplx acc(0.0, 0.0);
                    for (int rr = 0; rr < Nt_layer; ++rr)
                        acc += fold_s[rr] * gcmplx::exp(I_c * (TWO_PI * (double) rr
                                            * (double) n_layer / (double) Nt_layer));
                    acc *= (1.0 / (double) Nt_layer);
                    const int    n_global   = n_start + n_layer * stride;
                    const double sign_scale = ((n_global & 1) ? -1.0 : 1.0) / (double) stride;
                    const int    m_plus_n   = (m_global + n_global) & 1;
                    const cmplx  conj_cmn   = (m_plus_n == 0) ? cmplx(1.0, 0.0) : cmplx(0.0, -1.0);
                    const double sign_mn    = (((m_global + 1) * n_global) & 1) ? -1.0 : 1.0;
                    c0_sparse_out[(((size_t) d * nchannels + c) * Nf_active + m_local)
                                  * N_sparse_t + n_layer] = acc * sign_scale * (kappa * sign_mn * conj_cmn);
                }
                // DENSE iDFT (Nt_active outputs, origin ind_min_t) over the
                // folded bins only -- all other fold_d entries are exact zeros.
                for (int n = 0; n < Nt_active; ++n) {
                    cmplx acc(0.0, 0.0);
                    for (int jj : nz_j)
                        acc += fold_d[jj] * twn((long) jj * (long) n);
                    acc *= (1.0 / (double) Nt);       // 1/Nt = (1/Nt_layer)*(1/stride), stride_dense=1
                    const int    n_global   = ind_min_t + n;
                    const int    m_plus_n   = (m_global + n_global) & 1;
                    const cmplx  conj_cmn   = (m_plus_n == 0) ? cmplx(1.0, 0.0) : cmplx(0.0, -1.0);
                    const double sign_mn    = (((m_global + 1) * n_global) & 1) ? -1.0 : 1.0;
                    // no (-1)^n_global for the dense grid (transform convention).
                    c0_dense_out[(((size_t) d * nchannels + c) * Nf_active + m_local)
                                 * Nt_active + n] = acc * (kappa * sign_mn * conj_cmn);
                }
            }
        }
    }
}


// ============================================================================
// Signal-heterodyne (v2 polyphase) -- fill_global path.
// ============================================================================
//
// Same FD generation + polyphase + r_sparse machinery as
// gb_signal_het_get_ll_sparse_wrap, but instead of bin-folding r against
// precomputed A0/A1/B0/B1 to produce <d|h>/<h|h>, we reconstruct the dense
// candidate WDM template via the heterodyne identity:
//
//   1. r_sparse(c, m_active, n_sparse) = c1_sparse / c0_sparse
//   2. r_demod_sparse = r_sparse * exp(-i * phase_pred(n_sparse))
//      where phase_pred(t) = 2pi Df0 t + pi Dfdot t^2 from
//      params_cand - params_ref (the KNOWN analytic carrier).
//   3. Linear interpolate r_demod onto dense n.
//   4. r_dense = r_demod_dense * exp(+i * phase_pred(n_dense))  -- re-rotated.
//   5. c1_dense = r_dense * c0_dense_complex  (full active band).
//   6. template_fill[data_idx, c, m_global, n_global] += factor * Re(c1_dense)
//
// c0_dense_complex_all is shape (num_data, nch, Nf_active, Nt_active);
// template_fill is shape (num_data, nch, Nf, Nt) and is accumulated into
// (caller pre-zeroes / atomic-adds to support multiple binaries colliding
// at the same WDM pixel).
// ============================================================================

void GBComputationGroup::gb_signal_het_fill_global_sparse_wrap(
    double *template_fill,
    cmplx  *X_het_all, int *k_f0_all,
    cmplx  *c0_sparse_all,
    cmplx  *c0_dense_complex_all,
    double *wdm_window, int *n_sparse_local_arr,
    double *params_cand_all, double *params_ref_all,
    double *factors_all,
    int    *data_index_all,
    int     num_bin, int num_data,
    int     nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nt, int Nf_active, int Nt_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    int     m_active_half_width,
    double  layer_df, double dt,
    int     nchannels,
    int     N_sparse_fd, double max_r)
{
    gb_sighet_check_m_half(m_active_half_width);
    (void) num_data;

#ifdef __CUDACC__
    throw std::runtime_error(
        "[gb_signal_het_fill_global_sparse_wrap] GPU implementation is a TODO -- the v2 signal-het CUDA "
        "kernels are not implemented yet. Construct the Python class with "
        "force_backend=\"cpu\" until then. (Silent zero-return previously "
        "masqueraded as a successful call -- see the audit at GBGPU 2026-06-06.)");
#endif

    const int M = 2 * m_active_half_width + 1;
    const int Nf_active_idx_max = Nf_active - 1;
    const double FLOOR_EPS = 1e-12;
    const double TWO_PI = 2.0 * M_PI;
    const cmplx I_c = cmplx(0.0, 1.0);
    const int   half_Nt = Nt / 2;
    const int   half_NS = N_sparse_fd / 2;
    const double kappa = 2.0 * std::sqrt(M_PI * dt) / (double) Nf;
    const int   n_start = ind_min_t + n_sparse_local_arr[0];
    const double layer_dt = (double) Nf * dt;

    std::vector<cmplx> fold((size_t) nchannels * M * Nt_layer);
    std::vector<cmplx> c1_sparse((size_t) nchannels * M * N_sparse_t);
    std::vector<cmplx> r_sparse((size_t)  nchannels * M * N_sparse_t);

    for (int bin = 0; bin < num_bin; ++bin) {
        const double f0_cand   = params_cand_all[(size_t) bin * nparams + f0_idx];
        const double fdot_cand = params_cand_all[(size_t) bin * nparams + fdot_idx];
        const int    m_floor   = (int) std::floor(f0_cand / layer_df);
        int m_active[GB_SIGHET_M_ACTIVE_MAX];
        for (int im = 0; im < M; ++im) {
            int m_g = m_floor + (im - m_active_half_width);
            if (m_g < ind_min_f) m_g = ind_min_f;
            if (m_g > ind_min_f + Nf_active_idx_max) m_g = ind_min_f + Nf_active_idx_max;
            m_active[im] = m_g;
        }
        const int    data_idx = data_index_all[bin];
        const int    k_f0     = k_f0_all[bin];
        const double factor   = factors_all[bin];

        const double f0_ref   = params_ref_all[(size_t) data_idx * nparams + f0_idx];
        const double fdot_ref = params_ref_all[(size_t) data_idx * nparams + fdot_idx];
        const double Df0      = f0_cand   - f0_ref;
        const double Dfdot    = fdot_cand - fdot_ref;

        // ---- Polyphase fold + iFFT + c1_sparse (identical to Stage 2a) ----
        std::fill(fold.begin(), fold.end(), cmplx(0.0, 0.0));
        for (int c = 0; c < nchannels; ++c) {
            const cmplx *X_chan = X_het_all + (size_t) bin * nchannels * N_sparse_fd
                                            + (size_t) c * N_sparse_fd;
            for (int i = 0; i < N_sparse_fd; ++i) {
                const cmplx Xi = X_chan[i];
                if (Xi.real() == 0.0 && Xi.imag() == 0.0) continue;
                const int k_abs = k_f0 + (i - half_NS);
                for (int im = 0; im < M; ++im) {
                    const int j = k_abs - m_active[im] * half_Nt + half_Nt;
                    if (j < 0 || j >= Nt) continue;
                    const int j_off = j - half_Nt;
                    const double phase_arg = TWO_PI * (double) j_off
                                             * (double) n_start / (double) Nt;
                    const cmplx prephase = gcmplx::exp(I_c * phase_arg);
                    const cmplx weighted = Xi * wdm_window[j] * prephase;
                    const int r = j % Nt_layer;
                    fold[(size_t) c * M * Nt_layer
                       + (size_t) im * Nt_layer + r] += weighted;
                }
            }
        }

        for (int c = 0; c < nchannels; ++c) {
            for (int im = 0; im < M; ++im) {
                const cmplx *fold_cm = fold.data()
                    + (size_t) c * M * Nt_layer + (size_t) im * Nt_layer;
                for (int n_layer = 0; n_layer < N_sparse_t; ++n_layer) {
                    cmplx acc(0.0, 0.0);
                    for (int rr = 0; rr < Nt_layer; ++rr) {
                        const double pa = TWO_PI * (double) rr
                                          * (double) n_layer / (double) Nt_layer;
                        acc += fold_cm[rr] * gcmplx::exp(I_c * pa);
                    }
                    acc *= (1.0 / (double) Nt_layer);
                    const int n_global = n_start + n_layer * stride;
                    const double sign_scale = ((n_global & 1) ? -1.0 : 1.0)
                                              / (double) stride;
                    const cmplx after_ifft_lt = acc * sign_scale;
                    const int  m_global = m_active[im];
                    const int  m_plus_n = (m_global + n_global) & 1;
                    const cmplx conj_cmn = (m_plus_n == 0) ? cmplx(1.0, 0.0)
                                                           : cmplx(0.0, -1.0);
                    const int  sign_mn_int = ((m_global + 1) * n_global) & 1;
                    const double sign_mn = sign_mn_int ? -1.0 : 1.0;
                    const cmplx coef = kappa * sign_mn * conj_cmn;
                    c1_sparse[(size_t) c * M * N_sparse_t
                            + (size_t) im * N_sparse_t + n_layer] = after_ifft_lt * coef;
                }
            }
        }

        // ---- r_sparse = c1_sparse / c0_sparse (with safe-divide floor) ----
        for (int c = 0; c < nchannels; ++c) {
            for (int im = 0; im < M; ++im) {
                const int m_local = m_active[im] - ind_min_f;
                double max_mag = 0.0;
                for (int b = 0; b < N_sparse_t; ++b) {
                    const cmplx c0v = c0_sparse_all[
                        ((size_t) data_idx * nchannels + c) * Nf_active * N_sparse_t
                        + (size_t) m_local * N_sparse_t + b];
                    const double mag = gcmplx::abs(c0v);
                    if (mag > max_mag) max_mag = mag;
                }
                const double floor_th = std::max(FLOOR_EPS * max_mag, 1e-300);
                for (int b = 0; b < N_sparse_t; ++b) {
                    const cmplx c0v = c0_sparse_all[
                        ((size_t) data_idx * nchannels + c) * Nf_active * N_sparse_t
                        + (size_t) m_local * N_sparse_t + b];
                    const cmplx c1v = c1_sparse[
                        (size_t) c * M * N_sparse_t + (size_t) im * N_sparse_t + b];
                    const size_t r_idx = (size_t) c * M * N_sparse_t
                                       + (size_t) im * N_sparse_t + b;
                    if (gcmplx::abs(c0v) > floor_th) {
                        cmplx r_val = c1v / c0v;
                        // Amp/phase clip: cap |r| at max_r (preserve dir).
                        if (max_r > 0.0) {
                            const double abs_r = gcmplx::abs(r_val);
                            if (abs_r > max_r) r_val = r_val * (max_r / abs_r);
                        }
                        r_sparse[r_idx] = r_val;
                    } else {
                        r_sparse[r_idx] = cmplx(0.0, 0.0);
                    }
                }
            }
        }

        // ---- Carrier de-rotate r_sparse (in place) ----
        // phase_pred(t_n) = 2*pi*Df0*t_n + pi*Dfdot*t_n^2, t_n at sparse n.
        for (int b = 0; b < N_sparse_t; ++b) {
            const int n_sparse_local = n_sparse_local_arr[b];
            const double t_n = (double)(ind_min_t + n_sparse_local) * layer_dt;
            const double phase_pred = TWO_PI * Df0 * t_n
                                    + M_PI * Dfdot * t_n * t_n;
            const cmplx rot = gcmplx::exp(I_c * (-phase_pred));
            for (int c = 0; c < nchannels; ++c) {
                for (int im = 0; im < M; ++im) {
                    const size_t idx = (size_t) c * M * N_sparse_t
                                     + (size_t) im * N_sparse_t + b;
                    r_sparse[idx] = r_sparse[idx] * rot;
                }
            }
        }

        // ---- For each dense n: linear-interp r_demod, re-rotate, multiply
        //      c0_dense_complex, take real, scatter into template_fill.
        //      Assumes n_sparse_local[b] = n_sparse_local[0] + b*stride.
        const int n_sparse_local_0 = n_sparse_local_arr[0];
        for (int n_dense = 0; n_dense < Nt_active; ++n_dense) {
            const int    n_off = n_dense - n_sparse_local_0;
            int    b_lo  = n_off / stride;
            double frac = (double)(n_off - b_lo * stride) / (double) stride;
            // Clamp to interpolation domain; extrapolate-as-flat at edges.
            if (b_lo < 0) { b_lo = 0; frac = 0.0; }
            if (b_lo >= N_sparse_t - 1) { b_lo = N_sparse_t - 1; frac = 0.0; }
            const int b_hi = (b_lo + 1 < N_sparse_t) ? (b_lo + 1) : b_lo;

            const double t_n_dense = (double)(ind_min_t + n_dense) * layer_dt;
            const double phase_dense = TWO_PI * Df0 * t_n_dense
                                     + M_PI * Dfdot * t_n_dense * t_n_dense;
            const cmplx rot_back = gcmplx::exp(I_c * phase_dense);

            const int n_global = ind_min_t + n_dense;

            for (int c = 0; c < nchannels; ++c) {
                for (int im = 0; im < M; ++im) {
                    const cmplx r_lo = r_sparse[(size_t) c * M * N_sparse_t
                                             + (size_t) im * N_sparse_t + b_lo];
                    const cmplx r_hi = r_sparse[(size_t) c * M * N_sparse_t
                                             + (size_t) im * N_sparse_t + b_hi];
                    const cmplx r_demod_dense = r_lo * (1.0 - frac) + r_hi * frac;
                    const cmplx r_dense = r_demod_dense * rot_back;

                    const int m_local = m_active[im] - ind_min_f;
                    const cmplx c0v = c0_dense_complex_all[
                        ((size_t) data_idx * nchannels + c) * Nf_active * Nt_active
                        + (size_t) m_local * Nt_active + n_dense];
                    const cmplx c1_dense = r_dense * c0v;

                    const int m_global = m_active[im];
                    const size_t out_idx =
                        ((size_t) data_idx * nchannels + c) * Nf * Nt
                        + (size_t) m_global * Nt + n_global;
                    template_fill[out_idx] += factor * c1_dense.real();
                }
            }
        }
    }
}


// In-kernel variant: takes a GBTDIonTheFly* and generates X_het via the
// existing gb_run_fd_wave_tdi_wrap (Tukey-aware), applies the same
// fftshift + (1/dt) conversion as Stage 2b's get_ll path, then calls the
// sparse fill_global. Mirrors gb_signal_het_get_ll_in_kernel_wrap.
void GBComputationGroup::gb_signal_het_fill_global_in_kernel_wrap(
    GBTDIonTheFly *tdi_on_fly,
    double *template_fill,
    cmplx  *c0_sparse_all,
    cmplx  *c0_dense_complex_all,
    double *wdm_window, int *n_sparse_local_arr,
    double *params_cand_all, double *params_ref_all,
    double *factors_all,
    int    *data_index_all,
    int     num_bin, int num_data,
    int     nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nt, int Nf_active, int Nt_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    int     m_active_half_width,
    double  layer_df, double dt,
    double  T_obs, double t_start,
    int     nchannels,
    int     N_sparse_fd, double tukey_alpha, double max_r)
{
    gb_sighet_check_m_half(m_active_half_width);
#ifdef __CUDACC__
    throw std::runtime_error(
        "[gb_signal_het_fill_global_in_kernel_wrap] GPU implementation is a TODO -- the v2 signal-het CUDA "
        "kernels are not implemented yet. Construct the Python class with "
        "force_backend=\"cpu\" until then. (Silent zero-return previously "
        "masqueraded as a successful call -- see the audit at GBGPU 2026-06-06.)");
#endif

    std::vector<cmplx>  X_het_raw((size_t) num_bin * nchannels * N_sparse_fd);
    std::vector<int>    k_f0_buf(num_bin);
    std::vector<double> f0_grid_buf(num_bin);

    gb_run_fd_wave_tdi_wrap(
        tdi_on_fly,
        X_het_raw.data(), k_f0_buf.data(), f0_grid_buf.data(),
        params_cand_all, t_start, T_obs,
        N_sparse_fd, num_bin, nparams, nchannels,
        tukey_alpha);

    // Same convention conversion as Stage 2b get_ll: fftshift + (1/dt).
    std::vector<cmplx> X_het((size_t) num_bin * nchannels * N_sparse_fd);
    const int    half_NS = N_sparse_fd / 2;
    const double dt_inv  = 1.0 / dt;
    for (int b = 0; b < num_bin; ++b) {
        for (int c = 0; c < nchannels; ++c) {
            const size_t base = ((size_t) b * nchannels + c) * N_sparse_fd;
            for (int i = 0; i < N_sparse_fd; ++i) {
                const int m_signed = i - half_NS;
                const int m_fft    = (m_signed >= 0)
                                         ? m_signed
                                         : (m_signed + N_sparse_fd);
                X_het[base + i] = X_het_raw[base + m_fft] * dt_inv;
            }
        }
    }

    this->gb_signal_het_fill_global_sparse_wrap(
        template_fill,
        X_het.data(), k_f0_buf.data(),
        c0_sparse_all,
        c0_dense_complex_all,
        wdm_window, n_sparse_local_arr,
        params_cand_all, params_ref_all, factors_all, data_index_all,
        num_bin, num_data,
        nparams, f0_idx, fdot_idx,
        Nf, Nt, Nf_active, Nt_active,
        Nt_layer, N_sparse_t, stride,
        ind_min_t, ind_min_f,
        m_active_half_width,
        layer_df, dt,
        nchannels,
        N_sparse_fd, max_r);
}


// ============================================================================
// Signal-heterodyne (v2 polyphase) -- get_ll_grad path.
// ============================================================================
//
// Central-difference gradient of logL = d_h - 0.5 * h_h over each candidate
// param. Mirrors the convention of gb_fd_get_ll_grad_wrap: param_eps is a
// per-parameter finite-difference step (eps_k <= 0 -> freeze that dim).
// Per binary, performs (1 central + 2 * nparams perturbed) calls into the
// Stage 2b get_ll_in_kernel pipeline. Each call regenerates X_het via
// gb_run_fd_wave_tdi_wrap so the FD reflects the perturbed params; the
// shared bin-fold A0/A1/B0/B1 are reused across all perturbations.
// ============================================================================

void GBComputationGroup::gb_signal_het_get_ll_grad_in_kernel_wrap(
    GBTDIonTheFly *tdi_on_fly,
    double *grad_out,
    double *d_h_central, double *h_h_central,
    cmplx  *c0_sparse_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    double *wdm_window, int *n_sparse_local_arr,
    double *params_cand_all, double *params_ref_all,
    int    *data_index_all,
    double *param_eps,
    int     num_bin, int num_data,
    int     nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nt, int Nf_active, int Nt_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    int     m_active_half_width,
    double  layer_df, double dt,
    double  T_obs, double t_start,
    int     nchannels, int tdi_type,
    int     N_sparse_fd, double tukey_alpha, double max_r)
{
#ifdef __CUDACC__
    throw std::runtime_error(
        "[gb_signal_het_get_ll_grad_in_kernel_wrap] GPU implementation is a TODO -- the v2 signal-het CUDA "
        "kernels are not implemented yet. Construct the Python class with "
        "force_backend=\"cpu\" until then. (Silent zero-return previously "
        "masqueraded as a successful call -- see the audit at GBGPU 2026-06-06.)");
#endif

    std::vector<double> params_priv((size_t) nparams);
    double d_h_C = 0.0, h_h_C = 0.0;
    double d_h_P = 0.0, h_h_P = 0.0;
    double d_h_M = 0.0, h_h_M = 0.0;
    int data_idx_local = 0;

    for (int bin = 0; bin < num_bin; ++bin) {
        data_idx_local = data_index_all[bin];

        // ---- Central evaluation ----
        for (int i = 0; i < nparams; ++i)
            params_priv[i] = params_cand_all[(size_t) bin * nparams + i];

        this->gb_signal_het_get_ll_in_kernel_wrap(
            tdi_on_fly,
            &d_h_C, &h_h_C,
            c0_sparse_all,
            A0_all, A1_all, B0_all, B1_all,
            nullptr, nullptr,   /* B0nc/B1nc: grad stays complex for now */
            wdm_window, n_sparse_local_arr,
            params_priv.data(), params_ref_all, &data_idx_local,
            1, num_data,
            nparams, f0_idx, fdot_idx,
            Nf, Nt, Nf_active, Nt_active,
            Nt_layer, N_sparse_t, stride,
            ind_min_t, ind_min_f,
            m_active_half_width,
            layer_df, dt,
            T_obs, t_start,
            nchannels, tdi_type,
            N_sparse_fd, tukey_alpha, max_r, 0);

        d_h_central[bin] = d_h_C;
        h_h_central[bin] = h_h_C;
        const double ll_C = d_h_C - 0.5 * h_h_C;
        (void) ll_C;

        for (int k = 0; k < nparams; ++k) {
            const double eps = param_eps[k];
            if (eps <= 0.0) {
                grad_out[(size_t) bin * nparams + k] = 0.0;
                continue;
            }
            const double saved = params_priv[k];

            // +eps
            params_priv[k] = saved + eps;
            this->gb_signal_het_get_ll_in_kernel_wrap(
                tdi_on_fly,
                &d_h_P, &h_h_P,
                c0_sparse_all,
                A0_all, A1_all, B0_all, B1_all,
                nullptr, nullptr,   /* B0nc/B1nc: grad stays complex for now */
                wdm_window, n_sparse_local_arr,
                params_priv.data(), params_ref_all, &data_idx_local,
                1, num_data,
                nparams, f0_idx, fdot_idx,
                Nf, Nt, Nf_active, Nt_active,
                Nt_layer, N_sparse_t, stride,
                ind_min_t, ind_min_f,
                m_active_half_width,
                layer_df, dt,
                T_obs, t_start,
                nchannels, tdi_type,
                N_sparse_fd, tukey_alpha, max_r, 0);

            // -eps
            params_priv[k] = saved - eps;
            this->gb_signal_het_get_ll_in_kernel_wrap(
                tdi_on_fly,
                &d_h_M, &h_h_M,
                c0_sparse_all,
                A0_all, A1_all, B0_all, B1_all,
                nullptr, nullptr,   /* B0nc/B1nc: grad stays complex for now */
                wdm_window, n_sparse_local_arr,
                params_priv.data(), params_ref_all, &data_idx_local,
                1, num_data,
                nparams, f0_idx, fdot_idx,
                Nf, Nt, Nf_active, Nt_active,
                Nt_layer, N_sparse_t, stride,
                ind_min_t, ind_min_f,
                m_active_half_width,
                layer_df, dt,
                T_obs, t_start,
                nchannels, tdi_type,
                N_sparse_fd, tukey_alpha, max_r, 0);

            params_priv[k] = saved;

            const double ll_P = d_h_P - 0.5 * h_h_P;
            const double ll_M = d_h_M - 0.5 * h_h_M;
            grad_out[(size_t) bin * nparams + k] = (ll_P - ll_M) / (2.0 * eps);
        }
    }
}


// ============================================================================
// Signal-heterodyne V3 -- RATIO-SPLINE candidate build (2026-07-30).
//
// The v2 fold already consumes the heterodyne ratio r = c1/c0; v3 models r
// DIRECTLY instead of building c1 exactly.  Per candidate:
//
//   1. raw TDI (get_tdi_raw) for CANDIDATE and REFERENCE at n_nodes uniform
//      times spanning [t_start, t_start + T_obs];
//   2. per channel: amp/phase extraction (same helpers as the spline build),
//      node ratios dlnA_c(t_k) = ln A_cand - ln A_ref and
//      dphi_c(t_k) = (tdi_phase + phi_ref)_cand - (...)_ref - derot(t_k),
//      where derot = 2*pi*(df0*tau + 0.5*dfdot*tau^2) is the analytic
//      carrier-difference ramp (cubic splines represent polynomial phase
//      exactly, so derot changes no accuracy -- it guarantees the
//      node-sparse unwrap: adjacent-node |dphi| << pi inside the trust
//      region);
//   3. cubic spline fits (wdm_fit_cubic_spline, linear spacing) of the six
//      node series;
//   4. r evaluated at the sparse WDM sample times t_b = t_start +
//      (ind_min_t + n_sparse_local[b]) * Nf * dt (the same value for every
//      active m-layer: a slowly-varying time-domain factor passes through
//      the wavelet transform as its value at the pixel centre), masked by
//      the |c0| row floor exactly like the v2 consumer -- but with NO
//      division anywhere: the c0-null / max_r ratio pathologies are
//      structurally absent from the candidate path;
//   5. dr via the v2 centred finite difference, then the v2 bin-fold
//      (duplicated verbatim below; v2 stays untouched so the two engines
//      can be A/B'd bin-for-bin).
//
// Validation pedigree: scripts/gb_chunked_het/gb_sighet_ratio_build_prototype.py
// (gates vs make_reference/in-kernel 1e-23 / 1e-8; 240-proposal 9-dim stress
// test; four-way dense/chunked/v2/v3 logL comparison).
// ============================================================================

static inline size_t gb_sighet_v3_shared_bytes(
    int n_nodes, int nchannels, int m_active_half_width, int N_sparse_t)
{
    const int M = 2 * m_active_half_width + 1;
    size_t b = 0;
    b += 2 * (size_t) N_PARAMS_MAX * sizeof(double);            // cand + ref params
    b += (size_t) n_nodes * sizeof(double);                     // t_nodes
    b += 2 * (size_t) nchannels * n_nodes * sizeof(cmplx);      // tdi cand + ref
    b += 2 * (size_t) n_nodes * sizeof(double);                 // phiun cand + ref
    b += 2 * (size_t) n_nodes * sizeof(double);                 // amp_y + ph_y scratch
    b += 2 * (size_t) n_nodes * sizeof(double);                 // flip + pjump
    b += (size_t) n_nodes * sizeof(int);                        // count
    b += (size_t) n_nodes * sizeof(bool);                       // fix_c
    b += 2 * (size_t) nchannels * n_nodes * sizeof(double);     // dlnA + dphi rows
    b += 6 * (size_t) nchannels * n_nodes * sizeof(double);     // spline c1/c2/c3 x2
    b += (size_t) n_nodes * sizeof(double);                     // B_b
    b += 8 * (size_t) n_nodes * sizeof(double);                 // pcr
    b += 2 * (size_t) nchannels * M * N_sparse_t * sizeof(cmplx); // r + dr rows
    b += 64;                                                    // alignment slack
    return b;
}

CUDA_DEVICE
void gb_signal_het_v3_score_one_source(
    double *dh_partial, double *hh_partial,
    GBTDIonTheFly *tof, void *shared_mem,
    cmplx  *c0_sparse_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    int    *n_sparse_local_arr,
    double *params_cand_all, double *params_ref_all,
    int     data_idx, int bin_i,
    int     n_nodes, int nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nf_active, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f, int m_active_half_width,
    double  layer_df, double dt, double T_obs, double t_start,
    int     nchannels, int tdi_type, int project_real,
    double *dh_im_partial = nullptr)
{
    const int    M         = 2 * m_active_half_width + 1;
    const double FLOOR_EPS = 1e-12;

    // ---- shared carve (mirror gb_sighet_v3_shared_bytes exactly) ---------
    char *cur = (char *) shared_mem;
    double *params_c = (double *) cur; cur += (size_t) N_PARAMS_MAX * sizeof(double);
    double *params_r = (double *) cur; cur += (size_t) N_PARAMS_MAX * sizeof(double);
    double *t_nodes  = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    cmplx  *tdi_c    = (cmplx  *) cur; cur += (size_t) nchannels * n_nodes * sizeof(cmplx);
    cmplx  *tdi_r    = (cmplx  *) cur; cur += (size_t) nchannels * n_nodes * sizeof(cmplx);
    double *phiun_c  = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    double *phiun_r  = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    double *amp_y    = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    double *ph_y     = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    double *flip     = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    double *pjump    = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    int    *count    = (int    *) cur; cur += (size_t) n_nodes * sizeof(int);
    bool   *fix_c    = (bool   *) cur; cur += (size_t) n_nodes * sizeof(bool);
    double *dlnA     = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *dphi     = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *cA1      = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *cA2      = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *cA3      = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *cP1      = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *cP2      = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *cP3      = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *B_b      = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    double *pcr      = (double *) cur; cur += (size_t) 8 * n_nodes * sizeof(double);
    cmplx  *r_sparse = (cmplx  *) cur; cur += (size_t) nchannels * M * N_sparse_t * sizeof(cmplx);
    cmplx  *dr_sparse= (cmplx  *) cur;

    // ---- params + node grid ----------------------------------------------
    for (int i = THREAD_START_X; i < nparams; i += BLOCK_INCR_X) {
        params_c[i] = params_cand_all[(size_t) bin_i * nparams + i];
        params_r[i] = params_ref_all[(size_t) data_idx * nparams + i];
    }
    CUDA_SYNC_THREADS;
    const double dt_node = T_obs / (double) (n_nodes - 1);
    for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X)
        t_nodes[k] = t_start + (double) k * dt_node;
    CUDA_SYNC_THREADS;

    // ---- raw TDI at the nodes: candidate, then reference ------------------
    tof->get_tdi_raw(tdi_c, phiun_c, params_c, t_nodes, n_nodes, bin_i,
                     nchannels);
    CUDA_SYNC_THREADS;
    tof->get_tdi_raw(tdi_r, phiun_r, params_r, t_nodes, n_nodes, bin_i,
                     nchannels);
    CUDA_SYNC_THREADS;

    // ---- per-channel node ratios ------------------------------------------
    const double df0   = params_c[f0_idx]  - params_r[f0_idx];
    const double dfdot = params_c[fdot_idx] - params_r[fdot_idx];
    const double TWO_PI = 2.0 * M_PI;
    for (int c = 0; c < nchannels; ++c)
    {
        // candidate amp / unwrapped tdi phase for this channel
        tof->new_extract_amplitude_and_phase(count, fix_c, flip, pjump,
                                             n_nodes, amp_y, ph_y,
                                             &tdi_c[(size_t) c * n_nodes],
                                             phiun_c);
        CUDA_SYNC_THREADS;
        tof->new_unwrap_phase(flip, n_nodes, ph_y);
        CUDA_SYNC_THREADS;
        // RELATIVE amp floor (1e-2 of the node-series max, stored in
        // pcr[0] -- pcr is free until the spline fits): a node landing on
        // an envelope null must not inject log(1e-300)-scale values into
        // the spline (exp() blow-up at masked-out but spline-neighbouring
        // eval times). The ratio is meaningless at nulls and carries no
        // |c0|^2 fold weight there, so flooring is exact where it matters.
        if (THREAD_ZERO) {
            double amax = 0.0;
            for (int k = 0; k < n_nodes; ++k)
                if (amp_y[k] > amax) amax = amp_y[k];
            pcr[0] = (amax > 1e-300) ? 1e-2 * amax : 1e-300;
        }
        CUDA_SYNC_THREADS;
        for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X) {
            double a = amp_y[k];
            if (a < pcr[0]) a = pcr[0];
            dlnA[(size_t) c * n_nodes + k] = log(a);
            dphi[(size_t) c * n_nodes + k] = ph_y[k] + phiun_c[k];
        }
        CUDA_SYNC_THREADS;
        // reference
        tof->new_extract_amplitude_and_phase(count, fix_c, flip, pjump,
                                             n_nodes, amp_y, ph_y,
                                             &tdi_r[(size_t) c * n_nodes],
                                             phiun_r);
        CUDA_SYNC_THREADS;
        tof->new_unwrap_phase(flip, n_nodes, ph_y);
        CUDA_SYNC_THREADS;
        if (THREAD_ZERO) {
            double amax = 0.0;
            for (int k = 0; k < n_nodes; ++k)
                if (amp_y[k] > amax) amax = amp_y[k];
            pcr[0] = (amax > 1e-300) ? 1e-2 * amax : 1e-300;
        }
        CUDA_SYNC_THREADS;
        for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X) {
            double a = amp_y[k];
            if (a < pcr[0]) a = pcr[0];
            const double tau = t_nodes[k] - t_start;
            double dl = dlnA[(size_t) c * n_nodes + k] - log(a);
            // belt-and-braces: the trust region bounds physical |dlnA| at
            // 1.5; anything beyond +-30 is a null/extraction artefact.
            if (dl >  30.0) dl =  30.0;
            if (dl < -30.0) dl = -30.0;
            dlnA[(size_t) c * n_nodes + k] = dl;
            dphi[(size_t) c * n_nodes + k] -=
                ph_y[k] + phiun_r[k]
                + TWO_PI * (df0 * tau + 0.5 * dfdot * tau * tau);
        }
        CUDA_SYNC_THREADS;
        // node-sequence unwrap of the RESIDUAL phase (post-derot the
        // adjacent-node difference is << pi inside the trust region).
        if (THREAD_ZERO) {
            double *dp = dphi + (size_t) c * n_nodes;
            for (int k = 1; k < n_nodes; ++k) {
                double d = dp[k] - dp[k - 1];
                while (d >  M_PI) { dp[k] -= TWO_PI; d = dp[k] - dp[k - 1]; }
                while (d < -M_PI) { dp[k] += TWO_PI; d = dp[k] - dp[k - 1]; }
            }
        }
        CUDA_SYNC_THREADS;
        // cubic fits (linear node spacing)
        wdm_fit_cubic_spline(t_nodes, dlnA + (size_t) c * n_nodes,
                             cA1 + (size_t) c * n_nodes,
                             cA2 + (size_t) c * n_nodes,
                             cA3 + (size_t) c * n_nodes,
                             B_b, pcr, n_nodes, CUBIC_SPLINE_LINEAR_SPACING);
        CUDA_SYNC_THREADS;
        wdm_fit_cubic_spline(t_nodes, dphi + (size_t) c * n_nodes,
                             cP1 + (size_t) c * n_nodes,
                             cP2 + (size_t) c * n_nodes,
                             cP3 + (size_t) c * n_nodes,
                             B_b, pcr, n_nodes, CUBIC_SPLINE_LINEAR_SPACING);
        CUDA_SYNC_THREADS;
    }

    // ---- active m-band (clipped exactly like the v2 consumer) -------------
    const double f0_cand = params_c[f0_idx];
    const int Nf_active_idx_max = Nf_active - 1;
    const int m_floor = (int) floor(f0_cand / layer_df);
    int m_active[GB_SIGHET_M_ACTIVE_MAX];
    for (int im = 0; im < M; ++im) {
        int m_g = m_floor + (im - m_active_half_width);
        if (m_g < ind_min_f) m_g = ind_min_f;
        if (m_g > ind_min_f + Nf_active_idx_max)
            m_g = ind_min_f + Nf_active_idx_max;
        m_active[im] = m_g;
    }

    // ---- r at the sparse WDM sample times + |c0| row floor + dr ----------
    // One thread per (c, im) row: floor from the row max like v2 step (3),
    // spline evaluation at t_b, mask, then the centred FD for dr.
    const int n_rows = nchannels * M;
    for (int row = THREAD_START_X; row < n_rows; row += BLOCK_INCR_X)
    {
        const int c  = row / M;
        const int im = row % M;
        const int m_local = m_active[im] - ind_min_f;
        const cmplx *c0_row = c0_sparse_all
            + ((size_t) data_idx * nchannels + c) * Nf_active * N_sparse_t
            + (size_t) m_local * N_sparse_t;
        cmplx *r_row  = r_sparse  + (size_t) row * N_sparse_t;
        cmplx *dr_row = dr_sparse + (size_t) row * N_sparse_t;

        double max_mag = 0.0;
        for (int b = 0; b < N_sparse_t; ++b) {
            const double mag = gcmplx::abs(c0_row[b]);
            if (mag > max_mag) max_mag = mag;
        }
        const double floor_th_a = FLOOR_EPS * max_mag;
        const double floor_th   = (floor_th_a > 1e-300) ? floor_th_a : 1e-300;

        const double *yA = dlnA + (size_t) c * n_nodes;
        const double *yP = dphi + (size_t) c * n_nodes;
        const double *a1 = cA1 + (size_t) c * n_nodes;
        const double *a2 = cA2 + (size_t) c * n_nodes;
        const double *a3 = cA3 + (size_t) c * n_nodes;
        const double *p1 = cP1 + (size_t) c * n_nodes;
        const double *p2 = cP2 + (size_t) c * n_nodes;
        const double *p3 = cP3 + (size_t) c * n_nodes;

        for (int b = 0; b < N_sparse_t; ++b)
        {
            if (gcmplx::abs(c0_row[b]) > floor_th) {
                const int n_global = ind_min_t + n_sparse_local_arr[b];
                const double t   = t_start + (double) n_global
                                   * (double) Nf * dt;
                const double tau = t - t_start;
                int seg = (int) ((t - t_start) / dt_node);
                if (seg < 0)            seg = 0;
                if (seg > n_nodes - 2)  seg = n_nodes - 2;
                const double dx  = t - t_nodes[seg];
                const double dx2 = dx * dx;
                const double lA = yA[seg] + a1[seg] * dx + a2[seg] * dx2
                                + a3[seg] * dx2 * dx;
                const double ph = yP[seg] + p1[seg] * dx + p2[seg] * dx2
                                + p3[seg] * dx2 * dx
                                + TWO_PI * (df0 * tau
                                            + 0.5 * dfdot * tau * tau);
                r_row[b] = gcmplx::polar(exp(lA), ph);
            } else {
                r_row[b] = cmplx(0.0, 0.0);
            }
        }

        const double Dn = (double) stride;
        for (int b = 0; b < N_sparse_t; ++b)
        {
            cmplx d(0.0, 0.0);
            if (N_sparse_t >= 3) {
                if (b == 0) d = (r_row[1] - r_row[0]) / Dn;
                else if (b == N_sparse_t - 1)
                    d = (r_row[b] - r_row[b - 1]) / Dn;
                else d = (r_row[b + 1] - r_row[b - 1]) / (2.0 * Dn);
            } else if (N_sparse_t == 2) {
                d = (r_row[1] - r_row[0]) / Dn;
            }
            dr_row[b] = d;
        }
    }
    CUDA_SYNC_THREADS;

    // ---- bin-fold inner products (verbatim v2 step (4)) -------------------
    cmplx d_h_raw(0.0, 0.0);
    cmplx h_h_raw(0.0, 0.0);

    const int n_dh = nchannels * M * N_sparse_t;
    for (int idx = THREAD_START_X; idx < n_dh; idx += BLOCK_INCR_X)
    {
        const int c  = idx / (M * N_sparse_t);
        const int im = (idx / N_sparse_t) % M;
        const int b  = idx % N_sparse_t;
        const int m_local = m_active[im] - ind_min_f;
        const size_t coef_i = ((size_t) data_idx * nchannels + c)
                              * Nf_active * N_sparse_t
                              + (size_t) m_local * N_sparse_t + b;
        d_h_raw += A0_all[coef_i] * r_sparse[idx]
                 + A1_all[coef_i] * dr_sparse[idx];
    }

    if (tdi_type == 0)
    {
        const int n_hh = nchannels * nchannels * M * N_sparse_t;
        for (int idx = THREAD_START_X; idx < n_hh; idx += BLOCK_INCR_X)
        {
            const int c  = idx / (nchannels * M * N_sparse_t);
            const int c2 = (idx / (M * N_sparse_t)) % nchannels;
            const int im = (idx / N_sparse_t) % M;
            const int b  = idx % N_sparse_t;
            const int m_local = m_active[im] - ind_min_f;
            const size_t rc_i  = ((size_t) c  * M + im) * N_sparse_t + b;
            const size_t rc2_i = ((size_t) c2 * M + im) * N_sparse_t + b;
            const cmplx r_c   = r_sparse[rc_i];
            const cmplx r_c2  = r_sparse[rc2_i];
            const cmplx dr_c  = dr_sparse[rc_i];
            const cmplx dr_c2 = dr_sparse[rc2_i];
            const size_t coef_i =
                (((size_t) data_idx * nchannels + c) * nchannels + c2)
                * Nf_active * N_sparse_t
                + (size_t) m_local * N_sparse_t + b;
            const cmplx r_outer   = gcmplx::conj(r_c) * r_c2;
            const cmplx cross_drr = gcmplx::conj(r_c)  * dr_c2
                                  + gcmplx::conj(dr_c) * r_c2;
            h_h_raw += B0_all[coef_i] * r_outer + B1_all[coef_i] * cross_drr;
            if (project_real) {
                h_h_raw += B0nc_all[coef_i] * (r_c * r_c2)
                         + B1nc_all[coef_i] * (r_c * dr_c2 + dr_c * r_c2);
            }
        }
    }
    else
    {
        const int n_hh = nchannels * M * N_sparse_t;
        for (int idx = THREAD_START_X; idx < n_hh; idx += BLOCK_INCR_X)
        {
            const int c  = idx / (M * N_sparse_t);
            const int im = (idx / N_sparse_t) % M;
            const int b  = idx % N_sparse_t;
            const int m_local = m_active[im] - ind_min_f;
            const cmplx r  = r_sparse[idx];
            const cmplx dr = dr_sparse[idx];
            const size_t coef_i = ((size_t) data_idx * nchannels + c)
                                  * Nf_active * N_sparse_t
                                  + (size_t) m_local * N_sparse_t + b;
            const double rsq = (gcmplx::conj(r) * r).real();
            const cmplx cross_drr = gcmplx::conj(r) * dr
                                  + gcmplx::conj(dr) * r;
            h_h_raw += B0_all[coef_i] * rsq + B1_all[coef_i] * cross_drr;
            if (project_real) {
                h_h_raw += B0nc_all[coef_i] * (r * r)
                         + B1nc_all[coef_i] * (r * dr + dr * r);
            }
        }
    }

    *dh_partial = d_h_raw.real();
    *hh_partial = h_h_raw.real();
    // Fused phase max: Im of the same accumulator (see
    // gb_signal_het_consume_one_source).
    if (dh_im_partial) *dh_im_partial = d_h_raw.imag();
}


#ifdef __CUDACC__
CUDA_KERNEL
void gb_signal_het_v3_get_ll_kernel(
    GBTDIonTheFly *tdi_on_fly,
    double *d_h_out, double *h_h_out,
    cmplx  *c0_sparse_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    int    *n_sparse_local_arr,
    double *params_cand_all, double *params_ref_all,
    int    *data_index_all,
    int num_bin, int n_nodes, int nparams, int f0_idx, int fdot_idx,
    int Nf, int Nf_active, int N_sparse_t, int stride,
    int ind_min_t, int ind_min_f, int m_active_half_width,
    double layer_df, double dt, double T_obs, double t_start,
    int nchannels, int tdi_type, int project_real,
    double *d_h_im_out)
{
    extern CUDA_SHARED char shared_mem[];
    CUDA_SHARED double d_h_tmp[NUM_THREADS_HERE];
    CUDA_SHARED double h_h_tmp[NUM_THREADS_HERE];

    // device-local construction so the vtable is a DEVICE vtable
    GBTDIonTheFly tof(tdi_on_fly->orbits, tdi_on_fly->tdi_config,
                      tdi_on_fly->T, tdi_on_fly->t_ref);

    for (int bin_i = BLOCK_START_X; bin_i < num_bin; bin_i += GRID_INCR_X)
    {
        double dh_partial = 0.0, hh_partial = 0.0, dh_im_partial = 0.0;
        gb_signal_het_v3_score_one_source(
            &dh_partial, &hh_partial,
            &tof, (void *) shared_mem,
            c0_sparse_all, A0_all, A1_all, B0_all, B1_all,
            B0nc_all, B1nc_all,
            n_sparse_local_arr,
            params_cand_all, params_ref_all,
            data_index_all[bin_i], bin_i,
            n_nodes, nparams, f0_idx, fdot_idx,
            Nf, Nf_active, N_sparse_t, stride,
            ind_min_t, ind_min_f, m_active_half_width,
            layer_df, dt, T_obs, t_start,
            nchannels, tdi_type, project_real,
            &dh_im_partial);

        const int tid = threadIdx.x;
        d_h_tmp[tid] = dh_partial;
        h_h_tmp[tid] = hh_partial;
        CUDA_SYNC_THREADS;
        const double dh_sum = block_reduce(d_h_tmp);
        const double hh_sum = block_reduce(h_h_tmp);
        // Quadrature reduce re-stages d_h_tmp (zero extra shared; see the
        // in-kernel v2 kernel for the barrier argument).
        double dh_im_sum = 0.0;
        if (d_h_im_out != nullptr)
        {
            d_h_tmp[tid] = dh_im_partial;
            dh_im_sum = block_reduce(d_h_tmp);
        }
        if (THREAD_ZERO)
        {
            d_h_out[bin_i] = 0.5 * dh_sum;
            h_h_out[bin_i] = 0.5 * hh_sum;
            if (d_h_im_out != nullptr) d_h_im_out[bin_i] = 0.5 * dh_im_sum;
        }
        CUDA_SYNC_THREADS;
    }
}
#endif


void GBComputationGroup::gb_signal_het_v3_get_ll_wrap(
    GBTDIonTheFly *tdi_on_fly,
    double *d_h_out, double *h_h_out,
    cmplx  *c0_sparse_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    int    *n_sparse_local_arr,
    double *params_cand_all, double *params_ref_all,
    int    *data_index_all,
    int     num_bin, int num_data,
    int     n_nodes, int nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nt, int Nf_active, int Nt_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    int     m_active_half_width,
    double  layer_df, double dt,
    double  T_obs, double t_start,
    int     nchannels, int tdi_type, int project_real,
    double *d_h_im_out)
{
    gb_sighet_check_m_half(m_active_half_width);
    if (n_nodes < 4) {
        throw std::invalid_argument(
            "[gb_signal_het_v3_get_ll_wrap] n_nodes must be >= 4 "
            "(cubic spline fit).");
    }
    if (Nt_layer * stride != Nt) {
        throw std::invalid_argument(
            "[gb_signal_het_v3_get_ll_wrap] Nt_layer * stride != Nt.");
    }
    (void) num_data; (void) Nt_active;

    const size_t shared_bytes = gb_sighet_v3_shared_bytes(
        n_nodes, nchannels, m_active_half_width, N_sparse_t);

#ifdef __CUDACC__
    GBTDIonTheFly *gb_host = new GBTDIonTheFly(
        tdi_on_fly->orbits, tdi_on_fly->tdi_config,
        tdi_on_fly->T, tdi_on_fly->t_ref);

    Orbits *d_orbits;
    cudaMalloc(&d_orbits, sizeof(Orbits));
    gpuErrchk(cudaMemcpy(d_orbits, tdi_on_fly->orbits, sizeof(Orbits),
                         cudaMemcpyHostToDevice));

    TDIConfig *d_tdi_config;
    cudaMalloc(&d_tdi_config, sizeof(TDIConfig));
    gpuErrchk(cudaMemcpy(d_tdi_config, tdi_on_fly->tdi_config,
                         sizeof(TDIConfig), cudaMemcpyHostToDevice));

    gb_host->orbits     = d_orbits;
    gb_host->tdi_config = d_tdi_config;

    GBTDIonTheFly *d_gb;
    cudaMalloc(&d_gb, sizeof(GBTDIonTheFly));
    gpuErrchk(cudaMemcpy(d_gb, gb_host, sizeof(GBTDIonTheFly),
                         cudaMemcpyHostToDevice));

    if (shared_bytes > 48 * 1024)
    {
        cudaFuncSetAttribute(
            gb_signal_het_v3_get_ll_kernel,
            cudaFuncAttributeMaxDynamicSharedMemorySize,
            (int) shared_bytes);
    }

    gb_signal_het_v3_get_ll_kernel<<<num_bin, NUM_THREADS_HERE,
                                     shared_bytes>>>(
        d_gb, d_h_out, h_h_out,
        c0_sparse_all, A0_all, A1_all, B0_all, B1_all,
        B0nc_all, B1nc_all,
        n_sparse_local_arr,
        params_cand_all, params_ref_all, data_index_all,
        num_bin, n_nodes, nparams, f0_idx, fdot_idx,
        Nf, Nf_active, N_sparse_t, stride,
        ind_min_t, ind_min_f, m_active_half_width,
        layer_df, dt, T_obs, t_start,
        nchannels, tdi_type, project_real, d_h_im_out);

    cudaDeviceSynchronize();
    gpuErrchk(cudaGetLastError());

    gpuErrchk(cudaFree(d_orbits));
    gpuErrchk(cudaFree(d_tdi_config));
    gpuErrchk(cudaFree(d_gb));
    delete gb_host;
#else
    std::vector<char> scratch(shared_bytes);
    for (int bin = 0; bin < num_bin; ++bin)
    {
        double dh_partial = 0.0, hh_partial = 0.0, dh_im_partial = 0.0;
        gb_signal_het_v3_score_one_source(
            &dh_partial, &hh_partial,
            tdi_on_fly, (void *) scratch.data(),
            c0_sparse_all, A0_all, A1_all, B0_all, B1_all,
            B0nc_all, B1nc_all,
            n_sparse_local_arr,
            params_cand_all, params_ref_all,
            data_index_all[bin], bin,
            n_nodes, nparams, f0_idx, fdot_idx,
            Nf, Nf_active, N_sparse_t, stride,
            ind_min_t, ind_min_f, m_active_half_width,
            layer_df, dt, T_obs, t_start,
            nchannels, tdi_type, project_real,
            &dh_im_partial);
        d_h_out[bin] = 0.5 * dh_partial;
        h_h_out[bin] = 0.5 * hh_partial;
        if (d_h_im_out) d_h_im_out[bin] = 0.5 * dh_im_partial;
    }
#endif
}



// ============================================================================
// SIG-HET V4 -- fixed-knot ratio evaluation (2026-08-02)
// ----------------------------------------------------------------------------
// Identical to v3 through the ratio FIT (raw TDI at n_nodes for candidate and
// reference, extraction + unwrap, de-rotated (dlnA, dphi) cubic splines).
// The difference is the pixel-time evaluation: instead of evaluating the
// log-polar splines at each sparse WDM sample, the fitted ratio is resampled
// onto n_knots FIXED, candidate-independent knots as LINEAR complex values
// and evaluated through a fixed-knot cubic spline.  Python-validated
// (gb_sighet_tier_assess.py v4 column): at n_knots = 128 the result matches
// the direct (rung-ii) evaluation to 3-4 decimals on every tier row, and the
// moment-contraction identity that this representation enables was verified
// to 0.0 relative.  Fold, floor and dr conventions are v2's, untouched.
// ============================================================================

static inline size_t gb_sighet_v4_shared_bytes(
    int n_nodes, int n_knots, int nchannels, int m_active_half_width,
    int N_sparse_t, int band_len)
{
    const int M = 2 * m_active_half_width + 1;
    size_t b = 0;
    b += 2 * (size_t) N_PARAMS_MAX * sizeof(double);            // cand + ref params
    b += (size_t) n_nodes * sizeof(double);                     // t_nodes
    b += 2 * (size_t) nchannels * n_nodes * sizeof(cmplx);      // tdi cand + ref
    b += 2 * (size_t) n_nodes * sizeof(double);                 // phiun cand + ref
    b += 2 * (size_t) n_nodes * sizeof(double);                 // amp_y + ph_y scratch
    b += 2 * (size_t) n_nodes * sizeof(double);                 // flip + pjump
    b += (size_t) n_nodes * sizeof(int);                        // count
    b += (size_t) n_nodes * sizeof(bool);                       // fix_c
    b += 2 * (size_t) nchannels * n_nodes * sizeof(double);     // dlnA + dphi rows
    b += 6 * (size_t) nchannels * n_nodes * sizeof(double);     // spline c1/c2/c3 x2
    const int n_fit_max = (n_knots > n_nodes) ? n_knots : n_nodes;
    b += (size_t) n_fit_max * sizeof(double);                   // B_b
    b += 8 * (size_t) n_fit_max * sizeof(double);               // pcr
    b += (size_t) n_knots * sizeof(double);                     // t_knots
    b += 2 * (size_t) nchannels * n_knots * sizeof(double);     // rk re/im
    if (band_len <= 0)  // spline path only; banded needs no coefficients
        b += 6 * (size_t) nchannels * n_knots * sizeof(double); // cR/cI 1-3
    b += (size_t) nchannels * N_sparse_t * sizeof(cmplx);       // r_pix
    b += 2 * (size_t) nchannels * M * N_sparse_t * sizeof(cmplx); // r + dr rows
    b += 64;                                                    // alignment slack
    return b;
}


CUDA_DEVICE
void gb_signal_het_v4_score_one_source(
    double *dh_partial, double *hh_partial,
    double *band_w, int *band_j0, int band_len,
    GBTDIonTheFly *tof, void *shared_mem,
    cmplx  *c0_sparse_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    int    *n_sparse_local_arr,
    double *params_cand_all, double *params_ref_all,
    int     data_idx, int bin_i,
    int     n_nodes, int n_knots, int nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nf_active, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f, int m_active_half_width,
    double  layer_df, double dt, double T_obs, double t_start,
    int     nchannels, int tdi_type, int project_real,
    double *dh_im_partial = nullptr)
{
    const int    M         = 2 * m_active_half_width + 1;
    const double FLOOR_EPS = 1e-12;

    // ---- shared carve (mirror gb_sighet_v4_shared_bytes exactly) ---------
    char *cur = (char *) shared_mem;
    double *params_c = (double *) cur; cur += (size_t) N_PARAMS_MAX * sizeof(double);
    double *params_r = (double *) cur; cur += (size_t) N_PARAMS_MAX * sizeof(double);
    double *t_nodes  = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    cmplx  *tdi_c    = (cmplx  *) cur; cur += (size_t) nchannels * n_nodes * sizeof(cmplx);
    cmplx  *tdi_r    = (cmplx  *) cur; cur += (size_t) nchannels * n_nodes * sizeof(cmplx);
    double *phiun_c  = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    double *phiun_r  = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    double *amp_y    = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    double *ph_y     = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    double *flip     = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    double *pjump    = (double *) cur; cur += (size_t) n_nodes * sizeof(double);
    int    *count    = (int    *) cur; cur += (size_t) n_nodes * sizeof(int);
    bool   *fix_c    = (bool   *) cur; cur += (size_t) n_nodes * sizeof(bool);
    double *dlnA     = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *dphi     = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *cA1      = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *cA2      = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *cA3      = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *cP1      = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *cP2      = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    double *cP3      = (double *) cur; cur += (size_t) nchannels * n_nodes * sizeof(double);
    const int n_fit_max = (n_knots > n_nodes) ? n_knots : n_nodes;
    double *B_b      = (double *) cur; cur += (size_t) n_fit_max * sizeof(double);
    double *pcr      = (double *) cur; cur += (size_t) 8 * n_fit_max * sizeof(double);
    double *t_knots  = (double *) cur; cur += (size_t) n_knots * sizeof(double);
    double *rk_re    = (double *) cur; cur += (size_t) nchannels * n_knots * sizeof(double);
    double *rk_im    = (double *) cur; cur += (size_t) nchannels * n_knots * sizeof(double);
    double *cR1 = nullptr, *cR2 = nullptr, *cR3 = nullptr;
    double *cI1 = nullptr, *cI2 = nullptr, *cI3 = nullptr;
    if (band_len <= 0) {
        cR1 = (double *) cur; cur += (size_t) nchannels * n_knots * sizeof(double);
        cR2 = (double *) cur; cur += (size_t) nchannels * n_knots * sizeof(double);
        cR3 = (double *) cur; cur += (size_t) nchannels * n_knots * sizeof(double);
        cI1 = (double *) cur; cur += (size_t) nchannels * n_knots * sizeof(double);
        cI2 = (double *) cur; cur += (size_t) nchannels * n_knots * sizeof(double);
        cI3 = (double *) cur; cur += (size_t) nchannels * n_knots * sizeof(double);
    }
    cmplx  *r_pix    = (cmplx  *) cur; cur += (size_t) nchannels * N_sparse_t * sizeof(cmplx);
    cmplx  *r_sparse = (cmplx  *) cur; cur += (size_t) nchannels * M * N_sparse_t * sizeof(cmplx);
    cmplx  *dr_sparse= (cmplx  *) cur;

    // ---- params + node grid ----------------------------------------------
    for (int i = THREAD_START_X; i < nparams; i += BLOCK_INCR_X) {
        params_c[i] = params_cand_all[(size_t) bin_i * nparams + i];
        params_r[i] = params_ref_all[(size_t) data_idx * nparams + i];
    }
    CUDA_SYNC_THREADS;
    const double dt_node = T_obs / (double) (n_nodes - 1);
    for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X)
        t_nodes[k] = t_start + (double) k * dt_node;
    CUDA_SYNC_THREADS;

    // ---- raw TDI at the nodes: candidate, then reference ------------------
    tof->get_tdi_raw(tdi_c, phiun_c, params_c, t_nodes, n_nodes, bin_i,
                     nchannels);
    CUDA_SYNC_THREADS;
    tof->get_tdi_raw(tdi_r, phiun_r, params_r, t_nodes, n_nodes, bin_i,
                     nchannels);
    CUDA_SYNC_THREADS;

    // ---- per-channel node ratios ------------------------------------------
    const double df0   = params_c[f0_idx]  - params_r[f0_idx];
    const double dfdot = params_c[fdot_idx] - params_r[fdot_idx];
    const double TWO_PI = 2.0 * M_PI;
    for (int c = 0; c < nchannels; ++c)
    {
        // candidate amp / unwrapped tdi phase for this channel
        tof->new_extract_amplitude_and_phase(count, fix_c, flip, pjump,
                                             n_nodes, amp_y, ph_y,
                                             &tdi_c[(size_t) c * n_nodes],
                                             phiun_c);
        CUDA_SYNC_THREADS;
        tof->new_unwrap_phase(flip, n_nodes, ph_y);
        CUDA_SYNC_THREADS;
        // RELATIVE amp floor (1e-2 of the node-series max, stored in
        // pcr[0] -- pcr is free until the spline fits): a node landing on
        // an envelope null must not inject log(1e-300)-scale values into
        // the spline (exp() blow-up at masked-out but spline-neighbouring
        // eval times). The ratio is meaningless at nulls and carries no
        // |c0|^2 fold weight there, so flooring is exact where it matters.
        if (THREAD_ZERO) {
            double amax = 0.0;
            for (int k = 0; k < n_nodes; ++k)
                if (amp_y[k] > amax) amax = amp_y[k];
            pcr[0] = (amax > 1e-300) ? 1e-2 * amax : 1e-300;
        }
        CUDA_SYNC_THREADS;
        for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X) {
            double a = amp_y[k];
            if (a < pcr[0]) a = pcr[0];
            dlnA[(size_t) c * n_nodes + k] = log(a);
            dphi[(size_t) c * n_nodes + k] = ph_y[k] + phiun_c[k];
        }
        CUDA_SYNC_THREADS;
        // reference
        tof->new_extract_amplitude_and_phase(count, fix_c, flip, pjump,
                                             n_nodes, amp_y, ph_y,
                                             &tdi_r[(size_t) c * n_nodes],
                                             phiun_r);
        CUDA_SYNC_THREADS;
        tof->new_unwrap_phase(flip, n_nodes, ph_y);
        CUDA_SYNC_THREADS;
        if (THREAD_ZERO) {
            double amax = 0.0;
            for (int k = 0; k < n_nodes; ++k)
                if (amp_y[k] > amax) amax = amp_y[k];
            pcr[0] = (amax > 1e-300) ? 1e-2 * amax : 1e-300;
        }
        CUDA_SYNC_THREADS;
        for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X) {
            double a = amp_y[k];
            if (a < pcr[0]) a = pcr[0];
            const double tau = t_nodes[k] - t_start;
            double dl = dlnA[(size_t) c * n_nodes + k] - log(a);
            // belt-and-braces: the trust region bounds physical |dlnA| at
            // 1.5; anything beyond +-30 is a null/extraction artefact.
            if (dl >  30.0) dl =  30.0;
            if (dl < -30.0) dl = -30.0;
            dlnA[(size_t) c * n_nodes + k] = dl;
            dphi[(size_t) c * n_nodes + k] -=
                ph_y[k] + phiun_r[k]
                + TWO_PI * (df0 * tau + 0.5 * dfdot * tau * tau);
        }
        CUDA_SYNC_THREADS;
        // node-sequence unwrap of the RESIDUAL phase (post-derot the
        // adjacent-node difference is << pi inside the trust region).
        if (THREAD_ZERO) {
            double *dp = dphi + (size_t) c * n_nodes;
            for (int k = 1; k < n_nodes; ++k) {
                double d = dp[k] - dp[k - 1];
                while (d >  M_PI) { dp[k] -= TWO_PI; d = dp[k] - dp[k - 1]; }
                while (d < -M_PI) { dp[k] += TWO_PI; d = dp[k] - dp[k - 1]; }
            }
        }
        CUDA_SYNC_THREADS;
        // cubic fits (linear node spacing)
        wdm_fit_cubic_spline(t_nodes, dlnA + (size_t) c * n_nodes,
                             cA1 + (size_t) c * n_nodes,
                             cA2 + (size_t) c * n_nodes,
                             cA3 + (size_t) c * n_nodes,
                             B_b, pcr, n_nodes, CUBIC_SPLINE_LINEAR_SPACING);
        CUDA_SYNC_THREADS;
        wdm_fit_cubic_spline(t_nodes, dphi + (size_t) c * n_nodes,
                             cP1 + (size_t) c * n_nodes,
                             cP2 + (size_t) c * n_nodes,
                             cP3 + (size_t) c * n_nodes,
                             B_b, pcr, n_nodes, CUBIC_SPLINE_LINEAR_SPACING);
        CUDA_SYNC_THREADS;
    }

    // ---- V4 fixed-knot stage ---------------------------------------------
    // The log-polar (dlnA, dphi) fit above is the node-economical
    // representation of the ratio; here it is RESAMPLED onto ``n_knots``
    // FIXED, candidate-independent knot times as LINEAR complex values.
    // That is what makes the pixel-time evaluation a fixed linear operator
    // (and, in a later phase, lets the whole fold pre-contract into
    // per-segment moment tensors).  The analytic carrier-difference
    // de-rotation MUST be restored HERE, at the knot times: past this point
    // the interpolation is linear in the complex ratio, not in the phase.
    const double dt_knot = T_obs / (double) (n_knots - 1);
    for (int k = THREAD_START_X; k < n_knots; k += BLOCK_INCR_X)
        t_knots[k] = t_start + (double) k * dt_knot;
    CUDA_SYNC_THREADS;

    for (int idx = THREAD_START_X; idx < nchannels * n_knots;
         idx += BLOCK_INCR_X)
    {
        const int    c   = idx / n_knots;
        const int    k   = idx % n_knots;
        const double t   = t_knots[k];
        const double tau = t - t_start;
        int seg = (int) (tau / dt_node);
        if (seg < 0)           seg = 0;
        if (seg > n_nodes - 2) seg = n_nodes - 2;
        const double dx  = t - t_nodes[seg];
        const double dx2 = dx * dx;
        const size_t o   = (size_t) c * n_nodes + seg;
        const double lA  = dlnA[o] + cA1[o] * dx + cA2[o] * dx2
                         + cA3[o] * dx2 * dx;
        const double ph  = dphi[o] + cP1[o] * dx + cP2[o] * dx2
                         + cP3[o] * dx2 * dx
                         + TWO_PI * (df0 * tau + 0.5 * dfdot * tau * tau);
        // NOTE: direct cos/sin, never gcmplx::polar (signed-rho NaN trap).
        const double amp = exp(lA);
        rk_re[(size_t) c * n_knots + k] = amp * cos(ph);
        rk_im[(size_t) c * n_knots + k] = amp * sin(ph);
    }
    CUDA_SYNC_THREADS;

    // Cubic splines through the FIXED knots, Re and Im separately (uniform
    // spacing).  wdm_fit_cubic_spline is block-cooperative (PCR on GPU,
    // Thomas on CPU), so it is called by every thread, outside any
    // thread-strided loop -- exactly as the node fits above.
    // BANDED MODE (band_len > 0): skipped entirely -- the knot -> pixel
    // cardinal map is precomputed host-side and applied directly below.
    for (int c = 0; (band_len <= 0) && c < nchannels; ++c)
    {
        wdm_fit_cubic_spline(t_knots, rk_re + (size_t) c * n_knots,
                             cR1 + (size_t) c * n_knots,
                             cR2 + (size_t) c * n_knots,
                             cR3 + (size_t) c * n_knots,
                             B_b, pcr, n_knots, CUBIC_SPLINE_LINEAR_SPACING);
        CUDA_SYNC_THREADS;
        wdm_fit_cubic_spline(t_knots, rk_im + (size_t) c * n_knots,
                             cI1 + (size_t) c * n_knots,
                             cI2 + (size_t) c * n_knots,
                             cI3 + (size_t) c * n_knots,
                             B_b, pcr, n_knots, CUBIC_SPLINE_LINEAR_SPACING);
        CUDA_SYNC_THREADS;
    }

    // r at the sparse WDM sample times: depends on (c, b) only -- shared by
    // every active m row, so evaluate once here instead of M times below.
    for (int idx = THREAD_START_X; (band_len > 0)
         && idx < nchannels * N_sparse_t; idx += BLOCK_INCR_X)
    {
        // BANDED: r_pix = sum_j w[b][j] * r_knot[c][j0[b]+j]. The cardinal
        // weights decay ~0.27 per knot, so a half-band of 16 truncates at
        // ~1e-9 relative -- far below every floor in this pipeline. No
        // solve, no block sync, no coefficient storage.
        const int c = idx / N_sparse_t;
        const int b = idx % N_sparse_t;
        const int j0 = band_j0[b];
        double re = 0.0, im = 0.0;
        const size_t o = (size_t) c * n_knots;
        for (int j = 0; j < band_len; ++j) {
            const int kk = j0 + j;
            if (kk < 0 || kk >= n_knots) continue;
            const double w = band_w[(size_t) b * band_len + j];
            re += w * rk_re[o + kk];
            im += w * rk_im[o + kk];
        }
        r_pix[idx] = cmplx(re, im);
    }
    CUDA_SYNC_THREADS;

    for (int idx = THREAD_START_X; (band_len <= 0)
         && idx < nchannels * N_sparse_t; idx += BLOCK_INCR_X)
    {
        const int c = idx / N_sparse_t;
        const int b = idx % N_sparse_t;
        const int n_global = ind_min_t + n_sparse_local_arr[b];
        const double t = t_start + (double) n_global * (double) Nf * dt;
        int seg = (int) ((t - t_start) / dt_knot);
        if (seg < 0)           seg = 0;
        if (seg > n_knots - 2) seg = n_knots - 2;
        const double dx  = t - t_knots[seg];
        const double dx2 = dx * dx;
        const size_t o   = (size_t) c * n_knots + seg;
        const double re  = rk_re[o] + cR1[o] * dx + cR2[o] * dx2
                         + cR3[o] * dx2 * dx;
        const double im  = rk_im[o] + cI1[o] * dx + cI2[o] * dx2
                         + cI3[o] * dx2 * dx;
        r_pix[idx] = cmplx(re, im);
    }
    CUDA_SYNC_THREADS;

    // ---- active m-band (clipped exactly like the v2 consumer) -------------
    const double f0_cand = params_c[f0_idx];
    const int Nf_active_idx_max = Nf_active - 1;
    const int m_floor = (int) floor(f0_cand / layer_df);
    int m_active[GB_SIGHET_M_ACTIVE_MAX];
    for (int im = 0; im < M; ++im) {
        int m_g = m_floor + (im - m_active_half_width);
        if (m_g < ind_min_f) m_g = ind_min_f;
        if (m_g > ind_min_f + Nf_active_idx_max)
            m_g = ind_min_f + Nf_active_idx_max;
        m_active[im] = m_g;
    }

    // ---- r at the sparse WDM sample times + |c0| row floor + dr ----------
    // One thread per (c, im) row: floor from the row max like v2 step (3),
    // spline evaluation at t_b, mask, then the centred FD for dr.
    const int n_rows = nchannels * M;
    for (int row = THREAD_START_X; row < n_rows; row += BLOCK_INCR_X)
    {
        const int c  = row / M;
        const int im = row % M;
        const int m_local = m_active[im] - ind_min_f;
        const cmplx *c0_row = c0_sparse_all
            + ((size_t) data_idx * nchannels + c) * Nf_active * N_sparse_t
            + (size_t) m_local * N_sparse_t;
        cmplx *r_row  = r_sparse  + (size_t) row * N_sparse_t;
        cmplx *dr_row = dr_sparse + (size_t) row * N_sparse_t;

        double max_mag = 0.0;
        for (int b = 0; b < N_sparse_t; ++b) {
            const double mag = gcmplx::abs(c0_row[b]);
            if (mag > max_mag) max_mag = mag;
        }
        const double floor_th_a = FLOOR_EPS * max_mag;
        const double floor_th   = (floor_th_a > 1e-300) ? floor_th_a : 1e-300;

        const cmplx *r_pix_c = r_pix + (size_t) c * N_sparse_t;

        for (int b = 0; b < N_sparse_t; ++b)
        {
            // Same |c0| row floor as v2/v3; the ratio itself came from the
            // fixed-knot spline above.
            r_row[b] = (gcmplx::abs(c0_row[b]) > floor_th)
                     ? r_pix_c[b] : cmplx(0.0, 0.0);
        }

        const double Dn = (double) stride;
        for (int b = 0; b < N_sparse_t; ++b)
        {
            cmplx d(0.0, 0.0);
            if (N_sparse_t >= 3) {
                if (b == 0) d = (r_row[1] - r_row[0]) / Dn;
                else if (b == N_sparse_t - 1)
                    d = (r_row[b] - r_row[b - 1]) / Dn;
                else d = (r_row[b + 1] - r_row[b - 1]) / (2.0 * Dn);
            } else if (N_sparse_t == 2) {
                d = (r_row[1] - r_row[0]) / Dn;
            }
            dr_row[b] = d;
        }
    }
    CUDA_SYNC_THREADS;

    // ---- bin-fold inner products (verbatim v2 step (4)) -------------------
    cmplx d_h_raw(0.0, 0.0);
    cmplx h_h_raw(0.0, 0.0);

    const int n_dh = nchannels * M * N_sparse_t;
    for (int idx = THREAD_START_X; idx < n_dh; idx += BLOCK_INCR_X)
    {
        const int c  = idx / (M * N_sparse_t);
        const int im = (idx / N_sparse_t) % M;
        const int b  = idx % N_sparse_t;
        const int m_local = m_active[im] - ind_min_f;
        const size_t coef_i = ((size_t) data_idx * nchannels + c)
                              * Nf_active * N_sparse_t
                              + (size_t) m_local * N_sparse_t + b;
        d_h_raw += A0_all[coef_i] * r_sparse[idx]
                 + A1_all[coef_i] * dr_sparse[idx];
    }

    if (tdi_type == 0)
    {
        const int n_hh = nchannels * nchannels * M * N_sparse_t;
        for (int idx = THREAD_START_X; idx < n_hh; idx += BLOCK_INCR_X)
        {
            const int c  = idx / (nchannels * M * N_sparse_t);
            const int c2 = (idx / (M * N_sparse_t)) % nchannels;
            const int im = (idx / N_sparse_t) % M;
            const int b  = idx % N_sparse_t;
            const int m_local = m_active[im] - ind_min_f;
            const size_t rc_i  = ((size_t) c  * M + im) * N_sparse_t + b;
            const size_t rc2_i = ((size_t) c2 * M + im) * N_sparse_t + b;
            const cmplx r_c   = r_sparse[rc_i];
            const cmplx r_c2  = r_sparse[rc2_i];
            const cmplx dr_c  = dr_sparse[rc_i];
            const cmplx dr_c2 = dr_sparse[rc2_i];
            const size_t coef_i =
                (((size_t) data_idx * nchannels + c) * nchannels + c2)
                * Nf_active * N_sparse_t
                + (size_t) m_local * N_sparse_t + b;
            const cmplx r_outer   = gcmplx::conj(r_c) * r_c2;
            const cmplx cross_drr = gcmplx::conj(r_c)  * dr_c2
                                  + gcmplx::conj(dr_c) * r_c2;
            h_h_raw += B0_all[coef_i] * r_outer + B1_all[coef_i] * cross_drr;
            if (project_real) {
                h_h_raw += B0nc_all[coef_i] * (r_c * r_c2)
                         + B1nc_all[coef_i] * (r_c * dr_c2 + dr_c * r_c2);
            }
        }
    }
    else
    {
        const int n_hh = nchannels * M * N_sparse_t;
        for (int idx = THREAD_START_X; idx < n_hh; idx += BLOCK_INCR_X)
        {
            const int c  = idx / (M * N_sparse_t);
            const int im = (idx / N_sparse_t) % M;
            const int b  = idx % N_sparse_t;
            const int m_local = m_active[im] - ind_min_f;
            const cmplx r  = r_sparse[idx];
            const cmplx dr = dr_sparse[idx];
            const size_t coef_i = ((size_t) data_idx * nchannels + c)
                                  * Nf_active * N_sparse_t
                                  + (size_t) m_local * N_sparse_t + b;
            const double rsq = (gcmplx::conj(r) * r).real();
            const cmplx cross_drr = gcmplx::conj(r) * dr
                                  + gcmplx::conj(dr) * r;
            h_h_raw += B0_all[coef_i] * rsq + B1_all[coef_i] * cross_drr;
            if (project_real) {
                h_h_raw += B0nc_all[coef_i] * (r * r)
                         + B1nc_all[coef_i] * (r * dr + dr * r);
            }
        }
    }

    *dh_partial = d_h_raw.real();
    *hh_partial = h_h_raw.real();
    // Fused phase max: Im of the same accumulator (see
    // gb_signal_het_consume_one_source).
    if (dh_im_partial) *dh_im_partial = d_h_raw.imag();
}

#ifdef __CUDACC__
CUDA_KERNEL
void gb_signal_het_v4_get_ll_kernel(
    GBTDIonTheFly *tdi_on_fly,
    double *d_h_out, double *h_h_out,
    cmplx  *c0_sparse_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    int    *n_sparse_local_arr,
    double *band_w, int *band_j0, int band_len,
    double *params_cand_all, double *params_ref_all,
    int    *data_index_all,
    int num_bin, int n_nodes, int n_knots, int nparams, int f0_idx, int fdot_idx,
    int Nf, int Nf_active, int N_sparse_t, int stride,
    int ind_min_t, int ind_min_f, int m_active_half_width,
    double layer_df, double dt, double T_obs, double t_start,
    int nchannels, int tdi_type, int project_real,
    double *d_h_im_out)
{
    extern CUDA_SHARED char shared_mem[];
    CUDA_SHARED double d_h_tmp[NUM_THREADS_HERE];
    CUDA_SHARED double h_h_tmp[NUM_THREADS_HERE];

    // device-local construction so the vtable is a DEVICE vtable
    GBTDIonTheFly tof(tdi_on_fly->orbits, tdi_on_fly->tdi_config,
                      tdi_on_fly->T, tdi_on_fly->t_ref);

    for (int bin_i = BLOCK_START_X; bin_i < num_bin; bin_i += GRID_INCR_X)
    {
        double dh_partial = 0.0, hh_partial = 0.0, dh_im_partial = 0.0;
        gb_signal_het_v4_score_one_source(
            &dh_partial, &hh_partial,
            band_w, band_j0, band_len,
            &tof, (void *) shared_mem,
            c0_sparse_all, A0_all, A1_all, B0_all, B1_all,
            B0nc_all, B1nc_all,
            n_sparse_local_arr,
            params_cand_all, params_ref_all,
            data_index_all[bin_i], bin_i,
            n_nodes, n_knots, nparams, f0_idx, fdot_idx,
            Nf, Nf_active, N_sparse_t, stride,
            ind_min_t, ind_min_f, m_active_half_width,
            layer_df, dt, T_obs, t_start,
            nchannels, tdi_type, project_real,
            &dh_im_partial);

        const int tid = threadIdx.x;
        d_h_tmp[tid] = dh_partial;
        h_h_tmp[tid] = hh_partial;
        CUDA_SYNC_THREADS;
        const double dh_sum = block_reduce(d_h_tmp);
        const double hh_sum = block_reduce(h_h_tmp);
        // Quadrature reduce re-stages d_h_tmp (zero extra shared; see the
        // in-kernel v2 kernel for the barrier argument).
        double dh_im_sum = 0.0;
        if (d_h_im_out != nullptr)
        {
            d_h_tmp[tid] = dh_im_partial;
            dh_im_sum = block_reduce(d_h_tmp);
        }
        if (THREAD_ZERO)
        {
            d_h_out[bin_i] = 0.5 * dh_sum;
            h_h_out[bin_i] = 0.5 * hh_sum;
            if (d_h_im_out != nullptr) d_h_im_out[bin_i] = 0.5 * dh_im_sum;
        }
        CUDA_SYNC_THREADS;
    }
}
#endif


void GBComputationGroup::gb_signal_het_v4_get_ll_wrap(
    GBTDIonTheFly *tdi_on_fly,
    double *d_h_out, double *h_h_out,
    cmplx  *c0_sparse_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    int    *n_sparse_local_arr,
    double *band_w, int *band_j0, int band_len,
    double *params_cand_all, double *params_ref_all,
    int    *data_index_all,
    int     num_bin, int num_data,
    int     n_nodes, int n_knots, int nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nt, int Nf_active, int Nt_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    int     m_active_half_width,
    double  layer_df, double dt,
    double  T_obs, double t_start,
    int     nchannels, int tdi_type, int project_real,
    double *d_h_im_out)
{
    gb_sighet_check_m_half(m_active_half_width);
    if (n_nodes < 4) {
        throw std::invalid_argument(
            "[gb_signal_het_v4_get_ll_wrap] n_nodes must be >= 4 "
            "(cubic spline fit).");
    }
    if (Nt_layer * stride != Nt) {
        throw std::invalid_argument(
            "[gb_signal_het_v4_get_ll_wrap] Nt_layer * stride != Nt.");
    }
    (void) num_data; (void) Nt_active;

    const size_t shared_bytes = gb_sighet_v4_shared_bytes(
        n_nodes, n_knots, nchannels, m_active_half_width, N_sparse_t,
        band_len);

#ifdef __CUDACC__
    GBTDIonTheFly *gb_host = new GBTDIonTheFly(
        tdi_on_fly->orbits, tdi_on_fly->tdi_config,
        tdi_on_fly->T, tdi_on_fly->t_ref);

    Orbits *d_orbits;
    cudaMalloc(&d_orbits, sizeof(Orbits));
    gpuErrchk(cudaMemcpy(d_orbits, tdi_on_fly->orbits, sizeof(Orbits),
                         cudaMemcpyHostToDevice));

    TDIConfig *d_tdi_config;
    cudaMalloc(&d_tdi_config, sizeof(TDIConfig));
    gpuErrchk(cudaMemcpy(d_tdi_config, tdi_on_fly->tdi_config,
                         sizeof(TDIConfig), cudaMemcpyHostToDevice));

    gb_host->orbits     = d_orbits;
    gb_host->tdi_config = d_tdi_config;

    GBTDIonTheFly *d_gb;
    cudaMalloc(&d_gb, sizeof(GBTDIonTheFly));
    gpuErrchk(cudaMemcpy(d_gb, gb_host, sizeof(GBTDIonTheFly),
                         cudaMemcpyHostToDevice));

    if (shared_bytes > 48 * 1024)
    {
        cudaFuncSetAttribute(
            gb_signal_het_v4_get_ll_kernel,
            cudaFuncAttributeMaxDynamicSharedMemorySize,
            (int) shared_bytes);
    }

    gb_signal_het_v4_get_ll_kernel<<<num_bin, NUM_THREADS_HERE,
                                     shared_bytes>>>(
        d_gb, d_h_out, h_h_out,
        c0_sparse_all, A0_all, A1_all, B0_all, B1_all,
        B0nc_all, B1nc_all,
        n_sparse_local_arr,
        band_w, band_j0, band_len,
        params_cand_all, params_ref_all, data_index_all,
        num_bin, n_nodes, n_knots, nparams, f0_idx, fdot_idx,
        Nf, Nf_active, N_sparse_t, stride,
        ind_min_t, ind_min_f, m_active_half_width,
        layer_df, dt, T_obs, t_start,
        nchannels, tdi_type, project_real, d_h_im_out);

    cudaDeviceSynchronize();
    gpuErrchk(cudaGetLastError());

    gpuErrchk(cudaFree(d_orbits));
    gpuErrchk(cudaFree(d_tdi_config));
    gpuErrchk(cudaFree(d_gb));
    delete gb_host;
#else
    std::vector<char> scratch(shared_bytes);
    for (int bin = 0; bin < num_bin; ++bin)
    {
        double dh_partial = 0.0, hh_partial = 0.0, dh_im_partial = 0.0;
        gb_signal_het_v4_score_one_source(
            &dh_partial, &hh_partial,
            band_w, band_j0, band_len,
            tdi_on_fly, (void *) scratch.data(),
            c0_sparse_all, A0_all, A1_all, B0_all, B1_all,
            B0nc_all, B1nc_all,
            n_sparse_local_arr,
            params_cand_all, params_ref_all,
            data_index_all[bin], bin,
            n_nodes, n_knots, nparams, f0_idx, fdot_idx,
            Nf, Nf_active, N_sparse_t, stride,
            ind_min_t, ind_min_f, m_active_half_width,
            layer_df, dt, T_obs, t_start,
            nchannels, tdi_type, project_real,
            &dh_im_partial);
        d_h_out[bin] = 0.5 * dh_partial;
        h_h_out[bin] = 0.5 * hh_partial;
        if (d_h_im_out) d_h_im_out[bin] = 0.5 * dh_im_partial;
    }
#endif
}


// ============================================================================
// SIGNAL-HET V5 -- ELIMINATE THE PER-PIXEL FOLD SCRATCH
//
// Design: docs/superpowers/specs/2026-08-03-sighet-v5-global-residency-design.md
// in LISAanalysistools, AS AMENDED -- see the 2026-08-04 progress note. The
// spec's original premise (that the fold blocks are staged into shared memory
// per block and could be de-duplicated in global) does not survive contact
// with the v4 kernel: c0_sparse_all / A0 / A1 / B0 / B1 / B0nc / B1nc are
// ALREADY kernel pointer arguments read straight from global in the folds.
// They are never staged into shared. There is nothing there to relocate.
//
// v5 is v4-banded with IDENTICAL mathematics and a different data layout, and
// it is BIT-identical to v4 by construction rather than equal to round-off:
// every floating-point operation, its operands and their order are unchanged.
// The node stage, the fixed-knot resample and the banded cardinal application
// below are spliced verbatim from gb_signal_het_v4_score_one_source.
//
// WHAT v4 ACTUALLY SPENDS ITS SHARED MEMORY ON
// --------------------------------------------
// 143.4 KB per block at N_sparse_t = 204, of a 163 KB per-block limit, so
// exactly ONE block is resident per SM. 73 % of it is three PER-CANDIDATE
// scratch arrays:
//
//     r_pix      nch * N_sparse_t         cmplx      48 B / sparse point
//     r_sparse   nch * M * N_sparse_t     cmplx     240 B / sparse point
//     dr_sparse  nch * M * N_sparse_t     cmplx     240 B / sparse point
//                                                   ---- 528 B / point
//
// THE TWO OBSERVATIONS v5 IS BUILT ON
// -----------------------------------
// (1) r_sparse and dr_sparse are REDUNDANT. By v4's own construction
//
//         r_sparse[c][im][b]  = keep(c, im, b) ? r_pix[c][b] : 0
//         dr_sparse[c][im][b] = centred difference of that masked row
//
//     so 480 of the 528 bytes per point are an M-fold replication of r_pix
//     modulated by ONE BIT per (row, pixel). v5 keeps r_pix and the bit and
//     rebuilds r/dr in registers at the point of use.
//
// (2) The mask is CANDIDATE-INDEPENDENT. keep() compares |c0| against
//     1e-12 * max_b |c0| along the row, and c0_sparse_all depends only on
//     data_idx -- never on the candidate being scored. v4 nevertheless
//     recomputes the row maxima and the mask inside every candidate's block:
//     two full passes over nch*M*N_sparse_t global c0 values, on nch*M = 15
//     of 128 threads. v5 hoists both into setup_in_model, where they are
//     computed once per reference build and bit-packed along the pixel axis
//     (``c0_mask_all``, 1/128 the size of c0).
//
// CONSEQUENCES
// ------------
//   * the producer loop DISAPPEARS from the scorer: 3*N_sparse_t block-
//     sequential steps become one staging pass (612 -> 1 at N = 204), and
//     one full read of c0 per candidate goes away (95 KB);
//   * per-pixel shared cost falls 528 -> 48 B/point (r_pix alone; the staged
//     mask words add nch*M*ceil(N/64)*8 B, 480 B at N = 204);
//   * with the phase-lifetime arena below the footprint is CONSTANT in
//     N_sparse_t up to N ~ 450: 27.6 KB, so 5 blocks/SM on an A100 and 7 on
//     an H100 against v4's 1 -- and grids v4 physically cannot run
//     (N_sparse_t >= 256 exceeds v4's PER-BLOCK limit) become reachable.
//
// PHASE-LIFETIME SHARED ARENA (v5_mode = 1, banded only)
// ------------------------------------------------------
// The scorer runs in four phases separated by existing CUDA_SYNC_THREADS,
// and most of the carve is dead outside its own phase:
//
//   region  arrays                                          live in
//   ------  ----------------------------------------------  ----------
//     A     params_c, params_r                              all
//     B     t_nodes                                         P1, P2
//     C     dlnA, dphi, cA1-3, cP1-3                        P1, P2
//     Bk    t_knots                                         P1, P2
//     D     B_b, pcr -- node-sized here: banded mode skips   P1
//           the knot solve entirely, so v4's knot-sized
//           workspace is 4608 B of pure waste
//     E     tdi_c/tdi_r, phiun_c/r, amp_y, ph_y, flip,       P1
//           pjump, count, fix_c
//     F     rk_re, rk_im                                    P2, P3
//     G     rpix_re, rpix_im, mask_sh                       P3, P4
//
//   P1 node stage -> P2 knot resample -> P3 banded r_pix -> P4 fold
//
// So F ALIASES E (dead the moment the per-channel loop ends) and G aliases
// B+C+Bk+D (dead once the knot resample has run). The arena is
// max-over-phases, not sum-over-arrays: 27.6 KB instead of 43.7 KB.
//
// ``v5_mode = 2`` lays the same arrays out FLAT. Same arithmetic, same
// traffic, ~3 blocks/SM instead of 5 -- the A/B that isolates the occupancy
// change from everything else, which is the question the spec actually asks.
// The non-banded path (band_len <= 0) always uses the flat layout because it
// keeps cR/cI and t_knots live into P3.
//
// r_pix is stored as two double arrays rather than one cmplx array: a warp
// reading 32 consecutive cmplx resolves in 4 shared-memory phases against 2
// for doubles, and both r_pix loops already compute ``re`` and ``im``
// separately, so the split costs nothing.
//
// WHY THIS SHOULD WIN, AND THE ONE NUMBER THAT SAYS SO
// ----------------------------------------------------
// v4-banded measures FLAT in T_obs while N_sparse_t grows with T_obs. The
// O(N_sparse_t) work -- the producer loop and both folds -- is therefore NOT
// what the kernel spends its time on; the fixed-size node stage (two
// get_tdi_raw sweeps plus the log-polar fits) is. That is model-free evidence
// that v5's arithmetic savings are worth ~nothing and its OCCUPANCY change is
// worth everything: 1 -> 5 resident blocks is five candidates in flight per
// SM to hide the node stage's dependent-FP and spline-lookup latency instead
// of one.
//
// It also bounds the downside. v5 adds no global traffic (it removes 95 KB
// per candidate), needs no extra shared memory, and changes no arithmetic, so
// the realistic worst case is "the node stage was issue-bound rather than
// latency-bound and nothing moved" -- which is exactly the finding the
// experiment exists to produce. Registers are the one way the 5 is not
// reached; the host wrap therefore reports CUDA's own occupancy number rather
// than asserting this arithmetic.
// ============================================================================

// Round every region to 16 B so cmplx and unsigned long long stay aligned
// whatever n_nodes / n_knots / N_sparse_t are. The host sizer and the device
// carve BOTH go through this, which is what keeps them from drifting apart.
#define GB_SIGHET_V5_AL(x) (((size_t) (x) + 15) & ~(size_t) 15)


// Region sizes. Single source of truth for gb_sighet_v5_shared_bytes and for
// the carve in gb_signal_het_v5_score_one_source.
CUDA_CALLABLE_MEMBER
static inline void gb_sighet_v5_region_sizes(
    int n_nodes, int n_knots, int nchannels, int m_active_half_width,
    int N_sparse_t, int band_len,
    size_t *szA, size_t *szB, size_t *szC, size_t *szBk, size_t *szD,
    size_t *szE, size_t *szF, size_t *szCI, size_t *szG)
{
    const int M = 2 * m_active_half_width + 1;
    const int nwords = (N_sparse_t + 63) / 64;
    // BANDED: the knot-level cooperative solve never runs, so the spline
    // workspace only ever sees n_nodes.
    const int n_fit = (band_len > 0)
                    ? n_nodes
                    : ((n_knots > n_nodes) ? n_knots : n_nodes);

    *szA  = GB_SIGHET_V5_AL(2 * (size_t) N_PARAMS_MAX * sizeof(double));
    *szB  = GB_SIGHET_V5_AL((size_t) n_nodes * sizeof(double));
    *szC  = GB_SIGHET_V5_AL(8 * (size_t) nchannels * n_nodes * sizeof(double));
    *szBk = GB_SIGHET_V5_AL((size_t) n_knots * sizeof(double));
    *szD  = GB_SIGHET_V5_AL(9 * (size_t) n_fit * sizeof(double));
    *szE  = GB_SIGHET_V5_AL(2 * (size_t) nchannels * n_nodes * sizeof(cmplx)
                            + 6 * (size_t) n_nodes * sizeof(double)
                            + (size_t) n_nodes * sizeof(int)
                            + (size_t) n_nodes * sizeof(bool));
    *szF  = GB_SIGHET_V5_AL(2 * (size_t) nchannels * n_knots * sizeof(double));
    *szCI = (band_len > 0)
          ? 0
          : GB_SIGHET_V5_AL(6 * (size_t) nchannels * n_knots * sizeof(double));
    *szG  = GB_SIGHET_V5_AL(
                2 * (size_t) nchannels * N_sparse_t * sizeof(double)
                + (size_t) nchannels * M * nwords
                  * sizeof(unsigned long long));
}


// Total dynamic shared bytes for the v5 scorer.
CUDA_CALLABLE_MEMBER
static inline size_t gb_sighet_v5_shared_bytes(
    int n_nodes, int n_knots, int nchannels, int m_active_half_width,
    int N_sparse_t, int band_len, int v5_mode)
{
    size_t szA, szB, szC, szBk, szD, szE, szF, szCI, szG;
    gb_sighet_v5_region_sizes(n_nodes, n_knots, nchannels,
                              m_active_half_width, N_sparse_t, band_len,
                              &szA, &szB, &szC, &szBk, &szD, &szE, &szF,
                              &szCI, &szG);
    if ((band_len > 0) && (v5_mode == 1)) {
        // F over E, G over B+C+Bk+D: the arena is the widest PHASE.
        // max(szE, szF) -- NOT szE. F is smaller than E at the production
        // shape (n_knots = 128, n_nodes = 64), but n_knots > 2*n_nodes would
        // flip that and F would run off the end of E into B/C/Bk/D, which are
        // still live in P2 alongside it. Silent corruption; the max is the
        // whole guard.
        const size_t ef = (szE > szF) ? szE : szF;
        const size_t p1 = szA + ef + szB + szC + szBk + szD;
        const size_t p3 = szA + szF + szG;
        return (p1 > p3) ? p1 : p3;
    }
    return szA + szB + szC + szBk + szD + szE + szF + szCI + szG;
}


// r at one pixel of one (c, im) row: v4's masked r_sparse, rebuilt from the
// precomputed mask bit and r_pix instead of read out of shared scratch.
CUDA_DEVICE
static inline cmplx gb_sighet_v5_r_at(
    const unsigned long long *mrow, const double *rp_re, const double *rp_im,
    int b)
{
    const bool keep =
        ((mrow[b >> 6] >> (unsigned) (b & 63)) & 1ULL) != 0ULL;
    return keep ? cmplx(rp_re[b], rp_im[b]) : cmplx(0.0, 0.0);
}


// (r, dr) at one pixel. The branch structure is v4's centred difference
// statement for statement -- same operands, same order, same divisions --
// which is what makes the fold bit-identical rather than merely equal.
CUDA_DEVICE
static inline void gb_sighet_v5_r_dr(
    const unsigned long long *mrow, const double *rp_re, const double *rp_im,
    int b, int N_sparse_t, double Dn, cmplx *r_out, cmplx *dr_out)
{
    const cmplx r = gb_sighet_v5_r_at(mrow, rp_re, rp_im, b);
    cmplx d(0.0, 0.0);
    if (N_sparse_t >= 3) {
        if (b == 0)
            d = (gb_sighet_v5_r_at(mrow, rp_re, rp_im, 1) - r) / Dn;
        else if (b == N_sparse_t - 1)
            d = (r - gb_sighet_v5_r_at(mrow, rp_re, rp_im, b - 1)) / Dn;
        else
            d = (gb_sighet_v5_r_at(mrow, rp_re, rp_im, b + 1)
               - gb_sighet_v5_r_at(mrow, rp_re, rp_im, b - 1)) / (2.0 * Dn);
    } else if (N_sparse_t == 2) {
        d = (gb_sighet_v5_r_at(mrow, rp_re, rp_im, 1)
           - gb_sighet_v5_r_at(mrow, rp_re, rp_im, 0)) / Dn;
    }
    *r_out  = r;
    *dr_out = d;
}


CUDA_DEVICE
void gb_signal_het_v5_score_one_source(
    double *dh_partial, double *hh_partial,
    double *band_w, int *band_j0, int band_len,
    GBTDIonTheFly *tof, void *shared_mem,
    unsigned long long *c0_mask_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    int    *n_sparse_local_arr,
    double *params_cand_all, double *params_ref_all,
    const int *w_lo_arr,
    int     data_idx, int bin_i, int v5_mode,
    int     n_nodes, int n_knots, int nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nf_active, int W_slab, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f, int m_active_half_width,
    double  layer_df, double dt, double T_obs, double t_start,
    int     nchannels, int tdi_type, int project_real,
    double *dh_im_partial = nullptr)
{
    const int M      = 2 * m_active_half_width + 1;
    const int nwords = (N_sparse_t + 63) / 64;

    // ---- shared carve (mirror gb_sighet_v5_shared_bytes exactly) ---------
    // Region OFFSETS differ between the aliased and flat layouts; region
    // SIZES and every array's position inside its region are identical, so
    // the body below is layout-agnostic.
    size_t szA, szB, szC, szBk, szD, szE, szF, szCI, szG;
    gb_sighet_v5_region_sizes(n_nodes, n_knots, nchannels,
                              m_active_half_width, N_sparse_t, band_len,
                              &szA, &szB, &szC, &szBk, &szD, &szE, &szF,
                              &szCI, &szG);

    char *base = (char *) shared_mem;
    size_t oB, oC, oBk, oD, oE, oF, oCI, oG;
    if ((band_len > 0) && (v5_mode == 1)) {
        // max(szE, szF), not szE -- see the note in gb_sighet_v5_shared_bytes.
        const size_t ef = (szE > szF) ? szE : szF;
        oE  = szA;
        oF  = szA;                    // F ALIASES E (dead after the node stage)
        oB  = szA + ef;
        oC  = oB + szB;
        oBk = oC + szC;
        oD  = oBk + szBk;
        oCI = 0;                      // banded: never carved
        oG  = szA + szF;              // G ALIASES B+C+Bk+D (dead after P2)
    } else {
        oB  = szA;
        oC  = oB + szB;
        oBk = oC + szC;
        oD  = oBk + szBk;
        oE  = oD + szD;
        oF  = oE + szE;
        oCI = oF + szF;
        oG  = oCI + szCI;
    }

    double *params_c = (double *) base;
    double *params_r = params_c + N_PARAMS_MAX;
    double *t_nodes  = (double *) (base + oB);
    double *dlnA     = (double *) (base + oC);
    double *dphi     = dlnA + (size_t) nchannels * n_nodes;
    double *cA1      = dphi + (size_t) nchannels * n_nodes;
    double *cA2      = cA1  + (size_t) nchannels * n_nodes;
    double *cA3      = cA2  + (size_t) nchannels * n_nodes;
    double *cP1      = cA3  + (size_t) nchannels * n_nodes;
    double *cP2      = cP1  + (size_t) nchannels * n_nodes;
    double *cP3      = cP2  + (size_t) nchannels * n_nodes;
    double *t_knots  = (double *) (base + oBk);
    const int n_fit_max = (band_len > 0)
                        ? n_nodes
                        : ((n_knots > n_nodes) ? n_knots : n_nodes);
    double *B_b      = (double *) (base + oD);
    double *pcr      = B_b + n_fit_max;
    cmplx  *tdi_c    = (cmplx *) (base + oE);
    cmplx  *tdi_r    = tdi_c + (size_t) nchannels * n_nodes;
    double *phiun_c  = (double *) (tdi_r + (size_t) nchannels * n_nodes);
    double *phiun_r  = phiun_c + n_nodes;
    double *amp_y    = phiun_r + n_nodes;
    double *ph_y     = amp_y + n_nodes;
    double *flip     = ph_y + n_nodes;
    double *pjump    = flip + n_nodes;
    int    *count    = (int *) (pjump + n_nodes);
    bool   *fix_c    = (bool *) (count + n_nodes);
    double *rk_re    = (double *) (base + oF);
    double *rk_im    = rk_re + (size_t) nchannels * n_knots;
    double *cR1 = nullptr, *cR2 = nullptr, *cR3 = nullptr;
    double *cI1 = nullptr, *cI2 = nullptr, *cI3 = nullptr;
    if (band_len <= 0) {
        cR1 = (double *) (base + oCI);
        cR2 = cR1 + (size_t) nchannels * n_knots;
        cR3 = cR2 + (size_t) nchannels * n_knots;
        cI1 = cR3 + (size_t) nchannels * n_knots;
        cI2 = cI1 + (size_t) nchannels * n_knots;
        cI3 = cI2 + (size_t) nchannels * n_knots;
    }
    double *rpix_re = (double *) (base + oG);
    double *rpix_im = rpix_re + (size_t) nchannels * N_sparse_t;
    unsigned long long *mask_sh =
        (unsigned long long *) (rpix_im + (size_t) nchannels * N_sparse_t);

    // ---- params + node grid ----------------------------------------------
    for (int i = THREAD_START_X; i < nparams; i += BLOCK_INCR_X) {
        params_c[i] = params_cand_all[(size_t) bin_i * nparams + i];
        params_r[i] = params_ref_all[(size_t) data_idx * nparams + i];
    }
    CUDA_SYNC_THREADS;
    const double dt_node = T_obs / (double) (n_nodes - 1);
    for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X)
        t_nodes[k] = t_start + (double) k * dt_node;
    CUDA_SYNC_THREADS;

    // ---- raw TDI at the nodes: candidate, then reference ------------------
    tof->get_tdi_raw(tdi_c, phiun_c, params_c, t_nodes, n_nodes, bin_i,
                     nchannels);
    CUDA_SYNC_THREADS;
    tof->get_tdi_raw(tdi_r, phiun_r, params_r, t_nodes, n_nodes, bin_i,
                     nchannels);
    CUDA_SYNC_THREADS;

    // ---- per-channel node ratios ------------------------------------------
    const double df0   = params_c[f0_idx]  - params_r[f0_idx];
    const double dfdot = params_c[fdot_idx] - params_r[fdot_idx];
    const double TWO_PI = 2.0 * M_PI;
    for (int c = 0; c < nchannels; ++c)
    {
        // candidate amp / unwrapped tdi phase for this channel
        tof->new_extract_amplitude_and_phase(count, fix_c, flip, pjump,
                                             n_nodes, amp_y, ph_y,
                                             &tdi_c[(size_t) c * n_nodes],
                                             phiun_c);
        CUDA_SYNC_THREADS;
        tof->new_unwrap_phase(flip, n_nodes, ph_y);
        CUDA_SYNC_THREADS;
        // RELATIVE amp floor (1e-2 of the node-series max, stored in
        // pcr[0] -- pcr is free until the spline fits): a node landing on
        // an envelope null must not inject log(1e-300)-scale values into
        // the spline (exp() blow-up at masked-out but spline-neighbouring
        // eval times). The ratio is meaningless at nulls and carries no
        // |c0|^2 fold weight there, so flooring is exact where it matters.
        if (THREAD_ZERO) {
            double amax = 0.0;
            for (int k = 0; k < n_nodes; ++k)
                if (amp_y[k] > amax) amax = amp_y[k];
            pcr[0] = (amax > 1e-300) ? 1e-2 * amax : 1e-300;
        }
        CUDA_SYNC_THREADS;
        for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X) {
            double a = amp_y[k];
            if (a < pcr[0]) a = pcr[0];
            dlnA[(size_t) c * n_nodes + k] = log(a);
            dphi[(size_t) c * n_nodes + k] = ph_y[k] + phiun_c[k];
        }
        CUDA_SYNC_THREADS;
        // reference
        tof->new_extract_amplitude_and_phase(count, fix_c, flip, pjump,
                                             n_nodes, amp_y, ph_y,
                                             &tdi_r[(size_t) c * n_nodes],
                                             phiun_r);
        CUDA_SYNC_THREADS;
        tof->new_unwrap_phase(flip, n_nodes, ph_y);
        CUDA_SYNC_THREADS;
        if (THREAD_ZERO) {
            double amax = 0.0;
            for (int k = 0; k < n_nodes; ++k)
                if (amp_y[k] > amax) amax = amp_y[k];
            pcr[0] = (amax > 1e-300) ? 1e-2 * amax : 1e-300;
        }
        CUDA_SYNC_THREADS;
        for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X) {
            double a = amp_y[k];
            if (a < pcr[0]) a = pcr[0];
            const double tau = t_nodes[k] - t_start;
            double dl = dlnA[(size_t) c * n_nodes + k] - log(a);
            // belt-and-braces: the trust region bounds physical |dlnA| at
            // 1.5; anything beyond +-30 is a null/extraction artefact.
            if (dl >  30.0) dl =  30.0;
            if (dl < -30.0) dl = -30.0;
            dlnA[(size_t) c * n_nodes + k] = dl;
            dphi[(size_t) c * n_nodes + k] -=
                ph_y[k] + phiun_r[k]
                + TWO_PI * (df0 * tau + 0.5 * dfdot * tau * tau);
        }
        CUDA_SYNC_THREADS;
        // node-sequence unwrap of the RESIDUAL phase (post-derot the
        // adjacent-node difference is << pi inside the trust region).
        if (THREAD_ZERO) {
            double *dp = dphi + (size_t) c * n_nodes;
            for (int k = 1; k < n_nodes; ++k) {
                double d = dp[k] - dp[k - 1];
                while (d >  M_PI) { dp[k] -= TWO_PI; d = dp[k] - dp[k - 1]; }
                while (d < -M_PI) { dp[k] += TWO_PI; d = dp[k] - dp[k - 1]; }
            }
        }
        CUDA_SYNC_THREADS;
        // cubic fits (linear node spacing)
        wdm_fit_cubic_spline(t_nodes, dlnA + (size_t) c * n_nodes,
                             cA1 + (size_t) c * n_nodes,
                             cA2 + (size_t) c * n_nodes,
                             cA3 + (size_t) c * n_nodes,
                             B_b, pcr, n_nodes, CUBIC_SPLINE_LINEAR_SPACING);
        CUDA_SYNC_THREADS;
        wdm_fit_cubic_spline(t_nodes, dphi + (size_t) c * n_nodes,
                             cP1 + (size_t) c * n_nodes,
                             cP2 + (size_t) c * n_nodes,
                             cP3 + (size_t) c * n_nodes,
                             B_b, pcr, n_nodes, CUBIC_SPLINE_LINEAR_SPACING);
        CUDA_SYNC_THREADS;
    }

    // ---- V4 fixed-knot stage ---------------------------------------------
    // The log-polar (dlnA, dphi) fit above is the node-economical
    // representation of the ratio; here it is RESAMPLED onto ``n_knots``
    // FIXED, candidate-independent knot times as LINEAR complex values.
    // That is what makes the pixel-time evaluation a fixed linear operator
    // (and, in a later phase, lets the whole fold pre-contract into
    // per-segment moment tensors).  The analytic carrier-difference
    // de-rotation MUST be restored HERE, at the knot times: past this point
    // the interpolation is linear in the complex ratio, not in the phase.
    const double dt_knot = T_obs / (double) (n_knots - 1);
    for (int k = THREAD_START_X; k < n_knots; k += BLOCK_INCR_X)
        t_knots[k] = t_start + (double) k * dt_knot;
    CUDA_SYNC_THREADS;

    for (int idx = THREAD_START_X; idx < nchannels * n_knots;
         idx += BLOCK_INCR_X)
    {
        const int    c   = idx / n_knots;
        const int    k   = idx % n_knots;
        const double t   = t_knots[k];
        const double tau = t - t_start;
        int seg = (int) (tau / dt_node);
        if (seg < 0)           seg = 0;
        if (seg > n_nodes - 2) seg = n_nodes - 2;
        const double dx  = t - t_nodes[seg];
        const double dx2 = dx * dx;
        const size_t o   = (size_t) c * n_nodes + seg;
        const double lA  = dlnA[o] + cA1[o] * dx + cA2[o] * dx2
                         + cA3[o] * dx2 * dx;
        const double ph  = dphi[o] + cP1[o] * dx + cP2[o] * dx2
                         + cP3[o] * dx2 * dx
                         + TWO_PI * (df0 * tau + 0.5 * dfdot * tau * tau);
        // NOTE: direct cos/sin, never gcmplx::polar (signed-rho NaN trap).
        const double amp = exp(lA);
        rk_re[(size_t) c * n_knots + k] = amp * cos(ph);
        rk_im[(size_t) c * n_knots + k] = amp * sin(ph);
    }
    CUDA_SYNC_THREADS;

    // Cubic splines through the FIXED knots, Re and Im separately (uniform
    // spacing).  wdm_fit_cubic_spline is block-cooperative (PCR on GPU,
    // Thomas on CPU), so it is called by every thread, outside any
    // thread-strided loop -- exactly as the node fits above.
    // BANDED MODE (band_len > 0): skipped entirely -- the knot -> pixel
    // cardinal map is precomputed host-side and applied directly below.
    for (int c = 0; (band_len <= 0) && c < nchannels; ++c)
    {
        wdm_fit_cubic_spline(t_knots, rk_re + (size_t) c * n_knots,
                             cR1 + (size_t) c * n_knots,
                             cR2 + (size_t) c * n_knots,
                             cR3 + (size_t) c * n_knots,
                             B_b, pcr, n_knots, CUBIC_SPLINE_LINEAR_SPACING);
        CUDA_SYNC_THREADS;
        wdm_fit_cubic_spline(t_knots, rk_im + (size_t) c * n_knots,
                             cI1 + (size_t) c * n_knots,
                             cI2 + (size_t) c * n_knots,
                             cI3 + (size_t) c * n_knots,
                             B_b, pcr, n_knots, CUBIC_SPLINE_LINEAR_SPACING);
        CUDA_SYNC_THREADS;
    }

    // r at the sparse WDM sample times: depends on (c, b) only -- shared by
    // every active m row, so evaluate once here instead of M times below.
    for (int idx = THREAD_START_X; (band_len > 0)
         && idx < nchannels * N_sparse_t; idx += BLOCK_INCR_X)
    {
        // BANDED: r_pix = sum_j w[b][j] * r_knot[c][j0[b]+j]. The cardinal
        // weights decay ~0.27 per knot, so a half-band of 16 truncates at
        // ~1e-9 relative -- far below every floor in this pipeline. No
        // solve, no block sync, no coefficient storage.
        const int c = idx / N_sparse_t;
        const int b = idx % N_sparse_t;
        const int j0 = band_j0[b];
        double re = 0.0, im = 0.0;
        const size_t o = (size_t) c * n_knots;
        for (int j = 0; j < band_len; ++j) {
            const int kk = j0 + j;
            if (kk < 0 || kk >= n_knots) continue;
            const double w = band_w[(size_t) b * band_len + j];
            re += w * rk_re[o + kk];
            im += w * rk_im[o + kk];
        }
        rpix_re[idx] = re;
        rpix_im[idx] = im;
    }
    CUDA_SYNC_THREADS;

    for (int idx = THREAD_START_X; (band_len <= 0)
         && idx < nchannels * N_sparse_t; idx += BLOCK_INCR_X)
    {
        const int c = idx / N_sparse_t;
        const int b = idx % N_sparse_t;
        const int n_global = ind_min_t + n_sparse_local_arr[b];
        const double t = t_start + (double) n_global * (double) Nf * dt;
        int seg = (int) ((t - t_start) / dt_knot);
        if (seg < 0)           seg = 0;
        if (seg > n_knots - 2) seg = n_knots - 2;
        const double dx  = t - t_knots[seg];
        const double dx2 = dx * dx;
        const size_t o   = (size_t) c * n_knots + seg;
        const double re  = rk_re[o] + cR1[o] * dx + cR2[o] * dx2
                         + cR3[o] * dx2 * dx;
        const double im  = rk_im[o] + cI1[o] * dx + cI2[o] * dx2
                         + cI3[o] * dx2 * dx;
        rpix_re[idx] = re;
        rpix_im[idx] = im;
    }
    CUDA_SYNC_THREADS;

    // ---- active m-band (clipped exactly like the v2 consumer), then
    // ---- mapped onto this reference's COMPACT stash window ---------------
    // The m_g clip is UNCHANGED from the full-band form -- the candidate's
    // active band is a property of the candidate and the WDM grid, not of
    // the stash layout. Only the coefficient LOOKUP is windowed: row im
    // lives at local index m_g - w0 when that falls inside [0, W_slab), and
    // is OFF-WINDOW (-1) otherwise.
    //
    // Off-window rows are SKIPPED, not clamped to the window edge. This is
    // the one place the in-model contract must differ from the F-stat one
    // (gb_signal_het_fstat_score_one_source clamps): the F-stat window is
    // carrier-centred with >= 1 layer of margin, so its edge rows carry
    // EXACT zeros and clamping onto them is free. The in-model window is
    // the buffer's narrow BAND SLAB (band_slab_Nf), whose edge rows carry
    // real, nonzero coefficients -- clamping there would fold an edge
    // layer in several times over. Skipping instead reproduces the
    // full-band stash EXACTLY in every case, because the full-band stash
    // is identically zero off the window by construction (setup_in_model's
    // expansion scattered a W-wide slab into a zeroed Nf_active array), and
    // adding exact zeros to a sum that starts at +0.0 is bit-identical to
    // not adding them.
    //
    // Degenerate case: W_slab == Nf_active with all-zero w_lo puts every
    // row in-window at m_local == m_g - ind_min_f, i.e. verbatim the
    // full-band indexing.
    const double f0_cand = params_c[f0_idx];
    const int Nf_active_idx_max = Nf_active - 1;
    const int w0 = ind_min_f + (w_lo_arr != nullptr ? w_lo_arr[data_idx] : 0);
    const int m_floor = (int) floor(f0_cand / layer_df);
    int m_active[GB_SIGHET_M_ACTIVE_MAX];   // WINDOW-LOCAL row, or -1
    for (int im = 0; im < M; ++im) {
        int m_g = m_floor + (im - m_active_half_width);
        if (m_g < ind_min_f) m_g = ind_min_f;
        if (m_g > ind_min_f + Nf_active_idx_max)
            m_g = ind_min_f + Nf_active_idx_max;
        const int ml = m_g - w0;
        m_active[im] = (ml >= 0 && ml < W_slab) ? ml : -1;
    }

    // ---- stage this candidate's mask rows into shared --------------------
    // The mask is the only thing v4's producer loop produced that the folds
    // still need, and it is candidate-independent, so setup_in_model already
    // built it. nch*M rows of ceil(N_sparse_t/64) words -- 480 B at N = 204,
    // against v4's two full passes over nch*M*N_sparse_t global c0 values on
    // 15 of 128 threads.
    const int n_rows = nchannels * M;
    for (int idx = THREAD_START_X; idx < n_rows * nwords; idx += BLOCK_INCR_X)
    {
        const int row     = idx / nwords;
        const int w       = idx % nwords;
        const int c       = row / M;
        const int m_local = m_active[row % M];
        // Off-window rows never reach a fold below; stage an all-clear word
        // rather than reading outside the compact slab.
        mask_sh[idx] = (m_local < 0) ? 0ULL : c0_mask_all[
            (((size_t) data_idx * nchannels + c) * W_slab
             + (size_t) m_local) * nwords + w];
    }
    CUDA_SYNC_THREADS;

    // ---- bin-fold inner products (verbatim v2 step (4)) ------------------
    // Index mapping, accumulation order and every arithmetic expression are
    // v4's. The ONLY change is that r and dr come from gb_sighet_v5_r_dr
    // (r_pix + one mask bit) instead of a materialised r_sparse/dr_sparse.
    const double Dn = (double) stride;
    cmplx d_h_raw(0.0, 0.0);
    cmplx h_h_raw(0.0, 0.0);

    const int n_dh = nchannels * M * N_sparse_t;
    for (int idx = THREAD_START_X; idx < n_dh; idx += BLOCK_INCR_X)
    {
        const int c  = idx / (M * N_sparse_t);
        const int im = (idx / N_sparse_t) % M;
        const int b  = idx % N_sparse_t;
        const int m_local = m_active[im];
        if (m_local < 0) continue;          // off-window: A0 = A1 = 0
        const size_t coef_i = ((size_t) data_idx * nchannels + c)
                              * W_slab * N_sparse_t
                              + (size_t) m_local * N_sparse_t + b;
        cmplx r, dr;
        gb_sighet_v5_r_dr(mask_sh + (size_t) (c * M + im) * nwords,
                          rpix_re + (size_t) c * N_sparse_t,
                          rpix_im + (size_t) c * N_sparse_t,
                          b, N_sparse_t, Dn, &r, &dr);
        d_h_raw += A0_all[coef_i] * r + A1_all[coef_i] * dr;
    }

    if (tdi_type == 0)
    {
        const int n_hh = nchannels * nchannels * M * N_sparse_t;
        for (int idx = THREAD_START_X; idx < n_hh; idx += BLOCK_INCR_X)
        {
            const int c  = idx / (nchannels * M * N_sparse_t);
            const int c2 = (idx / (M * N_sparse_t)) % nchannels;
            const int im = (idx / N_sparse_t) % M;
            const int b  = idx % N_sparse_t;
            const int m_local = m_active[im];
            if (m_local < 0) continue;      // off-window: B0 = B1 = ... = 0
            cmplx r_c, dr_c, r_c2, dr_c2;
            gb_sighet_v5_r_dr(mask_sh + (size_t) (c * M + im) * nwords,
                              rpix_re + (size_t) c * N_sparse_t,
                              rpix_im + (size_t) c * N_sparse_t,
                              b, N_sparse_t, Dn, &r_c, &dr_c);
            gb_sighet_v5_r_dr(mask_sh + (size_t) (c2 * M + im) * nwords,
                              rpix_re + (size_t) c2 * N_sparse_t,
                              rpix_im + (size_t) c2 * N_sparse_t,
                              b, N_sparse_t, Dn, &r_c2, &dr_c2);
            const size_t coef_i =
                (((size_t) data_idx * nchannels + c) * nchannels + c2)
                * W_slab * N_sparse_t
                + (size_t) m_local * N_sparse_t + b;
            const cmplx r_outer   = gcmplx::conj(r_c) * r_c2;
            const cmplx cross_drr = gcmplx::conj(r_c)  * dr_c2
                                  + gcmplx::conj(dr_c) * r_c2;
            h_h_raw += B0_all[coef_i] * r_outer + B1_all[coef_i] * cross_drr;
            if (project_real) {
                h_h_raw += B0nc_all[coef_i] * (r_c * r_c2)
                         + B1nc_all[coef_i] * (r_c * dr_c2 + dr_c * r_c2);
            }
        }
    }
    else
    {
        const int n_hh = nchannels * M * N_sparse_t;
        for (int idx = THREAD_START_X; idx < n_hh; idx += BLOCK_INCR_X)
        {
            const int c  = idx / (M * N_sparse_t);
            const int im = (idx / N_sparse_t) % M;
            const int b  = idx % N_sparse_t;
            const int m_local = m_active[im];
            if (m_local < 0) continue;      // off-window: B0 = B1 = ... = 0
            cmplx r, dr;
            gb_sighet_v5_r_dr(mask_sh + (size_t) (c * M + im) * nwords,
                              rpix_re + (size_t) c * N_sparse_t,
                              rpix_im + (size_t) c * N_sparse_t,
                              b, N_sparse_t, Dn, &r, &dr);
            const size_t coef_i = ((size_t) data_idx * nchannels + c)
                                  * W_slab * N_sparse_t
                                  + (size_t) m_local * N_sparse_t + b;
            const double rsq = (gcmplx::conj(r) * r).real();
            const cmplx cross_drr = gcmplx::conj(r) * dr
                                  + gcmplx::conj(dr) * r;
            h_h_raw += B0_all[coef_i] * rsq + B1_all[coef_i] * cross_drr;
            if (project_real) {
                h_h_raw += B0nc_all[coef_i] * (r * r)
                         + B1nc_all[coef_i] * (r * dr + dr * r);
            }
        }
    }

    *dh_partial = d_h_raw.real();
    *hh_partial = h_h_raw.real();
    // Fused phase max: Im of the same accumulator (see
    // gb_signal_het_consume_one_source).
    if (dh_im_partial) *dh_im_partial = d_h_raw.imag();
}


#ifdef __CUDACC__
CUDA_KERNEL
void gb_signal_het_v5_get_ll_kernel(
    GBTDIonTheFly *tdi_on_fly,
    double *d_h_out, double *h_h_out,
    unsigned long long *c0_mask_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    int    *n_sparse_local_arr,
    double *band_w, int *band_j0, int band_len,
    double *params_cand_all, double *params_ref_all,
    int    *data_index_all, const int *w_lo_arr, int v5_mode,
    int num_bin, int n_nodes, int n_knots, int nparams, int f0_idx, int fdot_idx,
    int Nf, int Nf_active, int W_slab, int N_sparse_t, int stride,
    int ind_min_t, int ind_min_f, int m_active_half_width,
    double layer_df, double dt, double T_obs, double t_start,
    int nchannels, int tdi_type, int project_real,
    double *d_h_im_out)
{
    extern CUDA_SHARED char shared_mem[];
    CUDA_SHARED double d_h_tmp[NUM_THREADS_HERE];
    CUDA_SHARED double h_h_tmp[NUM_THREADS_HERE];

    // device-local construction so the vtable is a DEVICE vtable
    GBTDIonTheFly tof(tdi_on_fly->orbits, tdi_on_fly->tdi_config,
                      tdi_on_fly->T, tdi_on_fly->t_ref);

    for (int bin_i = BLOCK_START_X; bin_i < num_bin; bin_i += GRID_INCR_X)
    {
        double dh_partial = 0.0, hh_partial = 0.0, dh_im_partial = 0.0;
        gb_signal_het_v5_score_one_source(
            &dh_partial, &hh_partial,
            band_w, band_j0, band_len,
            &tof, (void *) shared_mem,
            c0_mask_all, A0_all, A1_all, B0_all, B1_all,
            B0nc_all, B1nc_all,
            n_sparse_local_arr,
            params_cand_all, params_ref_all, w_lo_arr,
            data_index_all[bin_i], bin_i, v5_mode,
            n_nodes, n_knots, nparams, f0_idx, fdot_idx,
            Nf, Nf_active, W_slab, N_sparse_t, stride,
            ind_min_t, ind_min_f, m_active_half_width,
            layer_df, dt, T_obs, t_start,
            nchannels, tdi_type, project_real,
            &dh_im_partial);

        const int tid = threadIdx.x;
        d_h_tmp[tid] = dh_partial;
        h_h_tmp[tid] = hh_partial;
        CUDA_SYNC_THREADS;
        const double dh_sum = block_reduce(d_h_tmp);
        const double hh_sum = block_reduce(h_h_tmp);
        // Quadrature reduce re-stages d_h_tmp: zero extra shared memory, so
        // the v5 occupancy carve (27.6 KB, 5 blocks/SM) is untouched.
        double dh_im_sum = 0.0;
        if (d_h_im_out != nullptr)
        {
            d_h_tmp[tid] = dh_im_partial;
            dh_im_sum = block_reduce(d_h_tmp);
        }
        if (THREAD_ZERO)
        {
            d_h_out[bin_i] = 0.5 * dh_sum;
            h_h_out[bin_i] = 0.5 * hh_sum;
            if (d_h_im_out != nullptr) d_h_im_out[bin_i] = 0.5 * dh_im_sum;
        }
        CUDA_SYNC_THREADS;
    }
}
#endif


void GBComputationGroup::gb_signal_het_v5_get_ll_wrap(
    GBTDIonTheFly *tdi_on_fly,
    double *d_h_out, double *h_h_out,
    unsigned long long *c0_mask_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    int    *n_sparse_local_arr,
    double *band_w, int *band_j0, int band_len,
    double *params_cand_all, double *params_ref_all,
    int    *data_index_all, int *w_lo_arr,
    int     num_bin, int num_data,
    int     n_nodes, int n_knots, int nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nt, int Nf_active, int W_slab, int Nt_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    int     m_active_half_width,
    double  layer_df, double dt,
    double  T_obs, double t_start,
    int     nchannels, int tdi_type, int project_real,
    int     v5_mode, double *d_h_im_out)
{
    gb_sighet_check_m_half(m_active_half_width);
    if (n_nodes < 4) {
        throw std::invalid_argument(
            "[gb_signal_het_v5_get_ll_wrap] n_nodes must be >= 4 "
            "(cubic spline fit).");
    }
    if (Nt_layer * stride != Nt) {
        throw std::invalid_argument(
            "[gb_signal_het_v5_get_ll_wrap] Nt_layer * stride != Nt.");
    }
    if (v5_mode != 1 && v5_mode != 2) {
        throw std::invalid_argument(
            "[gb_signal_het_v5_get_ll_wrap] v5_mode must be 1 (phase-aliased "
            "shared arena) or 2 (flat carve, the occupancy control).");
    }
    if (W_slab <= 0 || W_slab > Nf_active) {
        throw std::invalid_argument(
            "[gb_signal_het_v5_get_ll_wrap] W_slab must be in "
            "[1, Nf_active] (compact per-reference stash width; pass "
            "Nf_active + all-zero w_lo for a full-band stash).");
    }
    (void) num_data; (void) Nt_active;

    const size_t shared_bytes = gb_sighet_v5_shared_bytes(
        n_nodes, n_knots, nchannels, m_active_half_width, N_sparse_t,
        band_len, v5_mode);

#ifdef __CUDACC__
    GBTDIonTheFly *gb_host = new GBTDIonTheFly(
        tdi_on_fly->orbits, tdi_on_fly->tdi_config,
        tdi_on_fly->T, tdi_on_fly->t_ref);

    Orbits *d_orbits;
    cudaMalloc(&d_orbits, sizeof(Orbits));
    gpuErrchk(cudaMemcpy(d_orbits, tdi_on_fly->orbits, sizeof(Orbits),
                         cudaMemcpyHostToDevice));

    TDIConfig *d_tdi_config;
    cudaMalloc(&d_tdi_config, sizeof(TDIConfig));
    gpuErrchk(cudaMemcpy(d_tdi_config, tdi_on_fly->tdi_config,
                         sizeof(TDIConfig), cudaMemcpyHostToDevice));

    gb_host->orbits     = d_orbits;
    gb_host->tdi_config = d_tdi_config;

    GBTDIonTheFly *d_gb;
    cudaMalloc(&d_gb, sizeof(GBTDIonTheFly));
    gpuErrchk(cudaMemcpy(d_gb, gb_host, sizeof(GBTDIonTheFly),
                         cudaMemcpyHostToDevice));

    if (shared_bytes > 48 * 1024)
    {
        cudaFuncSetAttribute(
            gb_signal_het_v5_get_ll_kernel,
            cudaFuncAttributeMaxDynamicSharedMemorySize,
            (int) shared_bytes);
    }

    gb_signal_het_v5_get_ll_kernel<<<num_bin, NUM_THREADS_HERE,
                                     shared_bytes>>>(
        d_gb, d_h_out, h_h_out,
        c0_mask_all, A0_all, A1_all, B0_all, B1_all,
        B0nc_all, B1nc_all,
        n_sparse_local_arr,
        band_w, band_j0, band_len,
        params_cand_all, params_ref_all, data_index_all, w_lo_arr, v5_mode,
        num_bin, n_nodes, n_knots, nparams, f0_idx, fdot_idx,
        Nf, Nf_active, W_slab, N_sparse_t, stride,
        ind_min_t, ind_min_f, m_active_half_width,
        layer_df, dt, T_obs, t_start,
        nchannels, tdi_type, project_real, d_h_im_out);

    cudaDeviceSynchronize();
    gpuErrchk(cudaGetLastError());

    // The point of v5 is residency, so report what the hardware actually
    // grants rather than trusting the byte arithmetic: registers, not shared
    // memory, are the most likely reason the measured number comes in under
    // the shared-limited bound. One line, opt-in, no Nsight required.
    if (getenv("GB_SIGHET_V5_VERBOSE") != nullptr)
    {
        int blocks_per_sm = 0;
        cudaOccupancyMaxActiveBlocksPerMultiprocessor(
            &blocks_per_sm, gb_signal_het_v5_get_ll_kernel,
            NUM_THREADS_HERE, shared_bytes);
        int nregs = 0;
        cudaFuncAttributes attr;
        if (cudaFuncGetAttributes(&attr, gb_signal_het_v5_get_ll_kernel)
            == cudaSuccess) {
            nregs = attr.numRegs;
        }
        const size_t ctl_bytes = gb_sighet_v5_shared_bytes(
            n_nodes, n_knots, nchannels, m_active_half_width, N_sparse_t,
            band_len, 2);
        printf("[sighet v5] mode=%d  N_sparse_t=%d  shared=%.1f KB  "
               "regs/thread=%d  blocks/SM=%d   (flat-carve control would be "
               "%.1f KB)\n",
               v5_mode, N_sparse_t, (double) shared_bytes / 1024.0,
               nregs, blocks_per_sm, (double) ctl_bytes / 1024.0);
        fflush(stdout);
    }

    gpuErrchk(cudaFree(d_orbits));
    gpuErrchk(cudaFree(d_tdi_config));
    gpuErrchk(cudaFree(d_gb));
    delete gb_host;
#else
    std::vector<char> scratch(shared_bytes);
    for (int bin = 0; bin < num_bin; ++bin)
    {
        double dh_partial = 0.0, hh_partial = 0.0, dh_im_partial = 0.0;
        gb_signal_het_v5_score_one_source(
            &dh_partial, &hh_partial,
            band_w, band_j0, band_len,
            tdi_on_fly, (void *) scratch.data(),
            c0_mask_all, A0_all, A1_all, B0_all, B1_all,
            B0nc_all, B1nc_all,
            n_sparse_local_arr,
            params_cand_all, params_ref_all, w_lo_arr,
            data_index_all[bin], bin, v5_mode,
            n_nodes, n_knots, nparams, f0_idx, fdot_idx,
            Nf, Nf_active, W_slab, N_sparse_t, stride,
            ind_min_t, ind_min_f, m_active_half_width,
            layer_df, dt, T_obs, t_start,
            nchannels, tdi_type, project_real,
            &dh_im_partial);
        d_h_out[bin] = 0.5 * dh_partial;
        h_h_out[bin] = 0.5 * hh_partial;
        if (d_h_im_out) d_h_im_out[bin] = 0.5 * dh_im_partial;
    }
#endif
}


// ============================================================================
// SIGNAL-HET F-STAT -- (N, M) FOR THE 4 CORNISH & CROWDER BASIS FILTERS
// AGAINST SHARED HETERODYNE REFERENCES
//
// Computes, per candidate row, the F-statistic pieces the chunked-het
// ``wdm_het_get_fstat_ll_kernel`` (LAT lat_chunked_het_kernels.hh) produces:
//
//   N[i]  = <d | A_i>          (4,)   i = 0..3
//   M[ij] = <A_i | A_j>        (10,)  row-major upper triangle
//                                     [M00 M01 M02 M03 M11 M12 M13 M22 M23 M33]
//
// where A_i are the 4 basis filters with the candidate's intrinsics
// (f0, fdot, fddot, lam, beta) and the FIXED extrinsics
//   (A, iota, psi, phi0) = (2, pi/2, {0, pi/4, 0, pi/4}, {0, pi, 3pi/2, pi/2})
// -- constants copied from the chunked kernel so the (N, M) contract and
// basis convention are identical and ``compute_fstat`` /
// ``fstat_maximized_extrinsics`` consume either interchangeably.
//
// MACHINERY: spliced from gb_signal_het_v5_score_one_source. Each filter is
// represented as a heterodyne ratio r_i(t) against a SHARED reference whose
// stash (A0/A1 data-side, B0/B1/B0nc/B1nc reference-side, |c0| row-floor
// mask) setup_fstat_references builds once per reference; the v5 node stage
// + fixed-knot resample + banded cardinal evaluation produce r_i at the
// sparse pixels, and the v5 bin-fold generalizes to the filter pairs:
//
//   N_i   = 0.5 * Re[ sum A0 r_i + A1 dr_i ]
//   M_ij  = 0.5 * Re[ sum B0 conj(r_i,c) r_j,c2
//                       + B1 (conj(r_i,c) dr_j,c2 + conj(dr_i,c) r_j,c2)
//                       + B0nc r_i,c r_j,c2
//                       + B1nc (r_i,c dr_j,c2 + dr_i,c r_j,c2) ]
//
// (exactly the v5 d_h / h_h folds at i == j; the 0.5 matches the v5 wrap's
// output convention, which is parity-validated against the chunked d_h/h_h
// -- the same inner-product convention the chunked F-stat N/M use).
//
// TWO NODE STAGES, NOT FOUR (fstat_mode = 0, production): the complex
// analytic TDI is an EXACT phasor in phi0 -- get_tdi_Xf_single builds the
// complex sample from the [cos(Phi), cos(Phi + pi/2)] quadrature pair with
// Phi = -phi0 + 2 pi (f0 t + ...) (ucb_phase, LDC convention), so a phi0
// shift of delta is an exact global complex rotation of the analytic
// signal and therefore of the heterodyne ratio against the FIXED
// reference. The filter pairs (0, 2) and (1, 3) differ only in phi0, so
// only the two psi stages {0, pi/4} (at phi0 = 0) are built through the
// expensive node stage and the fold applies a constant phase per filter.
// The SIGN of the rotation in the CONSTRUCTED-ratio convention (the
// amp/phase extraction + log-polar fit + fold conjugation conventions all
// enter) is fixed empirically by the fstat_mode = 1 arm: mode-1 evaluates
// each filter through its own node stage with its own phi0 (convention-
// free) and parity-checks against the chunked-het F-stat; the rotation
// that reproduces it EXACTLY is
//
//   alpha_i = e^{-i PHI0_F[i]}:
//   r_0 = alpha_0 r_a = r_a          r_1 = alpha_1 r_b = -r_b
//   r_2 = alpha_2 r_a = +i r_a       r_3 = alpha_3 r_b = -i r_b
//
// (gb_sighet_fstat_parity.py gate (c) asserts mode-0 == mode-1 on every
// run, so a convention change upstream cannot silently flip this again).
//
// fstat_mode = 1 scores the 4 filters as 4 INDEPENDENT node stages
// (alpha = 1) -- the recombination self-check gate and the fallback.
//
// REFERENCE CONDITIONING (the dlnA +-30 clamp trap + the ratio-pole trap):
// the F-stat is invariant to the reference's amplitude/extrinsics (r_i ~
// 1/h_ref, the stash ~ h_ref, the product cancels exactly), so the
// reference frame is chosen purely for ratio conditioning.
// setup_fstat_references builds the references in the CIRCULAR frame
// (A, iota, psi, phi0) = (GB_FSTAT_BASIS_AMP, 0, 0, 0) with the
// reference's own (f0, fdot, fddot, lam, beta):
//   * A = 2 (not a physical ~1e-22): a physical amplitude would put the
//     node-ratio dlnA at ~50, past the +-30 extraction-artefact clamp in
//     the node stage -> silent corruption. A = 2 keeps dlnA at
//     antenna-pattern scale.
//   * iota = 0 (circular, NOT the filters' pi/2): the linearly-polarized
//     filters have deep antenna-pattern envelope nulls at psi-dependent
//     times; a linearly-polarized reference would null elsewhere and force
//     the ratio through POLES no bounded smooth fit represents (measured:
//     ~3e-2 relative error on the psi = pi/4 Gram diagonal with a psi = 0
//     linear reference). The circular envelope ~ sqrt(xi_p^2 + xi_c^2) is
//     essentially null-free -> every filter ratio has zeros (benign,
//     floored) but no poles.
// The FILTER side keeps the chunked kernel's A = 2 / iota = pi/2
// convention, so fstat_maximized_extrinsics' amplitude inversion is
// unchanged.
//
// COMPACT-SLAB STASH: at the F-stat target of ~600-7000 references a
// full-band zero-padded stash is GBs, so this kernel reads COMPACT
// per-reference windows: the stash arrays are (num_data, nch[, nch],
// W_slab, N_sparse_t) with per-reference ABSOLUTE window origin
// ind_min_f + w_lo_arr[data_idx] (the make_reference kernel already emits
// w_lo-based compact slabs). A full-band stash is the degenerate case
// W_slab = Nf_active, w_lo = 0. The candidate's m_active band clips to the
// window; c0 is identically zero outside the make_reference write extent,
// so for any window covering it the clip discards exact zeros only.
//
// SHARED CARVE: FLAT, always. v5's phase-aliased arena overlays r_pix (G)
// onto the node-stage regions (B..D), which is only sound when the node
// stage never runs again -- here the stage loop re-enters the node stage
// while earlier stages' r_pix slabs are live, so G must be disjoint. G is
// sized n_stages r_pix slabs + the mask rows (the mask is shared: it is a
// reference-row property, and all filters share the candidate's carrier).
// ============================================================================

#define GB_FSTAT_N_FILTERS 4
#define GB_FSTAT_N_M_UPPER 10
#define GB_FSTAT_MAX_STAGES 4
#define GB_FSTAT_BASIS_AMP 2.0


// Total dynamic shared bytes for the fstat scorer (flat carve; the v5 region
// sizes with G re-sized for ``n_stages`` r_pix slabs).
CUDA_CALLABLE_MEMBER
static inline size_t gb_sighet_fstat_shared_bytes(
    int n_nodes, int n_knots, int nchannels, int m_active_half_width,
    int N_sparse_t, int band_len, int n_stages)
{
    size_t szA, szB, szC, szBk, szD, szE, szF, szCI, szG;
    gb_sighet_v5_region_sizes(n_nodes, n_knots, nchannels,
                              m_active_half_width, N_sparse_t, band_len,
                              &szA, &szB, &szC, &szBk, &szD, &szE, &szF,
                              &szCI, &szG);
    const int M      = 2 * m_active_half_width + 1;
    const int nwords = (N_sparse_t + 63) / 64;
    szG = GB_SIGHET_V5_AL(
        (size_t) n_stages * 2 * (size_t) nchannels * N_sparse_t
            * sizeof(double)
        + (size_t) nchannels * M * nwords * sizeof(unsigned long long));
    return szA + szB + szC + szBk + szD + szE + szF + szCI + szG;
}


CUDA_DEVICE
void gb_signal_het_fstat_score_one_source(
    double *N_partial,          // per-thread [4]  accumulators (raw, no 0.5)
    double *M_partial,          // per-thread [10] accumulators (raw, no 0.5)
    double *band_w, int *band_j0, int band_len,
    GBTDIonTheFly *tof, void *shared_mem,
    unsigned long long *c0_mask_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    int    *n_sparse_local_arr,
    double *params_cand_all, double *params_ref_all,
    const int *w_lo_arr,
    int     data_idx, int bin_i, int fstat_mode,
    int     n_nodes, int n_knots, int nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nf_active, int W_slab, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f, int m_active_half_width,
    double  layer_df, double dt, double T_obs, double t_start,
    int     nchannels, int tdi_type, int project_real)
{
    const int M      = 2 * m_active_half_width + 1;
    const int nwords = (N_sparse_t + 63) / 64;
    const int n_stages = (fstat_mode == 1) ? 4 : 2;

    // ---- basis-filter tables (chunked-kernel constants, verbatim) ---------
    // GB param convention: [A, f0, fdot, fddot, phi0, iota, psi, lam, beta].
    const double PSI_F [GB_FSTAT_N_FILTERS] =
        {0.0, M_PI / 4.0, 0.0, M_PI / 4.0};
    const double PHI0_F[GB_FSTAT_N_FILTERS] =
        {0.0, M_PI, 3.0 * M_PI / 2.0, M_PI / 2.0};
    // filter -> node stage + exact phi0 rotation (see the header comment).
    int    s_of[GB_FSTAT_N_FILTERS];
    cmplx  alpha[GB_FSTAT_N_FILTERS];
    double psi_st[GB_FSTAT_MAX_STAGES], phi0_st[GB_FSTAT_MAX_STAGES];
    if (fstat_mode == 1) {
        for (int i = 0; i < GB_FSTAT_N_FILTERS; ++i) {
            s_of[i]    = i;
            alpha[i]   = cmplx(1.0, 0.0);
            psi_st[i]  = PSI_F[i];
            phi0_st[i] = PHI0_F[i];
        }
    } else {
        psi_st[0]  = 0.0;  psi_st[1]  = M_PI / 4.0;
        phi0_st[0] = 0.0;  phi0_st[1] = 0.0;
        for (int i = 0; i < GB_FSTAT_N_FILTERS; ++i) {
            s_of[i]  = i & 1;
            // e^{-i phi0}: the empirically-fixed rotation sign of the
            // constructed-ratio convention (see the header comment; gate
            // (c) of gb_sighet_fstat_parity.py pins it).
            alpha[i] = cmplx(cos(PHI0_F[i]), -sin(PHI0_F[i]));
        }
    }

    // ---- shared carve (FLAT; mirror gb_sighet_fstat_shared_bytes) ---------
    size_t szA, szB, szC, szBk, szD, szE, szF, szCI, szG;
    gb_sighet_v5_region_sizes(n_nodes, n_knots, nchannels,
                              m_active_half_width, N_sparse_t, band_len,
                              &szA, &szB, &szC, &szBk, &szD, &szE, &szF,
                              &szCI, &szG);
    (void) szG;

    char *base = (char *) shared_mem;
    const size_t oB  = szA;
    const size_t oC  = oB + szB;
    const size_t oBk = oC + szC;
    const size_t oD  = oBk + szBk;
    const size_t oE  = oD + szD;
    const size_t oF  = oE + szE;
    const size_t oCI = oF + szF;
    const size_t oG  = oCI + szCI;

    double *params_c = (double *) base;
    double *params_r = params_c + N_PARAMS_MAX;
    double *t_nodes  = (double *) (base + oB);
    double *dlnA     = (double *) (base + oC);
    double *dphi     = dlnA + (size_t) nchannels * n_nodes;
    double *cA1      = dphi + (size_t) nchannels * n_nodes;
    double *cA2      = cA1  + (size_t) nchannels * n_nodes;
    double *cA3      = cA2  + (size_t) nchannels * n_nodes;
    double *cP1      = cA3  + (size_t) nchannels * n_nodes;
    double *cP2      = cP1  + (size_t) nchannels * n_nodes;
    double *cP3      = cP2  + (size_t) nchannels * n_nodes;
    double *t_knots  = (double *) (base + oBk);
    const int n_fit_max = (band_len > 0)
                        ? n_nodes
                        : ((n_knots > n_nodes) ? n_knots : n_nodes);
    double *B_b      = (double *) (base + oD);
    double *pcr      = B_b + n_fit_max;
    cmplx  *tdi_c    = (cmplx *) (base + oE);
    cmplx  *tdi_r    = tdi_c + (size_t) nchannels * n_nodes;
    double *phiun_c  = (double *) (tdi_r + (size_t) nchannels * n_nodes);
    double *phiun_r  = phiun_c + n_nodes;
    double *amp_y    = phiun_r + n_nodes;
    double *ph_y     = amp_y + n_nodes;
    double *flip     = ph_y + n_nodes;
    double *pjump    = flip + n_nodes;
    int    *count    = (int *) (pjump + n_nodes);
    bool   *fix_c    = (bool *) (count + n_nodes);
    double *rk_re    = (double *) (base + oF);
    double *rk_im    = rk_re + (size_t) nchannels * n_knots;
    double *cR1 = nullptr, *cR2 = nullptr, *cR3 = nullptr;
    double *cI1 = nullptr, *cI2 = nullptr, *cI3 = nullptr;
    if (band_len <= 0) {
        cR1 = (double *) (base + oCI);
        cR2 = cR1 + (size_t) nchannels * n_knots;
        cR3 = cR2 + (size_t) nchannels * n_knots;
        cI1 = cR3 + (size_t) nchannels * n_knots;
        cI2 = cI1 + (size_t) nchannels * n_knots;
        cI3 = cI2 + (size_t) nchannels * n_knots;
    }
    // G: per-stage r_pix (re + im) slabs, then the shared mask rows.
    double *rpix_all = (double *) (base + oG);
    const size_t stage_stride = 2 * (size_t) nchannels * N_sparse_t;
    unsigned long long *mask_sh =
        (unsigned long long *) (rpix_all + (size_t) n_stages * stage_stride);

    const double TWO_PI = 2.0 * M_PI;

    // ========================================================================
    // NODE-STAGE LOOP: one full v5 P1 (node ratios) + P2 (fixed-knot
    // resample) + P3 (banded / spline r_pix) pass per stage, writing into
    // that stage's r_pix slab. Everything inside is spliced verbatim from
    // gb_signal_het_v5_score_one_source; the ONLY changes are the basis
    // overrides on params_c and the stage-offset r_pix targets.
    // ========================================================================
    for (int st = 0; st < n_stages; ++st)
    {
        double *rpix_re = rpix_all + (size_t) st * stage_stride;
        double *rpix_im = rpix_re + (size_t) nchannels * N_sparse_t;

        // ---- params + node grid -------------------------------------------
        for (int i = THREAD_START_X; i < nparams; i += BLOCK_INCR_X) {
            params_c[i] = params_cand_all[(size_t) bin_i * nparams + i];
            params_r[i] = params_ref_all[(size_t) data_idx * nparams + i];
        }
        CUDA_SYNC_THREADS;
        if (THREAD_ZERO) {
            // Basis-filter overrides (GB convention indices, exactly the
            // chunked F-stat kernel's IDX_A/IDX_PHI0/IDX_IOTA/IDX_PSI).
            params_c[0] = GB_FSTAT_BASIS_AMP;
            params_c[4] = phi0_st[st];
            params_c[5] = 0.5 * M_PI;
            params_c[6] = psi_st[st];
        }
        CUDA_SYNC_THREADS;
        const double dt_node = T_obs / (double) (n_nodes - 1);
        for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X)
            t_nodes[k] = t_start + (double) k * dt_node;
        CUDA_SYNC_THREADS;

        // ---- raw TDI at the nodes: candidate basis, then reference --------
        tof->get_tdi_raw(tdi_c, phiun_c, params_c, t_nodes, n_nodes, bin_i,
                         nchannels);
        CUDA_SYNC_THREADS;
        tof->get_tdi_raw(tdi_r, phiun_r, params_r, t_nodes, n_nodes, bin_i,
                         nchannels);
        CUDA_SYNC_THREADS;

        // ---- per-channel node ratios --------------------------------------
        // FLIP-FREE positive-envelope extraction (F-stat only; v5's
        // in-model path is untouched). The shared
        // new_extract_amplitude_and_phase carries a sign-flip detector
        // (count/flip/pjump: a curvature test at interior amplitude
        // minima) whose OUTPUT CONTRACT is a SIGNED smooth envelope --
        // As = flip * |M| goes negative past a detected zero crossing
        // (flips are cumsum'd along the series) with the compensating pi
        // carried in the phase. This node stage consumes amplitude through
        // ``log(max(a, 1e-2 * amax))``: every negative node is clamped to
        // the floor, so ONE fired flip corrupts the amplitude of the
        // ENTIRE remaining series. The in-model path never trips this
        // (physical generic-iota candidates have null-free envelopes; the
        // detector never fires), but the F-stat basis filters are LINEARLY
        // polarized (iota = pi/2) -- their antenna-pattern envelopes
        // genuinely cross zero, so on long windows the detector fires
        // legitimately and the psi = 0 stage collapses. Measured
        // (2026-08-11, first GPU run + CPU reproduction on the SAME 90-d
        // grid, V4_NT=540 V4_NF=1440, numerically identical on both
        // backends): center-row N rel [4.2e-2, ~5e-5, 2.6e-1, ~1e-4],
        // M rel up to 0.86, while fstat_mode 0 == 1 to 6e-10 (|M|, hence
        // the flip pattern, is invariant to phi0 -- which is why the
        // recombination gate stayed green through it). The 15-d gate grid
        // never fires the detector, which is how it passed pre-fix.
        //
        // Fix: extract with the POSITIVE-envelope convention -- amp = |M|,
        // phase = -atan2(Im, Re) - remainder(phi_ref, 2 pi) -- which is
        // EXACTLY the shared routine's output when no flip fires (flip = 1,
        // pjump = 0), promoted from accident to invariant: branch-free and
        // backend-independent. The cost is that a genuine envelope zero is
        // represented as a positive cusp (V-dip + pi phase step between
        // nodes) instead of a smooth signed crossing; the fit error is
        // localized to the null, where the filter's own |r| (and hence the
        // fold weight of the error) is smallest. gb_sighet_fstat_parity.py
        // gates this representation on both the 15-d and 90-d grids.
        const double df0   = params_c[f0_idx]  - params_r[f0_idx];
        const double dfdot = params_c[fdot_idx] - params_r[fdot_idx];
        (void) count; (void) fix_c; (void) pjump;
        for (int c = 0; c < nchannels; ++c)
        {
            for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X) {
                const cmplx Mv = tdi_c[(size_t) c * n_nodes + k];
                amp_y[k] = gcmplx::abs(Mv);
                ph_y[k]  = -atan2(Mv.imag(), Mv.real())
                           - remainder(phiun_c[k], 2.0 * M_PI);
            }
            CUDA_SYNC_THREADS;
            tof->new_unwrap_phase(flip, n_nodes, ph_y);
            CUDA_SYNC_THREADS;
            if (THREAD_ZERO) {
                double amax = 0.0;
                for (int k = 0; k < n_nodes; ++k)
                    if (amp_y[k] > amax) amax = amp_y[k];
                pcr[0] = (amax > 1e-300) ? 1e-2 * amax : 1e-300;
            }
            CUDA_SYNC_THREADS;
            for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X) {
                double a = amp_y[k];
                if (a < pcr[0]) a = pcr[0];
                dlnA[(size_t) c * n_nodes + k] = log(a);
                dphi[(size_t) c * n_nodes + k] = ph_y[k] + phiun_c[k];
            }
            CUDA_SYNC_THREADS;
            // reference (circular frame: null-free envelope, but use the
            // same flip-free extraction for symmetry/determinism)
            for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X) {
                const cmplx Mv = tdi_r[(size_t) c * n_nodes + k];
                amp_y[k] = gcmplx::abs(Mv);
                ph_y[k]  = -atan2(Mv.imag(), Mv.real())
                           - remainder(phiun_r[k], 2.0 * M_PI);
            }
            CUDA_SYNC_THREADS;
            tof->new_unwrap_phase(flip, n_nodes, ph_y);
            CUDA_SYNC_THREADS;
            if (THREAD_ZERO) {
                double amax = 0.0;
                for (int k = 0; k < n_nodes; ++k)
                    if (amp_y[k] > amax) amax = amp_y[k];
                pcr[0] = (amax > 1e-300) ? 1e-2 * amax : 1e-300;
            }
            CUDA_SYNC_THREADS;
            for (int k = THREAD_START_X; k < n_nodes; k += BLOCK_INCR_X) {
                double a = amp_y[k];
                if (a < pcr[0]) a = pcr[0];
                const double tau = t_nodes[k] - t_start;
                double dl = dlnA[(size_t) c * n_nodes + k] - log(a);
                // belt-and-braces: the basis-frame reference keeps physical
                // |dlnA| at antenna-pattern scale; anything beyond +-30 is a
                // null/extraction artefact (see the amplitude-scale note in
                // the header).
                if (dl >  30.0) dl =  30.0;
                if (dl < -30.0) dl = -30.0;
                dlnA[(size_t) c * n_nodes + k] = dl;
                dphi[(size_t) c * n_nodes + k] -=
                    ph_y[k] + phiun_r[k]
                    + TWO_PI * (df0 * tau + 0.5 * dfdot * tau * tau);
            }
            CUDA_SYNC_THREADS;
            if (THREAD_ZERO) {
                double *dp = dphi + (size_t) c * n_nodes;
                for (int k = 1; k < n_nodes; ++k) {
                    double d = dp[k] - dp[k - 1];
                    while (d >  M_PI) { dp[k] -= TWO_PI; d = dp[k] - dp[k - 1]; }
                    while (d < -M_PI) { dp[k] += TWO_PI; d = dp[k] - dp[k - 1]; }
                }
            }
            CUDA_SYNC_THREADS;
            wdm_fit_cubic_spline(t_nodes, dlnA + (size_t) c * n_nodes,
                                 cA1 + (size_t) c * n_nodes,
                                 cA2 + (size_t) c * n_nodes,
                                 cA3 + (size_t) c * n_nodes,
                                 B_b, pcr, n_nodes, CUBIC_SPLINE_LINEAR_SPACING);
            CUDA_SYNC_THREADS;
            wdm_fit_cubic_spline(t_nodes, dphi + (size_t) c * n_nodes,
                                 cP1 + (size_t) c * n_nodes,
                                 cP2 + (size_t) c * n_nodes,
                                 cP3 + (size_t) c * n_nodes,
                                 B_b, pcr, n_nodes, CUBIC_SPLINE_LINEAR_SPACING);
            CUDA_SYNC_THREADS;
        }

        // ---- V4 fixed-knot resample ---------------------------------------
        const double dt_knot = T_obs / (double) (n_knots - 1);
        for (int k = THREAD_START_X; k < n_knots; k += BLOCK_INCR_X)
            t_knots[k] = t_start + (double) k * dt_knot;
        CUDA_SYNC_THREADS;

        for (int idx = THREAD_START_X; idx < nchannels * n_knots;
             idx += BLOCK_INCR_X)
        {
            const int    c   = idx / n_knots;
            const int    k   = idx % n_knots;
            const double t   = t_knots[k];
            const double tau = t - t_start;
            int seg = (int) (tau / dt_node);
            if (seg < 0)           seg = 0;
            if (seg > n_nodes - 2) seg = n_nodes - 2;
            const double dx  = t - t_nodes[seg];
            const double dx2 = dx * dx;
            const size_t o   = (size_t) c * n_nodes + seg;
            const double lA  = dlnA[o] + cA1[o] * dx + cA2[o] * dx2
                             + cA3[o] * dx2 * dx;
            const double ph  = dphi[o] + cP1[o] * dx + cP2[o] * dx2
                             + cP3[o] * dx2 * dx
                             + TWO_PI * (df0 * tau + 0.5 * dfdot * tau * tau);
            // NOTE: direct cos/sin, never gcmplx::polar (signed-rho NaN trap).
            const double amp = exp(lA);
            rk_re[(size_t) c * n_knots + k] = amp * cos(ph);
            rk_im[(size_t) c * n_knots + k] = amp * sin(ph);
        }
        CUDA_SYNC_THREADS;

        for (int c = 0; (band_len <= 0) && c < nchannels; ++c)
        {
            wdm_fit_cubic_spline(t_knots, rk_re + (size_t) c * n_knots,
                                 cR1 + (size_t) c * n_knots,
                                 cR2 + (size_t) c * n_knots,
                                 cR3 + (size_t) c * n_knots,
                                 B_b, pcr, n_knots, CUBIC_SPLINE_LINEAR_SPACING);
            CUDA_SYNC_THREADS;
            wdm_fit_cubic_spline(t_knots, rk_im + (size_t) c * n_knots,
                                 cI1 + (size_t) c * n_knots,
                                 cI2 + (size_t) c * n_knots,
                                 cI3 + (size_t) c * n_knots,
                                 B_b, pcr, n_knots, CUBIC_SPLINE_LINEAR_SPACING);
            CUDA_SYNC_THREADS;
        }

        // ---- r at the sparse WDM sample times (this stage's slab) ---------
        for (int idx = THREAD_START_X; (band_len > 0)
             && idx < nchannels * N_sparse_t; idx += BLOCK_INCR_X)
        {
            const int c = idx / N_sparse_t;
            const int b = idx % N_sparse_t;
            const int j0 = band_j0[b];
            double re = 0.0, im = 0.0;
            const size_t o = (size_t) c * n_knots;
            for (int j = 0; j < band_len; ++j) {
                const int kk = j0 + j;
                if (kk < 0 || kk >= n_knots) continue;
                const double w = band_w[(size_t) b * band_len + j];
                re += w * rk_re[o + kk];
                im += w * rk_im[o + kk];
            }
            rpix_re[idx] = re;
            rpix_im[idx] = im;
        }
        CUDA_SYNC_THREADS;

        for (int idx = THREAD_START_X; (band_len <= 0)
             && idx < nchannels * N_sparse_t; idx += BLOCK_INCR_X)
        {
            const int c = idx / N_sparse_t;
            const int b = idx % N_sparse_t;
            const int n_global = ind_min_t + n_sparse_local_arr[b];
            const double t = t_start + (double) n_global * (double) Nf * dt;
            int seg = (int) ((t - t_start) / dt_knot);
            if (seg < 0)           seg = 0;
            if (seg > n_knots - 2) seg = n_knots - 2;
            const double dx  = t - t_knots[seg];
            const double dx2 = dx * dx;
            const size_t o   = (size_t) c * n_knots + seg;
            const double re  = rk_re[o] + cR1[o] * dx + cR2[o] * dx2
                             + cR3[o] * dx2 * dx;
            const double im  = rk_im[o] + cI1[o] * dx + cI2[o] * dx2
                             + cI3[o] * dx2 * dx;
            rpix_re[idx] = re;
            rpix_im[idx] = im;
        }
        CUDA_SYNC_THREADS;
    } // end stage st

    // ---- active m-band around the CANDIDATE carrier, clipped to the
    // ---- reference's compact window (exact zeros beyond it) ---------------
    const double f0_cand =
        params_cand_all[(size_t) bin_i * nparams + f0_idx];
    const int w0 = ind_min_f + (w_lo_arr != nullptr ? w_lo_arr[data_idx] : 0);
    int m_clip_lo = w0;
    int m_clip_hi = w0 + W_slab - 1;
    if (m_clip_lo < ind_min_f)                 m_clip_lo = ind_min_f;
    if (m_clip_hi > ind_min_f + Nf_active - 1) m_clip_hi = ind_min_f + Nf_active - 1;
    const int m_floor = (int) floor(f0_cand / layer_df);
    int m_active[GB_SIGHET_M_ACTIVE_MAX];
    for (int im = 0; im < M; ++im) {
        int m_g = m_floor + (im - m_active_half_width);
        if (m_g < m_clip_lo) m_g = m_clip_lo;
        if (m_g > m_clip_hi) m_g = m_clip_hi;
        m_active[im] = m_g;
    }

    // ---- stage the mask rows (shared by every stage and filter) -----------
    const int n_rows = nchannels * M;
    for (int idx = THREAD_START_X; idx < n_rows * nwords; idx += BLOCK_INCR_X)
    {
        const int row     = idx / nwords;
        const int w       = idx % nwords;
        const int c       = row / M;
        const int m_local = m_active[row % M] - w0;
        mask_sh[idx] = c0_mask_all[
            (((size_t) data_idx * nchannels + c) * W_slab
             + (size_t) m_local) * nwords + w];
    }
    CUDA_SYNC_THREADS;

    // ---- bin-fold: the v5 folds generalized to the 4 filter (pairs) -------
    const double Dn = (double) stride;
    for (int k = 0; k < GB_FSTAT_N_FILTERS; ++k) N_partial[k] = 0.0;
    for (int k = 0; k < GB_FSTAT_N_M_UPPER;  ++k) M_partial[k] = 0.0;

    const int n_dh = nchannels * M * N_sparse_t;
    for (int idx = THREAD_START_X; idx < n_dh; idx += BLOCK_INCR_X)
    {
        const int c  = idx / (M * N_sparse_t);
        const int im = (idx / N_sparse_t) % M;
        const int b  = idx % N_sparse_t;
        const int m_local = m_active[im] - w0;
        const size_t coef_i = ((size_t) data_idx * nchannels + c)
                              * W_slab * N_sparse_t
                              + (size_t) m_local * N_sparse_t + b;
        const unsigned long long *mrow =
            mask_sh + (size_t) (c * M + im) * nwords;
        cmplx f_st[GB_FSTAT_MAX_STAGES];
        for (int st = 0; st < n_stages; ++st) {
            const double *rp = rpix_all + (size_t) st * stage_stride;
            cmplx r, dr;
            gb_sighet_v5_r_dr(mrow, rp + (size_t) c * N_sparse_t,
                              rp + (size_t) nchannels * N_sparse_t
                                 + (size_t) c * N_sparse_t,
                              b, N_sparse_t, Dn, &r, &dr);
            f_st[st] = A0_all[coef_i] * r + A1_all[coef_i] * dr;
        }
        if (n_stages == 2) {
            // Folded: alpha = {+1, -1, +i, -i} on stages {0, 1, 0, 1},
            // applied as EXACT component picks (Re(i z) = -Im z). Replaces
            // 4 complex multiplies per pixel by cos/sin-valued constants --
            // and removes their cos(3pi/2) = -1.8e-16 impurity while at it.
            N_partial[0] += f_st[0].real();
            N_partial[1] -= f_st[1].real();
            N_partial[2] -= f_st[0].imag();
            N_partial[3] += f_st[1].imag();
        } else {
            for (int fi = 0; fi < GB_FSTAT_N_FILTERS; ++fi)
                N_partial[fi] += (alpha[fi] * f_st[s_of[fi]]).real();
        }
    }

    if (tdi_type == 0)
    {
        const int n_hh = nchannels * nchannels * M * N_sparse_t;
        for (int idx = THREAD_START_X; idx < n_hh; idx += BLOCK_INCR_X)
        {
            const int c  = idx / (nchannels * M * N_sparse_t);
            const int c2 = (idx / (M * N_sparse_t)) % nchannels;
            const int im = (idx / N_sparse_t) % M;
            const int b  = idx % N_sparse_t;
            const int m_local = m_active[im] - w0;
            const unsigned long long *mrow_c =
                mask_sh + (size_t) (c * M + im) * nwords;
            const unsigned long long *mrow_c2 =
                mask_sh + (size_t) (c2 * M + im) * nwords;
            cmplx r1[GB_FSTAT_MAX_STAGES], dr1[GB_FSTAT_MAX_STAGES];
            cmplx r2[GB_FSTAT_MAX_STAGES], dr2[GB_FSTAT_MAX_STAGES];
            for (int st = 0; st < n_stages; ++st) {
                const double *rp = rpix_all + (size_t) st * stage_stride;
                gb_sighet_v5_r_dr(mrow_c, rp + (size_t) c * N_sparse_t,
                                  rp + (size_t) nchannels * N_sparse_t
                                     + (size_t) c * N_sparse_t,
                                  b, N_sparse_t, Dn, &r1[st], &dr1[st]);
                gb_sighet_v5_r_dr(mrow_c2, rp + (size_t) c2 * N_sparse_t,
                                  rp + (size_t) nchannels * N_sparse_t
                                     + (size_t) c2 * N_sparse_t,
                                  b, N_sparse_t, Dn, &r2[st], &dr2[st]);
            }
            const size_t coef_i =
                (((size_t) data_idx * nchannels + c) * nchannels + c2)
                * W_slab * N_sparse_t
                + (size_t) m_local * N_sparse_t + b;
            const cmplx b0 = B0_all[coef_i];
            const cmplx b1 = B1_all[coef_i];
            cmplx b0n(0.0, 0.0), b1n(0.0, 0.0);
            if (project_real) {
                b0n = B0nc_all[coef_i];
                b1n = B1nc_all[coef_i];
            }
            if (n_stages == 2) {
                // ---- folded fast path (EXACT restructure) -------------
                // The pair loop's expensive core
                //   K(si,sj) = b0 conj(r1_si) r2_sj
                //            + b1 (conj(r1_si) dr2_sj + conj(dr1_si) r2_sj)
                // takes only the 4 (si,sj) stage combos, but the generic
                // loop computed it 10x (once per filter pair) and rotated
                // each by conj(alpha_i) alpha_j. Compute the 4 cores once;
                // every pair is then a signed Re/Im pick, since folded
                // conj(alpha_i) alpha_j is in {+1, -1, +i, -i} (component
                // picks are exact -- no cos/sin constants). The anomalous
                // (project_real) part rotates by alpha_i alpha_j instead,
                // hence its OWN pick table: pairs (2,2), (2,3), (3,3)
                // carry the b0/b1 core with the SAME sign as (0,0), (0,1),
                // (1,1) but the ANOMALOUS core with the OPPOSITE sign --
                // exactly the complex-Gram structure. Do NOT "simplify"
                // the two tables into one. gb_sighet_fstat_parity.py
                // (folded vs 4-filter mode) is the gate.
                cmplx K[2][2];
                for (int si = 0; si < 2; ++si)
                    for (int sj = 0; sj < 2; ++sj)
                        K[si][sj] =
                            b0 * (gcmplx::conj(r1[si]) * r2[sj])
                            + b1 * (gcmplx::conj(r1[si]) * dr2[sj]
                                    + gcmplx::conj(dr1[si]) * r2[sj]);
                double v10[GB_FSTAT_N_M_UPPER];
                v10[0] =  K[0][0].real();
                v10[1] = -K[0][1].real();
                v10[2] = -K[0][0].imag();
                v10[3] =  K[0][1].imag();
                v10[4] =  K[1][1].real();
                v10[5] =  K[1][0].imag();
                v10[6] = -K[1][1].imag();
                v10[7] =  K[0][0].real();
                v10[8] = -K[0][1].real();
                v10[9] =  K[1][1].real();
                if (project_real) {
                    cmplx Kn[2][2];
                    for (int si = 0; si < 2; ++si)
                        for (int sj = 0; sj < 2; ++sj)
                            Kn[si][sj] =
                                b0n * (r1[si] * r2[sj])
                                + b1n * (r1[si] * dr2[sj]
                                         + dr1[si] * r2[sj]);
                    v10[0] += Kn[0][0].real();
                    v10[1] -= Kn[0][1].real();
                    v10[2] -= Kn[0][0].imag();
                    v10[3] += Kn[0][1].imag();
                    v10[4] += Kn[1][1].real();
                    v10[5] += Kn[1][0].imag();
                    v10[6] -= Kn[1][1].imag();
                    v10[7] -= Kn[0][0].real();
                    v10[8] += Kn[0][1].real();
                    v10[9] -= Kn[1][1].real();
                }
                for (int k = 0; k < GB_FSTAT_N_M_UPPER; ++k)
                    M_partial[k] += v10[k];
                continue;
            }
            for (int fi = 0; fi < GB_FSTAT_N_FILTERS; ++fi) {
                for (int fj = fi; fj < GB_FSTAT_N_FILTERS; ++fj) {
                    const int si = s_of[fi];
                    const int sj = s_of[fj];
                    cmplx v = gcmplx::conj(alpha[fi]) * alpha[fj]
                        * (b0 * (gcmplx::conj(r1[si]) * r2[sj])
                           + b1 * (gcmplx::conj(r1[si]) * dr2[sj]
                                   + gcmplx::conj(dr1[si]) * r2[sj]));
                    if (project_real) {
                        v += alpha[fi] * alpha[fj]
                            * (b0n * (r1[si] * r2[sj])
                               + b1n * (r1[si] * dr2[sj] + dr1[si] * r2[sj]));
                    }
                    M_partial[fi * GB_FSTAT_N_FILTERS
                              - (fi * (fi + 1)) / 2 + fj] += v.real();
                }
            }
        }
    }
    else
    {
        const int n_hh = nchannels * M * N_sparse_t;
        for (int idx = THREAD_START_X; idx < n_hh; idx += BLOCK_INCR_X)
        {
            const int c  = idx / (M * N_sparse_t);
            const int im = (idx / N_sparse_t) % M;
            const int b  = idx % N_sparse_t;
            const int m_local = m_active[im] - w0;
            const unsigned long long *mrow =
                mask_sh + (size_t) (c * M + im) * nwords;
            cmplx r1[GB_FSTAT_MAX_STAGES], dr1[GB_FSTAT_MAX_STAGES];
            for (int st = 0; st < n_stages; ++st) {
                const double *rp = rpix_all + (size_t) st * stage_stride;
                gb_sighet_v5_r_dr(mrow, rp + (size_t) c * N_sparse_t,
                                  rp + (size_t) nchannels * N_sparse_t
                                     + (size_t) c * N_sparse_t,
                                  b, N_sparse_t, Dn, &r1[st], &dr1[st]);
            }
            const size_t coef_i = ((size_t) data_idx * nchannels + c)
                                  * W_slab * N_sparse_t
                                  + (size_t) m_local * N_sparse_t + b;
            const cmplx b0 = B0_all[coef_i];
            const cmplx b1 = B1_all[coef_i];
            cmplx b0n(0.0, 0.0), b1n(0.0, 0.0);
            if (project_real) {
                b0n = B0nc_all[coef_i];
                b1n = B1nc_all[coef_i];
            }
            if (n_stages == 2) {
                // Folded fast path -- identical restructure and pick
                // tables to the TDI_XYZ branch above (see its comment),
                // with r1/dr1 on both sides. K(0,1) != K(1,0) still (the
                // conj sits on the FIRST argument), so all 4 cores are
                // needed here too.
                cmplx K[2][2];
                for (int si = 0; si < 2; ++si)
                    for (int sj = 0; sj < 2; ++sj)
                        K[si][sj] =
                            b0 * (gcmplx::conj(r1[si]) * r1[sj])
                            + b1 * (gcmplx::conj(r1[si]) * dr1[sj]
                                    + gcmplx::conj(dr1[si]) * r1[sj]);
                double v10[GB_FSTAT_N_M_UPPER];
                v10[0] =  K[0][0].real();
                v10[1] = -K[0][1].real();
                v10[2] = -K[0][0].imag();
                v10[3] =  K[0][1].imag();
                v10[4] =  K[1][1].real();
                v10[5] =  K[1][0].imag();
                v10[6] = -K[1][1].imag();
                v10[7] =  K[0][0].real();
                v10[8] = -K[0][1].real();
                v10[9] =  K[1][1].real();
                if (project_real) {
                    cmplx Kn[2][2];
                    for (int si = 0; si < 2; ++si)
                        for (int sj = 0; sj < 2; ++sj)
                            Kn[si][sj] =
                                b0n * (r1[si] * r1[sj])
                                + b1n * (r1[si] * dr1[sj]
                                         + dr1[si] * r1[sj]);
                    v10[0] += Kn[0][0].real();
                    v10[1] -= Kn[0][1].real();
                    v10[2] -= Kn[0][0].imag();
                    v10[3] += Kn[0][1].imag();
                    v10[4] += Kn[1][1].real();
                    v10[5] += Kn[1][0].imag();
                    v10[6] -= Kn[1][1].imag();
                    v10[7] -= Kn[0][0].real();
                    v10[8] += Kn[0][1].real();
                    v10[9] -= Kn[1][1].real();
                }
                for (int k = 0; k < GB_FSTAT_N_M_UPPER; ++k)
                    M_partial[k] += v10[k];
                continue;
            }
            for (int fi = 0; fi < GB_FSTAT_N_FILTERS; ++fi) {
                for (int fj = fi; fj < GB_FSTAT_N_FILTERS; ++fj) {
                    const int si = s_of[fi];
                    const int sj = s_of[fj];
                    cmplx v = gcmplx::conj(alpha[fi]) * alpha[fj]
                        * (b0 * (gcmplx::conj(r1[si]) * r1[sj])
                           + b1 * (gcmplx::conj(r1[si]) * dr1[sj]
                                   + gcmplx::conj(dr1[si]) * r1[sj]));
                    if (project_real) {
                        v += alpha[fi] * alpha[fj]
                            * (b0n * (r1[si] * r1[sj])
                               + b1n * (r1[si] * dr1[sj] + dr1[si] * r1[sj]));
                    }
                    M_partial[fi * GB_FSTAT_N_FILTERS
                              - (fi * (fi + 1)) / 2 + fj] += v.real();
                }
            }
        }
    }
}


#ifdef __CUDACC__
CUDA_KERNEL
void gb_signal_het_fstat_get_ll_kernel(
    GBTDIonTheFly *tdi_on_fly,
    double *N_out, double *M_out,
    unsigned long long *c0_mask_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    int    *n_sparse_local_arr,
    double *band_w, int *band_j0, int band_len,
    double *params_cand_all, double *params_ref_all,
    int    *data_index_all, const int *w_lo_arr, int fstat_mode,
    int num_bin, int n_nodes, int n_knots, int nparams, int f0_idx, int fdot_idx,
    int Nf, int Nf_active, int W_slab, int N_sparse_t, int stride,
    int ind_min_t, int ind_min_f, int m_active_half_width,
    double layer_df, double dt, double T_obs, double t_start,
    int nchannels, int tdi_type, int project_real)
{
    extern CUDA_SHARED char shared_mem[];

    // device-local construction so the vtable is a DEVICE vtable
    GBTDIonTheFly tof(tdi_on_fly->orbits, tdi_on_fly->tdi_config,
                      tdi_on_fly->T, tdi_on_fly->t_ref);

    for (int bin_i = BLOCK_START_X; bin_i < num_bin; bin_i += GRID_INCR_X)
    {
        double N_partial[GB_FSTAT_N_FILTERS];
        double M_partial[GB_FSTAT_N_M_UPPER];
        gb_signal_het_fstat_score_one_source(
            N_partial, M_partial,
            band_w, band_j0, band_len,
            &tof, (void *) shared_mem,
            c0_mask_all, A0_all, A1_all, B0_all, B1_all,
            B0nc_all, B1nc_all,
            n_sparse_local_arr,
            params_cand_all, params_ref_all, w_lo_arr,
            data_index_all[bin_i], bin_i, fstat_mode,
            n_nodes, n_knots, nparams, f0_idx, fdot_idx,
            Nf, Nf_active, W_slab, N_sparse_t, stride,
            ind_min_t, ind_min_f, m_active_half_width,
            layer_df, dt, T_obs, t_start,
            nchannels, tdi_type, project_real);

        // Sequential block reductions (block_reduce_scalar syncs at entry,
        // so the shared cub temp storage is safely reused call to call).
        for (int k = 0; k < GB_FSTAT_N_FILTERS; ++k)
        {
            const double s = block_reduce_scalar(N_partial[k]);
            if (THREAD_ZERO)
                N_out[(size_t) bin_i * GB_FSTAT_N_FILTERS + k] = 0.5 * s;
        }
        for (int k = 0; k < GB_FSTAT_N_M_UPPER; ++k)
        {
            const double s = block_reduce_scalar(M_partial[k]);
            if (THREAD_ZERO)
                M_out[(size_t) bin_i * GB_FSTAT_N_M_UPPER + k] = 0.5 * s;
        }
        CUDA_SYNC_THREADS;
    }
}
#endif


void GBComputationGroup::gb_signal_het_fstat_get_ll_wrap(
    GBTDIonTheFly *tdi_on_fly,
    double *N_out, double *M_out,
    unsigned long long *c0_mask_all,
    cmplx  *A0_all, cmplx *A1_all,
    cmplx  *B0_all, cmplx *B1_all,
    cmplx  *B0nc_all, cmplx *B1nc_all,
    int    *n_sparse_local_arr,
    double *band_w, int *band_j0, int band_len,
    double *params_cand_all, double *params_ref_all,
    int    *data_index_all, int *w_lo_arr,
    int     num_bin, int num_data,
    int     n_nodes, int n_knots, int nparams, int f0_idx, int fdot_idx,
    int     Nf, int Nt, int Nf_active, int W_slab, int Nt_active,
    int     Nt_layer, int N_sparse_t, int stride,
    int     ind_min_t, int ind_min_f,
    int     m_active_half_width,
    double  layer_df, double dt,
    double  T_obs, double t_start,
    int     nchannels, int tdi_type, int project_real,
    int     fstat_mode)
{
    gb_sighet_check_m_half(m_active_half_width);
    if (n_nodes < 4) {
        throw std::invalid_argument(
            "[gb_signal_het_fstat_get_ll_wrap] n_nodes must be >= 4 "
            "(cubic spline fit).");
    }
    if (Nt_layer * stride != Nt) {
        throw std::invalid_argument(
            "[gb_signal_het_fstat_get_ll_wrap] Nt_layer * stride != Nt.");
    }
    if (fstat_mode != 0 && fstat_mode != 1) {
        throw std::invalid_argument(
            "[gb_signal_het_fstat_get_ll_wrap] fstat_mode must be 0 "
            "(2 node stages + exact phi0 rotation, production) or 1 "
            "(4 independent stages, the recombination self-check).");
    }
    if (W_slab <= 0 || W_slab > Nf_active) {
        throw std::invalid_argument(
            "[gb_signal_het_fstat_get_ll_wrap] W_slab must be in "
            "[1, Nf_active] (compact per-reference stash width; pass "
            "Nf_active + all-zero w_lo for a full-band stash).");
    }
    (void) num_data; (void) Nt_active;

    const int n_stages = (fstat_mode == 1) ? 4 : 2;
    const size_t shared_bytes = gb_sighet_fstat_shared_bytes(
        n_nodes, n_knots, nchannels, m_active_half_width, N_sparse_t,
        band_len, n_stages);

#ifdef __CUDACC__
    // Validate the shared budget BEFORE any device allocation: an oversized
    // N_sparse_t surfaces as a Python ValueError naming the numbers (and the
    // knob to turn), never as a mid-run ``GPUassert: invalid argument``.
    // The budget scales ~ 48 * n_stages * N_sparse_t B on top of a fixed
    // node/knot arena, so N_sparse_t (SIGHET_NT_LAYER) is the lever.
    gb_sighet_request_shared(
        gb_signal_het_fstat_get_ll_kernel, shared_bytes,
        "gb_signal_het_fstat_get_ll",
        "The budget grows ~ 48 * n_stages * N_sparse_t bytes (n_stages = 2 "
        "at fstat_mode = 0, 4 at mode 1) plus the fixed node/knot arena; "
        "lower SIGHET_NT_LAYER (N_sparse_t) or use fstat_mode = 0. The "
        "Python driver's setup_fstat_references clamp reports the max "
        "supported SIGHET_NT_LAYER for this device.");

    GBTDIonTheFly *gb_host = new GBTDIonTheFly(
        tdi_on_fly->orbits, tdi_on_fly->tdi_config,
        tdi_on_fly->T, tdi_on_fly->t_ref);

    Orbits *d_orbits;
    cudaMalloc(&d_orbits, sizeof(Orbits));
    gpuErrchk(cudaMemcpy(d_orbits, tdi_on_fly->orbits, sizeof(Orbits),
                         cudaMemcpyHostToDevice));

    TDIConfig *d_tdi_config;
    cudaMalloc(&d_tdi_config, sizeof(TDIConfig));
    gpuErrchk(cudaMemcpy(d_tdi_config, tdi_on_fly->tdi_config,
                         sizeof(TDIConfig), cudaMemcpyHostToDevice));

    gb_host->orbits     = d_orbits;
    gb_host->tdi_config = d_tdi_config;

    GBTDIonTheFly *d_gb;
    cudaMalloc(&d_gb, sizeof(GBTDIonTheFly));
    gpuErrchk(cudaMemcpy(d_gb, gb_host, sizeof(GBTDIonTheFly),
                         cudaMemcpyHostToDevice));

    // Opt-in already granted (checked) by gb_sighet_request_shared above.
    gb_signal_het_fstat_get_ll_kernel<<<num_bin, NUM_THREADS_HERE,
                                        shared_bytes>>>(
        d_gb, N_out, M_out,
        c0_mask_all, A0_all, A1_all, B0_all, B1_all,
        B0nc_all, B1nc_all,
        n_sparse_local_arr,
        band_w, band_j0, band_len,
        params_cand_all, params_ref_all, data_index_all, w_lo_arr,
        fstat_mode,
        num_bin, n_nodes, n_knots, nparams, f0_idx, fdot_idx,
        Nf, Nf_active, W_slab, N_sparse_t, stride,
        ind_min_t, ind_min_f, m_active_half_width,
        layer_df, dt, T_obs, t_start,
        nchannels, tdi_type, project_real);

    cudaDeviceSynchronize();
    gpuErrchk(cudaGetLastError());

    gpuErrchk(cudaFree(d_orbits));
    gpuErrchk(cudaFree(d_tdi_config));
    gpuErrchk(cudaFree(d_gb));
    delete gb_host;
#else
    std::vector<char> scratch(shared_bytes);
    for (int bin = 0; bin < num_bin; ++bin)
    {
        double N_partial[GB_FSTAT_N_FILTERS];
        double M_partial[GB_FSTAT_N_M_UPPER];
        gb_signal_het_fstat_score_one_source(
            N_partial, M_partial,
            band_w, band_j0, band_len,
            tdi_on_fly, (void *) scratch.data(),
            c0_mask_all, A0_all, A1_all, B0_all, B1_all,
            B0nc_all, B1nc_all,
            n_sparse_local_arr,
            params_cand_all, params_ref_all, w_lo_arr,
            data_index_all[bin], bin, fstat_mode,
            n_nodes, n_knots, nparams, f0_idx, fdot_idx,
            Nf, Nf_active, W_slab, N_sparse_t, stride,
            ind_min_t, ind_min_f, m_active_half_width,
            layer_df, dt, T_obs, t_start,
            nchannels, tdi_type, project_real);
        for (int k = 0; k < GB_FSTAT_N_FILTERS; ++k)
            N_out[(size_t) bin * GB_FSTAT_N_FILTERS + k] = 0.5 * N_partial[k];
        for (int k = 0; k < GB_FSTAT_N_M_UPPER; ++k)
            M_out[(size_t) bin * GB_FSTAT_N_M_UPPER + k] = 0.5 * M_partial[k];
    }
#endif
}
