{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721495849573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721495849577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 20 14:17:28 2024 " "Processing started: Sat Jul 20 14:17:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721495849577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721495849577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pratica2 -c pratica2 " "Command: quartus_sta pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721495849577 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1721495849747 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1721495850086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1721495850163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1721495850163 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1721495850299 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica2.sdc " "Synopsys Design Constraints File file not found: 'pratica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1721495850321 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1721495850321 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850323 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:ctrl\|g_out controle:ctrl\|g_out " "create_clock -period 1.000 -name controle:ctrl\|g_out controle:ctrl\|g_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850323 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850323 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~30\|datab " "Node \"add_sub_inst\|Add1~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850323 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~30\|combout " "Node \"add_sub_inst\|Add1~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850323 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~32\|dataa " "Node \"buswire_mux_inst\|out\[15\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850323 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~32\|combout " "Node \"buswire_mux_inst\|out\[15\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850323 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~33\|dataa " "Node \"buswire_mux_inst\|out\[15\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850323 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~33\|combout " "Node \"buswire_mux_inst\|out\[15\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850323 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~30\|datab " "Node \"add_sub_inst\|Add0~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850323 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~30\|combout " "Node \"add_sub_inst\|Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850323 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[15\]~33\|datab " "Node \"buswire_mux_inst\|out\[15\]~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850323 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850323 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~28\|dataa " "Node \"add_sub_inst\|Add0~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~28\|combout " "Node \"add_sub_inst\|Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~28\|datad " "Node \"buswire_mux_inst\|out\[14\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~28\|combout " "Node \"buswire_mux_inst\|out\[14\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~29\|datad " "Node \"buswire_mux_inst\|out\[14\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~29\|combout " "Node \"buswire_mux_inst\|out\[14\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~28\|datab " "Node \"add_sub_inst\|Add1~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~28\|combout " "Node \"add_sub_inst\|Add1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[14\]~28\|datac " "Node \"buswire_mux_inst\|out\[14\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850326 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~26\|datab " "Node \"add_sub_inst\|Add0~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~26\|combout " "Node \"add_sub_inst\|Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~26\|datad " "Node \"buswire_mux_inst\|out\[13\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~26\|combout " "Node \"buswire_mux_inst\|out\[13\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~27\|datad " "Node \"buswire_mux_inst\|out\[13\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~27\|combout " "Node \"buswire_mux_inst\|out\[13\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~26\|dataa " "Node \"add_sub_inst\|Add1~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~26\|combout " "Node \"add_sub_inst\|Add1~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[13\]~26\|datab " "Node \"buswire_mux_inst\|out\[13\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850326 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850326 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~24\|dataa " "Node \"add_sub_inst\|Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850327 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~24\|combout " "Node \"add_sub_inst\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850327 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~24\|dataa " "Node \"buswire_mux_inst\|out\[12\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850327 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~24\|combout " "Node \"buswire_mux_inst\|out\[12\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850327 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~25\|datad " "Node \"buswire_mux_inst\|out\[12\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850327 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~25\|combout " "Node \"buswire_mux_inst\|out\[12\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850327 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~24\|dataa " "Node \"add_sub_inst\|Add1~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850327 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~24\|combout " "Node \"add_sub_inst\|Add1~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850327 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[12\]~24\|datad " "Node \"buswire_mux_inst\|out\[12\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850327 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850327 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~22\|datab " "Node \"add_sub_inst\|Add0~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~22\|combout " "Node \"add_sub_inst\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~22\|dataa " "Node \"buswire_mux_inst\|out\[11\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~22\|combout " "Node \"buswire_mux_inst\|out\[11\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~23\|datad " "Node \"buswire_mux_inst\|out\[11\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~23\|combout " "Node \"buswire_mux_inst\|out\[11\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~22\|dataa " "Node \"add_sub_inst\|Add1~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~22\|combout " "Node \"add_sub_inst\|Add1~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[11\]~22\|datad " "Node \"buswire_mux_inst\|out\[11\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850328 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~20\|dataa " "Node \"add_sub_inst\|Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~20\|combout " "Node \"add_sub_inst\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~20\|datab " "Node \"buswire_mux_inst\|out\[10\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~20\|combout " "Node \"buswire_mux_inst\|out\[10\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~21\|datad " "Node \"buswire_mux_inst\|out\[10\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~21\|combout " "Node \"buswire_mux_inst\|out\[10\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~20\|dataa " "Node \"add_sub_inst\|Add1~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~20\|combout " "Node \"add_sub_inst\|Add1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[10\]~20\|datac " "Node \"buswire_mux_inst\|out\[10\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850328 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850328 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~18\|datab " "Node \"add_sub_inst\|Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850329 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~18\|combout " "Node \"add_sub_inst\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850329 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~18\|datab " "Node \"buswire_mux_inst\|out\[9\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850329 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~18\|combout " "Node \"buswire_mux_inst\|out\[9\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850329 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~19\|datac " "Node \"buswire_mux_inst\|out\[9\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850329 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~19\|combout " "Node \"buswire_mux_inst\|out\[9\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850329 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~18\|dataa " "Node \"add_sub_inst\|Add1~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850329 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~18\|combout " "Node \"add_sub_inst\|Add1~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850329 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[9\]~18\|dataa " "Node \"buswire_mux_inst\|out\[9\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850329 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850329 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~16\|dataa " "Node \"add_sub_inst\|Add0~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850330 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~16\|combout " "Node \"add_sub_inst\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850330 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~16\|datab " "Node \"buswire_mux_inst\|out\[8\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850330 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~16\|combout " "Node \"buswire_mux_inst\|out\[8\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850330 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~17\|dataa " "Node \"buswire_mux_inst\|out\[8\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850330 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~17\|combout " "Node \"buswire_mux_inst\|out\[8\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850330 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~16\|dataa " "Node \"add_sub_inst\|Add1~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850330 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~16\|combout " "Node \"add_sub_inst\|Add1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850330 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[8\]~16\|datad " "Node \"buswire_mux_inst\|out\[8\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850330 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850330 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~14\|dataa " "Node \"add_sub_inst\|Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~14\|combout " "Node \"add_sub_inst\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~14\|datab " "Node \"buswire_mux_inst\|out\[7\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~14\|combout " "Node \"buswire_mux_inst\|out\[7\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~15\|datab " "Node \"buswire_mux_inst\|out\[7\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~15\|combout " "Node \"buswire_mux_inst\|out\[7\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~14\|dataa " "Node \"add_sub_inst\|Add1~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~14\|combout " "Node \"add_sub_inst\|Add1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[7\]~14\|dataa " "Node \"buswire_mux_inst\|out\[7\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850331 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~12\|datab " "Node \"add_sub_inst\|Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~12\|combout " "Node \"add_sub_inst\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~12\|datad " "Node \"buswire_mux_inst\|out\[6\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~12\|combout " "Node \"buswire_mux_inst\|out\[6\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~13\|datab " "Node \"buswire_mux_inst\|out\[6\]~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~13\|combout " "Node \"buswire_mux_inst\|out\[6\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~12\|datab " "Node \"add_sub_inst\|Add1~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~12\|combout " "Node \"add_sub_inst\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[6\]~12\|datac " "Node \"buswire_mux_inst\|out\[6\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850331 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850331 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~10\|datab " "Node \"add_sub_inst\|Add0~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~10\|combout " "Node \"add_sub_inst\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~10\|datab " "Node \"buswire_mux_inst\|out\[5\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~10\|combout " "Node \"buswire_mux_inst\|out\[5\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~11\|datad " "Node \"buswire_mux_inst\|out\[5\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~11\|combout " "Node \"buswire_mux_inst\|out\[5\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~10\|datab " "Node \"add_sub_inst\|Add1~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~10\|combout " "Node \"add_sub_inst\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[5\]~10\|dataa " "Node \"buswire_mux_inst\|out\[5\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850332 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~8\|datab " "Node \"add_sub_inst\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~8\|combout " "Node \"add_sub_inst\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~8\|datab " "Node \"buswire_mux_inst\|out\[4\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~8\|combout " "Node \"buswire_mux_inst\|out\[4\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~9\|datab " "Node \"buswire_mux_inst\|out\[4\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~9\|combout " "Node \"buswire_mux_inst\|out\[4\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~8\|datab " "Node \"add_sub_inst\|Add1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~8\|combout " "Node \"add_sub_inst\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[4\]~8\|dataa " "Node \"buswire_mux_inst\|out\[4\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850332 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850332 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~6\|datab " "Node \"add_sub_inst\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~6\|combout " "Node \"add_sub_inst\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~6\|dataa " "Node \"buswire_mux_inst\|out\[3\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~6\|combout " "Node \"buswire_mux_inst\|out\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~7\|dataa " "Node \"buswire_mux_inst\|out\[3\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~7\|combout " "Node \"buswire_mux_inst\|out\[3\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~6\|dataa " "Node \"add_sub_inst\|Add1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~6\|combout " "Node \"add_sub_inst\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[3\]~6\|datab " "Node \"buswire_mux_inst\|out\[3\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850334 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~4\|dataa " "Node \"add_sub_inst\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~4\|combout " "Node \"add_sub_inst\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~4\|datac " "Node \"buswire_mux_inst\|out\[2\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~4\|combout " "Node \"buswire_mux_inst\|out\[2\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~5\|datac " "Node \"buswire_mux_inst\|out\[2\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~5\|combout " "Node \"buswire_mux_inst\|out\[2\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~4\|dataa " "Node \"add_sub_inst\|Add1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~4\|combout " "Node \"add_sub_inst\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[2\]~4\|dataa " "Node \"buswire_mux_inst\|out\[2\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850334 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850334 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~2\|dataa " "Node \"add_sub_inst\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~2\|combout " "Node \"add_sub_inst\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~2\|dataa " "Node \"buswire_mux_inst\|out\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~2\|combout " "Node \"buswire_mux_inst\|out\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~3\|datab " "Node \"buswire_mux_inst\|out\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~3\|combout " "Node \"buswire_mux_inst\|out\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~2\|datab " "Node \"add_sub_inst\|Add1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~2\|combout " "Node \"add_sub_inst\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[1\]~2\|datab " "Node \"buswire_mux_inst\|out\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850335 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~0\|dataa " "Node \"add_sub_inst\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add0~0\|combout " "Node \"add_sub_inst\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~30\|dataa " "Node \"buswire_mux_inst\|out\[0\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~30\|combout " "Node \"buswire_mux_inst\|out\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~31\|datab " "Node \"buswire_mux_inst\|out\[0\]~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~31\|combout " "Node \"buswire_mux_inst\|out\[0\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~0\|datab " "Node \"add_sub_inst\|Add1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_inst\|Add1~0\|combout " "Node \"add_sub_inst\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""} { "Warning" "WSTA_SCC_NODE" "buswire_mux_inst\|out\[0\]~30\|datab " "Node \"buswire_mux_inst\|out\[0\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721495850335 ""}  } { { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 10 -1 0 } } { "mux2tol.v" "" { Text "C:/Verilog/pratica2desenv/mux2tol.v" 5 -1 0 } } { "addSub.v" "" { Text "C:/Verilog/pratica2desenv/addSub.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1721495850335 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1721495850338 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1721495850355 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1721495850366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -71.718 " "Worst-case setup slack is -71.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -71.718     -5068.315 clock  " "  -71.718     -5068.315 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.762       -72.532 controle:ctrl\|g_out  " "   -4.762       -72.532 controle:ctrl\|g_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721495850370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.262 " "Worst-case hold slack is 0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262         0.000 controle:ctrl\|g_out  " "    0.262         0.000 controle:ctrl\|g_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721495850381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1721495850391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1721495850395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -152.380 clock  " "   -1.380      -152.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:ctrl\|g_out  " "    0.500         0.000 controle:ctrl\|g_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721495850399 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1721495850552 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1721495850554 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1721495850581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.614 " "Worst-case setup slack is -30.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.614     -2129.210 clock  " "  -30.614     -2129.210 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.869       -27.914 controle:ctrl\|g_out  " "   -1.869       -27.914 controle:ctrl\|g_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721495850598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553         0.000 controle:ctrl\|g_out  " "    0.553         0.000 controle:ctrl\|g_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721495850619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1721495850626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1721495850640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -152.380 clock  " "   -1.380      -152.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 controle:ctrl\|g_out  " "    0.500         0.000 controle:ctrl\|g_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1721495850652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1721495850652 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1721495850855 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1721495850923 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1721495850930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 165 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721495851147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 20 14:17:31 2024 " "Processing ended: Sat Jul 20 14:17:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721495851147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721495851147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721495851147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721495851147 ""}
