Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: CLOCK_DS18B20_LCD20X4_SO_TO_NHO.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CLOCK_DS18B20_LCD20X4_SO_TO_NHO.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CLOCK_DS18B20_LCD20X4_SO_TO_NHO"
Output Format                      : NGC
Target Device                      : xc3s500e-5-pq208

---- Source Options
Top Module Name                    : CLOCK_DS18B20_LCD20X4_SO_TO_NHO
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/DEM_3BIT_CHON_8KENH.vhd" in Library work.
Architecture behavioral of Entity dem_3bit_chon_8kenh is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/QUET_ANODE_8LED_7DOAN.vhd" in Library work.
Architecture behavioral of Entity quet_anode_8led_7doan is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/DAHOP_8KENH.vhd" in Library work.
Architecture behavioral of Entity dahop_8kenh is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/GIAIMA_7DOAN_ENA.vhd" in Library work.
Architecture behavioral of Entity giaima_7doan_ena is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/LED_STD_TNV.vhd" in Library work.
Architecture behavioral of Entity led_std_tnv is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/LED_STD_TSP.vhd" in Library work.
Architecture behavioral of Entity led_std_ttr is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/DEBOUNCE_BTN.vhd" in Library work.
Architecture behavioral of Entity debounce_btn is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/DEM_8BIT.vhd" in Library work.
Architecture behavioral of Entity dem_8bit is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/HEXTOBCD_8BIT.vhd" in Library work.
Architecture behavioral of Entity hextobcd_8bit is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/GIAIMA_HIENTHI_8LED_7DOAN.vhd" in Library work.
Architecture behavioral of Entity giaima_hienthi_8led_7doan is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/DS18B20_TEMPERATURE.vhd" in Library work.
Architecture behavioral of Entity ds18b20_temperature is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/LCD_GIAI_MA_SO_TO.vhd" in Library work.
Architecture behavioral of Entity lcd_giai_ma_so_to is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/CHIA_10ENA.vhd" in Library work.
Architecture behavioral of Entity chia_10ena is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/DEM_GIOPHUTGIAY.vhd" in Library work.
Architecture behavioral of Entity dem_giophutgiay is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/HEXTOBCD_6BIT.vhd" in Library work.
Architecture behavioral of Entity hextobcd_6bit is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/LCD_20X4_GAN_DULIEU_1SO_TO.vhd" in Library work.
Architecture behavioral of Entity lcd_20x4_gan_dulieu_1so_to is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/LCD_20X4_KHOITAO_HIENTHI_SO_TO.vhd" in Library work.
Architecture behavioral of Entity lcd_20x4_khoitao_hienthi_so_to is up to date.
Compiling vhdl file "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/CLOCK_DS18B20_LCD20X4_SO_TO_NHO.vhd" in Library work.
Entity <clock_ds18b20_lcd20x4_so_to_nho> compiled.
Entity <clock_ds18b20_lcd20x4_so_to_nho> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CLOCK_DS18B20_LCD20X4_SO_TO_NHO> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LED_STD_TNV> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LED_STD_TTR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEBOUNCE_BTN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_8BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <HEXTOBCD_8BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <GIAIMA_HIENTHI_8LED_7DOAN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DS18B20_TEMPERATURE> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LCD_GIAI_MA_SO_TO> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CHIA_10ENA> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_GIOPHUTGIAY> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <HEXTOBCD_6BIT> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LCD_20X4_GAN_DULIEU_1SO_TO> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LCD_20X4_KHOITAO_HIENTHI_SO_TO> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEM_3BIT_CHON_8KENH> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <QUET_ANODE_8LED_7DOAN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DAHOP_8KENH> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <GIAIMA_7DOAN_ENA> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CLOCK_DS18B20_LCD20X4_SO_TO_NHO> in library <work> (Architecture <behavioral>).
Entity <CLOCK_DS18B20_LCD20X4_SO_TO_NHO> analyzed. Unit <CLOCK_DS18B20_LCD20X4_SO_TO_NHO> generated.

Analyzing Entity <LED_STD_TNV> in library <work> (Architecture <Behavioral>).
Entity <LED_STD_TNV> analyzed. Unit <LED_STD_TNV> generated.

Analyzing Entity <LED_STD_TTR> in library <work> (Architecture <Behavioral>).
Entity <LED_STD_TTR> analyzed. Unit <LED_STD_TTR> generated.

Analyzing Entity <DEBOUNCE_BTN> in library <work> (Architecture <Behavioral>).
Entity <DEBOUNCE_BTN> analyzed. Unit <DEBOUNCE_BTN> generated.

Analyzing Entity <DEM_8BIT> in library <work> (Architecture <Behavioral>).
Entity <DEM_8BIT> analyzed. Unit <DEM_8BIT> generated.

Analyzing Entity <HEXTOBCD_8BIT> in library <work> (Architecture <Behavioral>).
Entity <HEXTOBCD_8BIT> analyzed. Unit <HEXTOBCD_8BIT> generated.

Analyzing Entity <GIAIMA_HIENTHI_8LED_7DOAN> in library <work> (Architecture <Behavioral>).
Entity <GIAIMA_HIENTHI_8LED_7DOAN> analyzed. Unit <GIAIMA_HIENTHI_8LED_7DOAN> generated.

Analyzing Entity <DEM_3BIT_CHON_8KENH> in library <work> (Architecture <Behavioral>).
Entity <DEM_3BIT_CHON_8KENH> analyzed. Unit <DEM_3BIT_CHON_8KENH> generated.

Analyzing Entity <QUET_ANODE_8LED_7DOAN> in library <work> (Architecture <Behavioral>).
Entity <QUET_ANODE_8LED_7DOAN> analyzed. Unit <QUET_ANODE_8LED_7DOAN> generated.

Analyzing Entity <DAHOP_8KENH> in library <work> (Architecture <Behavioral>).
Entity <DAHOP_8KENH> analyzed. Unit <DAHOP_8KENH> generated.

Analyzing Entity <GIAIMA_7DOAN_ENA> in library <work> (Architecture <Behavioral>).
Entity <GIAIMA_7DOAN_ENA> analyzed. Unit <GIAIMA_7DOAN_ENA> generated.

Analyzing Entity <DS18B20_TEMPERATURE> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <DS_OUT> in unit <DS18B20_TEMPERATURE> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <DS18B20_TEMPERATURE> analyzed. Unit <DS18B20_TEMPERATURE> generated.

Analyzing Entity <LCD_GIAI_MA_SO_TO> in library <work> (Architecture <Behavioral>).
Entity <LCD_GIAI_MA_SO_TO> analyzed. Unit <LCD_GIAI_MA_SO_TO> generated.

Analyzing Entity <CHIA_10ENA> in library <work> (Architecture <Behavioral>).
Entity <CHIA_10ENA> analyzed. Unit <CHIA_10ENA> generated.

Analyzing Entity <DEM_GIOPHUTGIAY> in library <work> (Architecture <Behavioral>).
Entity <DEM_GIOPHUTGIAY> analyzed. Unit <DEM_GIOPHUTGIAY> generated.

Analyzing Entity <HEXTOBCD_6BIT> in library <work> (Architecture <Behavioral>).
Entity <HEXTOBCD_6BIT> analyzed. Unit <HEXTOBCD_6BIT> generated.

Analyzing Entity <LCD_20X4_GAN_DULIEU_1SO_TO> in library <work> (Architecture <Behavioral>).
Entity <LCD_20X4_GAN_DULIEU_1SO_TO> analyzed. Unit <LCD_20X4_GAN_DULIEU_1SO_TO> generated.

Analyzing Entity <LCD_20X4_KHOITAO_HIENTHI_SO_TO> in library <work> (Architecture <Behavioral>).
INFO:Xst:1433 - Contents of array <LCD_DIS1> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <LCD_DIS2> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <LCD_DIS3> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <LCD_DIS4> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <LCD_20X4_KHOITAO_HIENTHI_SO_TO> analyzed. Unit <LCD_20X4_KHOITAO_HIENTHI_SO_TO> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LED_STD_TNV>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/LED_STD_TNV.vhd".
    Found 16-bit register for signal <Q_REG>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <LED_STD_TNV> synthesized.


Synthesizing Unit <LED_STD_TTR>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/LED_STD_TSP.vhd".
    Found 16-bit register for signal <Q_REG>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <LED_STD_TTR> synthesized.


Synthesizing Unit <DEBOUNCE_BTN>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/DEBOUNCE_BTN.vhd".
    Found finite state machine <FSM_0> for signal <DB_R>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CKHT                      (falling_edge)       |
    | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit register for signal <DL_R>.
    Found 20-bit subtractor for signal <DL_R$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <DEBOUNCE_BTN> synthesized.


Synthesizing Unit <DEM_8BIT>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/DEM_8BIT.vhd".
    Found 8-bit up counter for signal <Q_REG>.
    Summary:
	inferred   1 Counter(s).
Unit <DEM_8BIT> synthesized.


Synthesizing Unit <HEXTOBCD_8BIT>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/HEXTOBCD_8BIT.vhd".
    Found 4-bit comparator greatequal for signal <BCD_HEX_11$cmp_ge0000> created at line 51.
    Found 4-bit comparator greatequal for signal <BCD_HEX_11$cmp_ge0001> created at line 51.
    Found 4-bit comparator greatequal for signal <BCD_HEX_11$cmp_ge0002> created at line 51.
    Found 4-bit comparator greatequal for signal <BCD_HEX_11$cmp_ge0003> created at line 51.
    Found 4-bit comparator greatequal for signal <BCD_HEX_11$cmp_ge0004> created at line 51.
    Found 4-bit adder for signal <BCD_HEX_11_8$add0000> created at line 52.
    Found 4-bit adder for signal <BCD_HEX_11_8$add0001> created at line 52.
    Found 4-bit adder for signal <BCD_HEX_11_8$add0002> created at line 52.
    Found 4-bit adder for signal <BCD_HEX_11_8$add0003> created at line 52.
    Found 4-bit adder for signal <BCD_HEX_11_8$add0004> created at line 52.
    Found 4-bit comparator greatequal for signal <BCD_HEX_15$cmp_ge0000> created at line 54.
    Found 4-bit comparator greatequal for signal <BCD_HEX_15$cmp_ge0001> created at line 54.
    Found 4-bit adder for signal <BCD_HEX_15_12$add0000> created at line 55.
    Found 4-bit adder for signal <BCD_HEX_15_12$add0001> created at line 55.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <HEXTOBCD_8BIT> synthesized.


Synthesizing Unit <DS18B20_TEMPERATURE>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/DS18B20_TEMPERATURE.vhd".
    Found finite state machine <FSM_1> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 56                                             |
    | Inputs             | 31                                             |
    | Outputs            | 13                                             |
    | Clock              | CKHT                      (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <S_RD_BIT>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CKHT                      (rising_edge)        |
    | Clock enable       | STATE$cmp_eq0028          (positive)           |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <S_RST>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CKHT                      (rising_edge)        |
    | Clock enable       | S_RST$and0000             (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <S_WR_BIT_0>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CKHT                      (rising_edge)        |
    | Clock enable       | STATE$cmp_eq0030          (positive)           |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <S_WR_BIT_1>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CKHT                      (rising_edge)        |
    | Clock enable       | STATE$cmp_eq0031          (positive)           |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <WR_STATE_I>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | CKHT                      (rising_edge)        |
    | Clock enable       | WR_STATE_I$not0000        (positive)           |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <DS18B20>.
    Found 1-bit register for signal <DS_PRESENT>.
    Found 1-bit register for signal <DS_ENA>.
    Found 1-bit register for signal <DS_IN>.
    Found 18-bit register for signal <J>.
    Found 18-bit adder for signal <J$add0000> created at line 198.
    Found 4-bit register for signal <PTR>.
    Found 4-bit adder for signal <PTR$share0000> created at line 85.
    Found 18-bit comparator greatequal for signal <STATE$cmp_ge0000> created at line 237.
    Found 12-bit register for signal <TEMP>.
    Found 8-bit register for signal <WR_BYTE>.
    Found 1-bit 8-to-1 multiplexer for signal <WR_BYTE$mux0000> created at line 124.
    Summary:
	inferred   6 Finite State Machine(s).
	inferred  37 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <DS18B20_TEMPERATURE> synthesized.


Synthesizing Unit <LCD_GIAI_MA_SO_TO>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/LCD_GIAI_MA_SO_TO.vhd".
    Found 60x8-bit ROM for signal <MA_SO<0>>.
    Found 59x8-bit ROM for signal <MA_SO<1>>.
    Found 58x8-bit ROM for signal <MA_SO<2>>.
    Found 57x8-bit ROM for signal <MA_SO<3>>.
    Found 56x8-bit ROM for signal <MA_SO<4>>.
    Found 55x8-bit ROM for signal <MA_SO<5>>.
    Found 4x3-bit multiplier for signal <MA_SO_0$mult0000> created at line 57.
    Summary:
	inferred   6 ROM(s).
	inferred   1 Multiplier(s).
Unit <LCD_GIAI_MA_SO_TO> synthesized.


Synthesizing Unit <CHIA_10ENA>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/CHIA_10ENA.vhd".
    Found 19-bit adder for signal <D100HZ_N$addsub0000> created at line 75.
    Found 19-bit register for signal <D100HZ_R>.
    Found 23-bit adder for signal <D10HZ_N$addsub0000> created at line 83.
    Found 23-bit register for signal <D10HZ_R>.
    Found 26-bit adder for signal <D1HZ_N$addsub0000> created at line 89.
    Found 26-bit register for signal <D1HZ_R>.
    Found 16-bit adder for signal <D1KHZ_N$addsub0000> created at line 73.
    Found 16-bit register for signal <D1KHZ_R>.
    Found 6-bit adder for signal <D1MHZ_N$addsub0000> created at line 71.
    Found 6-bit register for signal <D1MHZ_R>.
    Found 22-bit adder for signal <D20HZ_N$addsub0000> created at line 81.
    Found 22-bit register for signal <D20HZ_R>.
    Found 21-bit adder for signal <D25HZ_N$addsub0000> created at line 79.
    Found 21-bit register for signal <D25HZ_R>.
    Found 25-bit adder for signal <D2HZ_N$addsub0000> created at line 87.
    Found 25-bit register for signal <D2HZ_R>.
    Found 20-bit adder for signal <D50HZ_N$addsub0000> created at line 77.
    Found 20-bit register for signal <D50HZ_R>.
    Found 24-bit adder for signal <D5HZ_N$addsub0000> created at line 85.
    Found 24-bit register for signal <D5HZ_R>.
    Summary:
	inferred 202 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
Unit <CHIA_10ENA> synthesized.


Synthesizing Unit <DEM_GIOPHUTGIAY>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/DEM_GIOPHUTGIAY.vhd".
    Found 6-bit up counter for signal <GIAY_R>.
    Found 5-bit up counter for signal <GIO_R>.
    Found 6-bit up counter for signal <PHUT_R>.
    Summary:
	inferred   3 Counter(s).
Unit <DEM_GIOPHUTGIAY> synthesized.


Synthesizing Unit <HEXTOBCD_6BIT>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/HEXTOBCD_6BIT.vhd".
    Found 4-bit comparator greatequal for signal <BCD_HEX_7$cmp_ge0000> created at line 50.
    Found 4-bit comparator greatequal for signal <BCD_HEX_7$cmp_ge0001> created at line 50.
    Found 4-bit comparator greatequal for signal <BCD_HEX_7$cmp_ge0002> created at line 50.
    Found 4-bit adder for signal <BCD_HEX_7_4$add0000> created at line 51.
    Found 4-bit adder for signal <BCD_HEX_7_4$add0001> created at line 51.
    Found 4-bit adder for signal <BCD_HEX_7_4$add0002> created at line 51.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <HEXTOBCD_6BIT> synthesized.


Synthesizing Unit <LCD_20X4_GAN_DULIEU_1SO_TO>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/LCD_20X4_GAN_DULIEU_1SO_TO.vhd".
Unit <LCD_20X4_GAN_DULIEU_1SO_TO> synthesized.


Synthesizing Unit <LCD_20X4_KHOITAO_HIENTHI_SO_TO>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/LCD_20X4_KHOITAO_HIENTHI_SO_TO.vhd".
    Found 64x8-bit ROM for signal <LCD_DB$rom0000> created at line 124.
    Found finite state machine <FSM_7> for signal <LCD_STATE>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 30                                             |
    | Inputs             | 6                                              |
    | Outputs            | 12                                             |
    | Clock              | LCD_CK                    (falling_edge)       |
    | Reset              | LCD_RST                   (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | lcd_initial                                    |
    | Power Up State     | lcd_initial                                    |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6x8-bit ROM for signal <LCD_DB$mux0000> created at line 102.
    Found 1-bit register for signal <LCD_E>.
    Found 1-bit register for signal <LCD_RS>.
    Found 8-bit register for signal <LCD_DB>.
    Found 8-bit 20-to-1 multiplexer for signal <$varindex0000> created at line 147.
    Found 8-bit 20-to-1 multiplexer for signal <$varindex0001> created at line 170.
    Found 8-bit 20-to-1 multiplexer for signal <$varindex0002> created at line 193.
    Found 8-bit 20-to-1 multiplexer for signal <$varindex0003> created at line 216.
    Found 6-bit register for signal <PTR>.
    Found 6-bit adder for signal <PTR$share0000> created at line 92.
    Found 20-bit register for signal <SLX>.
    Found 20-bit adder for signal <SLX$share0000> created at line 92.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <LCD_20X4_KHOITAO_HIENTHI_SO_TO> synthesized.


Synthesizing Unit <DEM_3BIT_CHON_8KENH>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/DEM_3BIT_CHON_8KENH.vhd".
    Found 3-bit up counter for signal <Q_REG>.
    Summary:
	inferred   1 Counter(s).
Unit <DEM_3BIT_CHON_8KENH> synthesized.


Synthesizing Unit <QUET_ANODE_8LED_7DOAN>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/QUET_ANODE_8LED_7DOAN.vhd".
    Found 1-of-8 decoder for signal <ANODE>.
    Summary:
	inferred   1 Decoder(s).
Unit <QUET_ANODE_8LED_7DOAN> synthesized.


Synthesizing Unit <DAHOP_8KENH>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/DAHOP_8KENH.vhd".
    Found 8x1-bit ROM for signal <ENA_GIAIMA_1LED>.
    Found 4-bit 8-to-1 multiplexer for signal <SO_GIAIMA>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <DAHOP_8KENH> synthesized.


Synthesizing Unit <GIAIMA_7DOAN_ENA>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/GIAIMA_7DOAN_ENA.vhd".
Unit <GIAIMA_7DOAN_ENA> synthesized.


Synthesizing Unit <GIAIMA_HIENTHI_8LED_7DOAN>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/GIAIMA_HIENTHI_8LED_7DOAN.vhd".
Unit <GIAIMA_HIENTHI_8LED_7DOAN> synthesized.


Synthesizing Unit <CLOCK_DS18B20_LCD20X4_SO_TO_NHO>.
    Related source file is "E:/CLOCK_DS18B20_LCD20X4_SO_TO_NHO/CLOCK_DS18B20_LCD20X4_SO_TO_NHO.vhd".
WARNING:Xst:646 - Signal <TEMPERATURE<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <GH_TRAM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator greatequal for signal <ENA_CP$cmp_ge0000> created at line 62.
    Summary:
	inferred   1 Comparator(s).
Unit <CLOCK_DS18B20_LCD20X4_SO_TO_NHO> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 33
 55x8-bit ROM                                          : 5
 56x8-bit ROM                                          : 5
 57x8-bit ROM                                          : 5
 58x8-bit ROM                                          : 5
 59x8-bit ROM                                          : 5
 60x8-bit ROM                                          : 5
 64x8-bit ROM                                          : 1
 6x8-bit ROM                                           : 1
 8x1-bit ROM                                           : 1
# Multipliers                                          : 5
 4x3-bit multiplier                                    : 5
# Adders/Subtractors                                   : 38
 16-bit adder                                          : 1
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 2
 20-bit subtractor                                     : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 4-bit adder                                           : 24
 6-bit adder                                           : 2
# Counters                                             : 5
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 36
 1-bit register                                        : 17
 16-bit register                                       : 3
 18-bit register                                       : 1
 19-bit register                                       : 1
 20-bit register                                       : 3
 21-bit register                                       : 1
 22-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 26-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 25
 18-bit comparator greatequal                          : 1
 4-bit comparator greatequal                           : 23
 8-bit comparator greatequal                           : 1
# Multiplexers                                         : 6
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 20-to-1 multiplexer                             : 4
# Decoders                                             : 1
 1-of-8 decoder                                        : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <IC20/LCD_STATE/FSM> on signal <LCD_STATE[1:4]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 lcd_initial | 0000
 lcd_cg_addr | 0001
 lcd_cg_data | 0010
 lcd_addr_l1 | 0011
 lcd_data_l1 | 0100
 lcd_addr_l2 | 0101
 lcd_data_l2 | 0110
 lcd_addr_l3 | 0111
 lcd_data_l3 | 1000
 lcd_addr_l4 | 1001
 lcd_data_l4 | 1010
 lcd_stop    | 1011
-------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <IC7/WR_STATE_I/FSM> on signal <WR_STATE_I[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0001
 001   | 0010
 010   | 0100
 011   | 1000
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <IC7/S_WR_BIT_1/FSM> on signal <S_WR_BIT_1[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <IC7/S_WR_BIT_0/FSM> on signal <S_WR_BIT_0[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <IC7/S_RST/FSM> on signal <S_RST[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <IC7/S_RD_BIT/FSM> on signal <S_RD_BIT[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <IC7/STATE/FSM> on signal <STATE[1:10]> with one-hot encoding.
---------------------------
 State       | Encoding
---------------------------
 reset       | 0000000001
 skip_rom    | 0000000010
 write_byte  | 0000000100
 write_bit_0 | 0000001000
 write_bit_1 | 0000010000
 read_bit    | 0100000000
 convert_t   | 0000100000
 read_scrat  | 0001000000
 get_temp    | 0010000000
 wait4ms     | 1000000000
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <IC3/DB_R/FSM> on signal <DB_R[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 11
 one   | 10
 wait1 | 01
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 8
# ROMs                                                 : 33
 55x8-bit ROM                                          : 5
 56x8-bit ROM                                          : 5
 57x8-bit ROM                                          : 5
 58x8-bit ROM                                          : 5
 59x8-bit ROM                                          : 5
 60x8-bit ROM                                          : 5
 64x8-bit ROM                                          : 1
 6x8-bit ROM                                           : 1
 8x1-bit ROM                                           : 1
# Multipliers                                          : 5
 4x3-bit multiplier                                    : 5
# Adders/Subtractors                                   : 30
 16-bit adder                                          : 1
 18-bit adder                                          : 1
 20-bit adder                                          : 1
 20-bit subtractor                                     : 1
 24-bit adder                                          : 1
 4-bit adder                                           : 24
 6-bit adder                                           : 1
# Counters                                             : 5
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 173
 Flip-Flops                                            : 173
# Comparators                                          : 25
 18-bit comparator greatequal                          : 1
 4-bit comparator greatequal                           : 23
 8-bit comparator greatequal                           : 1
# Multiplexers                                         : 6
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 20-to-1 multiplexer                             : 4
# Decoders                                             : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <IC7/TEMP_3> of sequential type is unconnected in block <CLOCK_DS18B20_LCD20X4_SO_TO_NHO>.
WARNING:Xst:2677 - Node <IC7/TEMP_2> of sequential type is unconnected in block <CLOCK_DS18B20_LCD20X4_SO_TO_NHO>.
WARNING:Xst:2677 - Node <IC7/TEMP_1> of sequential type is unconnected in block <CLOCK_DS18B20_LCD20X4_SO_TO_NHO>.
WARNING:Xst:2677 - Node <IC7/TEMP_0> of sequential type is unconnected in block <CLOCK_DS18B20_LCD20X4_SO_TO_NHO>.

Optimizing unit <CLOCK_DS18B20_LCD20X4_SO_TO_NHO> ...

Optimizing unit <LED_STD_TNV> ...

Optimizing unit <LED_STD_TTR> ...

Optimizing unit <DEBOUNCE_BTN> ...

Optimizing unit <HEXTOBCD_8BIT> ...

Optimizing unit <CHIA_10ENA> ...

Optimizing unit <DEM_GIOPHUTGIAY> ...

Optimizing unit <HEXTOBCD_6BIT> ...

Optimizing unit <LCD_20X4_KHOITAO_HIENTHI_SO_TO> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CLOCK_DS18B20_LCD20X4_SO_TO_NHO, actual ratio is 15.
FlipFlop IC7/TEMP_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 224
 Flip-Flops                                            : 224

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CLOCK_DS18B20_LCD20X4_SO_TO_NHO.ngr
Top Level Output File Name         : CLOCK_DS18B20_LCD20X4_SO_TO_NHO
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 48

Cell Usage :
# BELS                             : 1696
#      GND                         : 1
#      INV                         : 39
#      LUT1                        : 84
#      LUT2                        : 62
#      LUT2_D                      : 1
#      LUT3                        : 253
#      LUT3_D                      : 4
#      LUT3_L                      : 3
#      LUT4                        : 684
#      LUT4_D                      : 7
#      LUT4_L                      : 10
#      MUXCY                       : 120
#      MUXF5                       : 238
#      MUXF6                       : 83
#      VCC                         : 1
#      XORCY                       : 106
# FlipFlops/Latches                : 224
#      FD_1                        : 1
#      FDC                         : 20
#      FDC_1                       : 62
#      FDCE                        : 29
#      FDE                         : 35
#      FDE_1                       : 10
#      FDP                         : 2
#      FDPE                        : 4
#      FDR_1                       : 38
#      FDS_1                       : 2
#      FDSE_1                      : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 47
#      IBUF                        : 3
#      IOBUF                       : 1
#      OBUF                        : 43
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-5 

 Number of Slices:                      622  out of   4656    13%  
 Number of Slice Flip Flops:            224  out of   9312     2%  
 Number of 4 input LUTs:               1147  out of   9312    12%  
 Number of IOs:                          48
 Number of bonded IOBs:                  48  out of    158    30%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 224   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
BTN<0>                             | IBUF                   | 117   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 31.941ns (Maximum Frequency: 31.307MHz)
   Minimum input arrival time before clock: 9.608ns
   Maximum output required time after clock: 14.558ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 31.941ns (frequency: 31.307MHz)
  Total number of paths / destination ports: 154912 / 352
-------------------------------------------------------------------------
Delay:               15.971ns (Levels of Logic = 17)
  Source:            IC7/TEMP_9 (FF)
  Destination:       IC20/LCD_DB_5 (FF)
  Source Clock:      CKHT rising
  Destination Clock: CKHT falling

  Data Path: IC7/TEMP_9 to IC20/LCD_DB_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.514   0.933  IC7/TEMP_9 (IC7/TEMP_9)
     LUT4:I1->O            1   0.612   0.000  IC8/BCD_HEX_10_mux00021 (IC8/BCD_HEX_10_mux0002)
     MUXF5:I1->O           1   0.278   0.000  IC8/BCD_HEX_10_mux0002_f5 (IC8/BCD_HEX_10_mux0002_f5)
     MUXF6:I1->O          15   0.451   0.933  IC8/BCD_HEX_10_mux0002_f6 (IC8/Madd_BCD_HEX_11_8_add0003_lut<3>)
     LUT4:I1->O            1   0.612   0.000  IC8/BCD_HEX_11_mux000311 (IC8/BCD_HEX_11_mux00031)
     MUXF5:I1->O           6   0.278   0.572  IC8/BCD_HEX_11_mux00031_f5 (IC8/Madd_BCD_HEX_15_12_add0001_cy<0>)
     LUT4:I3->O            1   0.612   0.000  IC8/BCD_HEX_12_mux00011 (IC8/BCD_HEX_12_mux0001)
     MUXF5:I1->O           1   0.278   0.000  IC8/BCD_HEX_12_mux0001_f5 (IC8/BCD_HEX_12_mux0001_f5)
     MUXF6:I1->O          75   0.451   1.153  IC8/BCD_HEX_12_mux0001_f6 (CHUC<1>)
     LUT2:I1->O            4   0.612   0.529  IC10/MA_SO_0_mult0000<4>_SW1 (N187)
     LUT4:I2->O           10   0.612   0.750  IC10/MA_SO_0_mult0000<4>_1 (IC10/MA_SO_0_mult0000<4>1)
     MUXF5:S->O            1   0.641   0.360  IC10/Mrom_MA_SO<4>5_f5 (IC10/Mrom_MA_SO<4>5_f5)
     LUT4:I3->O            1   0.612   0.360  IC19/LCD_H4_125_mux00001 (LCD_H4<125>)
     LUT4:I3->O            1   0.612   0.000  IC20/Mmux__varindex0003_6_f5_9_G (N408)
     MUXF5:I1->O           1   0.278   0.360  IC20/Mmux__varindex0003_6_f5_9 (IC20/Mmux__varindex0003_6_f510)
     LUT4_L:I3->LO         1   0.612   0.103  IC20/LCD_DB_mux0001<2>29 (IC20/LCD_DB_mux0001<2>29)
     LUT4:I3->O            1   0.612   0.360  IC20/LCD_DB_mux0001<2>41 (IC20/LCD_DB_mux0001<2>41)
     LUT4:I3->O            1   0.612   0.000  IC20/LCD_DB_mux0001<2>92 (IC20/LCD_DB_mux0001<2>)
     FDE_1:D                   0.268          IC20/LCD_DB_5
    ----------------------------------------
    Total                     15.971ns (9.557ns logic, 6.414ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 114 / 72
-------------------------------------------------------------------------
Offset:              9.608ns (Levels of Logic = 11)
  Source:            SW0 (PAD)
  Destination:       IC20/LCD_DB_2 (FF)
  Destination Clock: CKHT falling

  Data Path: SW0 to IC20/LCD_DB_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   1.106   1.225  SW0_IBUF (SW0_IBUF)
     LUT2:I0->O            5   0.612   0.568  IC20/Mmux__varindex0001_72_SW0 (N431)
     LUT4:I2->O            1   0.612   0.000  IC20/Mmux__varindex0001_84 (IC20/Mmux__varindex0001_84)
     MUXF5:I0->O           1   0.278   0.000  IC20/Mmux__varindex0001_6_f5_1 (IC20/Mmux__varindex0001_6_f52)
     MUXF6:I1->O           1   0.451   0.387  IC20/Mmux__varindex0001_5_f6_1 (IC20/Mmux__varindex0001_5_f62)
     LUT4:I2->O            1   0.612   0.000  IC20/LCD_DB_mux0001<5>136_SW01 (IC20/LCD_DB_mux0001<5>136_SW0)
     MUXF5:I1->O           4   0.278   0.568  IC20/LCD_DB_mux0001<5>136_SW0_f5 (N239)
     LUT4:I1->O            1   0.612   0.000  IC20/LCD_DB_mux0001<5>110_SW0_G (N410)
     MUXF5:I1->O           1   0.278   0.426  IC20/LCD_DB_mux0001<5>110_SW0 (N325)
     LUT3_L:I1->LO         1   0.612   0.103  IC20/LCD_DB_mux0001<5>163_SW0 (N247)
     LUT4:I3->O            1   0.612   0.000  IC20/LCD_DB_mux0001<5>193 (IC20/LCD_DB_mux0001<5>)
     FDE_1:D                   0.268          IC20/LCD_DB_2
    ----------------------------------------
    Total                      9.608ns (6.331ns logic, 3.277ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 5484 / 42
-------------------------------------------------------------------------
Offset:              14.558ns (Levels of Logic = 11)
  Source:            IC4/Q_REG_3 (FF)
  Destination:       SSEG<3> (PAD)
  Source Clock:      CKHT falling

  Data Path: IC4/Q_REG_3 to SSEG<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            21   0.514   1.111  IC4/Q_REG_3 (IC4/Q_REG_3)
     LUT3:I0->O            1   0.612   0.000  IC5/BCD_HEX_10_mux00022 (IC5/BCD_HEX_10_mux00021)
     MUXF5:I0->O           1   0.278   0.000  IC5/BCD_HEX_10_mux0002_f5 (IC5/BCD_HEX_10_mux0002_f5)
     MUXF6:I1->O           8   0.451   0.643  IC5/BCD_HEX_10_mux0002_f6 (IC5/Madd_BCD_HEX_11_8_add0003_lut<3>)
     MUXF5:S->O            8   0.641   0.795  IC5/BCD_HEX_11_mux0003_f5 (IC5/Madd_BCD_HEX_15_12_add0001_cy<0>)
     LUT4:I0->O            1   0.612   0.387  IC6/DAHOP_8KENH/Mmux_SO_GIAIMA4212_SW0 (N485)
     LUT3:I2->O            1   0.612   0.360  IC6/DAHOP_8KENH/Mmux_SO_GIAIMA4212 (IC6/DAHOP_8KENH/Mmux_SO_GIAIMA4212)
     LUT4:I3->O            1   0.612   0.509  IC6/DAHOP_8KENH/Mmux_SO_GIAIMA4252_SW0 (N481)
     LUT4:I0->O            7   0.612   0.671  IC6/DAHOP_8KENH/Mmux_SO_GIAIMA4252 (IC6/SO_GIAIMA<1>)
     LUT4:I1->O            1   0.612   0.387  IC6/GIAIMA/SSEG<1>_SW2 (N4711)
     LUT3:I2->O            1   0.612   0.357  IC6/GIAIMA/SSEG<1> (SSEG_1_OBUF)
     OBUF:I->O                 3.169          SSEG_1_OBUF (SSEG<1>)
    ----------------------------------------
    Total                     14.558ns (9.337ns logic, 5.220ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.56 secs
 
--> 

Total memory usage is 234088 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    6 (   0 filtered)

