C:/Users/wchen/Documents/ModelSim/ece552-p1/adder_1bit_partial.v {1 {vlog -work ece552-p1 -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/adder_1bit_partial.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder_1bit_partial

Top level modules:
	adder_1bit_partial

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/Register.v {1 {vlog -work ece552-p1 -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/Register.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Register

Top level modules:
	Register

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/RegisterFile.v {1 {vlog -work ece552-p1 -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/RegisterFile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/xor_16bit.v {1 {vlog -work ece552-p1 -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/xor_16bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module xor_16bit

Top level modules:
	xor_16bit

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/adder_4bit_cla_simple_testbench.v {1 {vlog -work work -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/adder_4bit_cla_simple_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder_4bit_cla_simple_testbench

Top level modules:
	adder_4bit_cla_simple_testbench

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/adder_4bit_cla_simple.v {1 {vlog -work ece552-p1 -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/adder_4bit_cla_simple.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder_4bit_cla_simple

Top level modules:
	adder_4bit_cla_simple

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/D-Flip-Flop.v {1 {vlog -work ece552-p1 -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/D-Flip-Flop.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module dff

Top level modules:
	dff

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/WriteDecoder_4_16.v {1 {vlog -work ece552-p1 -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/WriteDecoder_4_16.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module WriteDecoder_4_16

Top level modules:
	WriteDecoder_4_16

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/addsub_4bit_cla_testbench.v {1 {vlog -work work -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/addsub_4bit_cla_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module addsub_4bit_cla_testbench

Top level modules:
	addsub_4bit_cla_testbench

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/ReadDecoder_4_16.v {1 {vlog -work ece552-p1 -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/ReadDecoder_4_16.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ReadDecoder_4_16

Top level modules:
	ReadDecoder_4_16

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/addsub_4bit_cla.v {1 {vlog -work work -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/addsub_4bit_cla.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module addsub_4bit_cla

Top level modules:
	addsub_4bit_cla

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/adder_1bit_cla_unit_testbench.v {1 {vlog -work ece552-p1 -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/adder_1bit_cla_unit_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder_1bit_cla_unit_testbench

Top level modules:
	adder_1bit_cla_unit_testbench

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/adder_1bit_cla_unit.v {1 {vlog -work ece552-p1 -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/adder_1bit_cla_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder_1bit_cla_unit

Top level modules:
	adder_1bit_cla_unit

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/BitCell.v {1 {vlog -work ece552-p1 -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/BitCell.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module BitCell

Top level modules:
	BitCell

} {} {}} C:/Users/wchen/Documents/ModelSim/ece552-p1/adder_1bit_partial_testbench.v {1 {vlog -work ece552-p1 -stats=none C:/Users/wchen/Documents/ModelSim/ece552-p1/adder_1bit_partial_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder_1bit_partial_testbench

Top level modules:
	adder_1bit_partial_testbench

} {} {}}
