
Motor_control_stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b54  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  08009cf8  08009cf8  0000acf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a134  0800a134  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a134  0800a134  0000b134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a13c  0800a13c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a13c  0800a13c  0000b13c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a140  0800a140  0000b140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a144  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000688  200001d4  0800a318  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000085c  0800a318  0000c85c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000108f3  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002233  00000000  00000000  0001caf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  0001ed30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ce6  00000000  00000000  0001fd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017cb1  00000000  00000000  00020a56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012b6a  00000000  00000000  00038707  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093b9d  00000000  00000000  0004b271  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dee0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005828  00000000  00000000  000dee54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  000e467c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009cdc 	.word	0x08009cdc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08009cdc 	.word	0x08009cdc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2uiz>:
 8000b3c:	004a      	lsls	r2, r1, #1
 8000b3e:	d211      	bcs.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b44:	d211      	bcs.n	8000b6a <__aeabi_d2uiz+0x2e>
 8000b46:	d50d      	bpl.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b48:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d40e      	bmi.n	8000b70 <__aeabi_d2uiz+0x34>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d102      	bne.n	8000b76 <__aeabi_d2uiz+0x3a>
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295
 8000b74:	4770      	bx	lr
 8000b76:	f04f 0000 	mov.w	r0, #0
 8000b7a:	4770      	bx	lr

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_uldivmod>:
 8000c1c:	b953      	cbnz	r3, 8000c34 <__aeabi_uldivmod+0x18>
 8000c1e:	b94a      	cbnz	r2, 8000c34 <__aeabi_uldivmod+0x18>
 8000c20:	2900      	cmp	r1, #0
 8000c22:	bf08      	it	eq
 8000c24:	2800      	cmpeq	r0, #0
 8000c26:	bf1c      	itt	ne
 8000c28:	f04f 31ff 	movne.w	r1, #4294967295
 8000c2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c30:	f000 b9be 	b.w	8000fb0 <__aeabi_idiv0>
 8000c34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c3c:	f000 f83c 	bl	8000cb8 <__udivmoddi4>
 8000c40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c48:	b004      	add	sp, #16
 8000c4a:	4770      	bx	lr

08000c4c <__aeabi_d2lz>:
 8000c4c:	b538      	push	{r3, r4, r5, lr}
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2300      	movs	r3, #0
 8000c52:	4604      	mov	r4, r0
 8000c54:	460d      	mov	r5, r1
 8000c56:	f7ff ff49 	bl	8000aec <__aeabi_dcmplt>
 8000c5a:	b928      	cbnz	r0, 8000c68 <__aeabi_d2lz+0x1c>
 8000c5c:	4620      	mov	r0, r4
 8000c5e:	4629      	mov	r1, r5
 8000c60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c64:	f000 b80a 	b.w	8000c7c <__aeabi_d2ulz>
 8000c68:	4620      	mov	r0, r4
 8000c6a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c6e:	f000 f805 	bl	8000c7c <__aeabi_d2ulz>
 8000c72:	4240      	negs	r0, r0
 8000c74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c78:	bd38      	pop	{r3, r4, r5, pc}
 8000c7a:	bf00      	nop

08000c7c <__aeabi_d2ulz>:
 8000c7c:	b5d0      	push	{r4, r6, r7, lr}
 8000c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb0 <__aeabi_d2ulz+0x34>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	4606      	mov	r6, r0
 8000c84:	460f      	mov	r7, r1
 8000c86:	f7ff fcbf 	bl	8000608 <__aeabi_dmul>
 8000c8a:	f7ff ff57 	bl	8000b3c <__aeabi_d2uiz>
 8000c8e:	4604      	mov	r4, r0
 8000c90:	f7ff fc40 	bl	8000514 <__aeabi_ui2d>
 8000c94:	4b07      	ldr	r3, [pc, #28]	@ (8000cb4 <__aeabi_d2ulz+0x38>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	f7ff fcb6 	bl	8000608 <__aeabi_dmul>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4630      	mov	r0, r6
 8000ca2:	4639      	mov	r1, r7
 8000ca4:	f7ff faf8 	bl	8000298 <__aeabi_dsub>
 8000ca8:	f7ff ff48 	bl	8000b3c <__aeabi_d2uiz>
 8000cac:	4621      	mov	r1, r4
 8000cae:	bdd0      	pop	{r4, r6, r7, pc}
 8000cb0:	3df00000 	.word	0x3df00000
 8000cb4:	41f00000 	.word	0x41f00000

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* Timer callback */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM11)          // kim tra ng timer
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a05      	ldr	r2, [pc, #20]	@ (8000fd8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d103      	bne.n	8000fce <HAL_TIM_PeriodElapsedCallback+0x1a>
    {
        // t code cn chy mi chu k  y
        update_encoder_speed();
 8000fc6:	f000 f8d1 	bl	800116c <update_encoder_speed>
        read_IMU();
 8000fca:	f000 f965 	bl	8001298 <read_IMU>
    }
}
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40014800 	.word	0x40014800

08000fdc <HAL_UART_TxCpltCallback>:

/* UART callback */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a05      	ldr	r2, [pc, #20]	@ (8001000 <HAL_UART_TxCpltCallback+0x24>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d102      	bne.n	8000ff4 <HAL_UART_TxCpltCallback+0x18>
    {
        uart_tx_ready = 1;
 8000fee:	4b05      	ldr	r3, [pc, #20]	@ (8001004 <HAL_UART_TxCpltCallback+0x28>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	701a      	strb	r2, [r3, #0]
    }
}
 8000ff4:	bf00      	nop
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	40011400 	.word	0x40011400
 8001004:	200006b9 	.word	0x200006b9

08001008 <user_init>:

void user_init()
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af04      	add	r7, sp, #16
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 800100e:	2108      	movs	r1, #8
 8001010:	4846      	ldr	r0, [pc, #280]	@ (800112c <user_init+0x124>)
 8001012:	f004 f9dd 	bl	80053d0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8001016:	210c      	movs	r1, #12
 8001018:	4844      	ldr	r0, [pc, #272]	@ (800112c <user_init+0x124>)
 800101a:	f004 f9d9 	bl	80053d0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 800101e:	2104      	movs	r1, #4
 8001020:	4843      	ldr	r0, [pc, #268]	@ (8001130 <user_init+0x128>)
 8001022:	f004 f9d5 	bl	80053d0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001026:	2100      	movs	r1, #0
 8001028:	4842      	ldr	r0, [pc, #264]	@ (8001134 <user_init+0x12c>)
 800102a:	f004 f9d1 	bl	80053d0 <HAL_TIM_PWM_Start>

	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800102e:	213c      	movs	r1, #60	@ 0x3c
 8001030:	4841      	ldr	r0, [pc, #260]	@ (8001138 <user_init+0x130>)
 8001032:	f004 fb23 	bl	800567c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001036:	213c      	movs	r1, #60	@ 0x3c
 8001038:	4840      	ldr	r0, [pc, #256]	@ (800113c <user_init+0x134>)
 800103a:	f004 fb1f 	bl	800567c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800103e:	213c      	movs	r1, #60	@ 0x3c
 8001040:	483f      	ldr	r0, [pc, #252]	@ (8001140 <user_init+0x138>)
 8001042:	f004 fb1b 	bl	800567c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001046:	213c      	movs	r1, #60	@ 0x3c
 8001048:	483e      	ldr	r0, [pc, #248]	@ (8001144 <user_init+0x13c>)
 800104a:	f004 fb17 	bl	800567c <HAL_TIM_Encoder_Start>

	HAL_UART_Receive_DMA(&huart6, rx_buffer, RX_BUFFER_SIZE);
 800104e:	2264      	movs	r2, #100	@ 0x64
 8001050:	493d      	ldr	r1, [pc, #244]	@ (8001148 <user_init+0x140>)
 8001052:	483e      	ldr	r0, [pc, #248]	@ (800114c <user_init+0x144>)
 8001054:	f005 fa62 	bl	800651c <HAL_UART_Receive_DMA>
	HAL_TIM_Base_Start_IT(&htim11);
 8001058:	483d      	ldr	r0, [pc, #244]	@ (8001150 <user_init+0x148>)
 800105a:	f004 f8fd 	bl	8005258 <HAL_TIM_Base_Start_IT>
	// Set chiu quay THUN CHIU KIM NG H:
	// M1: IN1_1 = 1, IN2_1 = 0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);   // IN1_1
 800105e:	2201      	movs	r2, #1
 8001060:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001064:	483b      	ldr	r0, [pc, #236]	@ (8001154 <user_init+0x14c>)
 8001066:	f002 fbd1 	bl	800380c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET); // IN2_1
 800106a:	2200      	movs	r2, #0
 800106c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001070:	4839      	ldr	r0, [pc, #228]	@ (8001158 <user_init+0x150>)
 8001072:	f002 fbcb 	bl	800380c <HAL_GPIO_WritePin>

	// M2: IN1_2 = 1, IN2_2 = 0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET);    // IN1_2
 8001076:	2201      	movs	r2, #1
 8001078:	2104      	movs	r1, #4
 800107a:	4838      	ldr	r0, [pc, #224]	@ (800115c <user_init+0x154>)
 800107c:	f002 fbc6 	bl	800380c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_RESET);  // IN2_2
 8001080:	2200      	movs	r2, #0
 8001082:	2140      	movs	r1, #64	@ 0x40
 8001084:	4835      	ldr	r0, [pc, #212]	@ (800115c <user_init+0x154>)
 8001086:	f002 fbc1 	bl	800380c <HAL_GPIO_WritePin>

	// M3: IN1_3 = 1, IN2_3 = 0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);    // IN1_3
 800108a:	2200      	movs	r2, #0
 800108c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001090:	4833      	ldr	r0, [pc, #204]	@ (8001160 <user_init+0x158>)
 8001092:	f002 fbbb 	bl	800380c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);  // IN2_3
 8001096:	2201      	movs	r2, #1
 8001098:	2108      	movs	r1, #8
 800109a:	4832      	ldr	r0, [pc, #200]	@ (8001164 <user_init+0x15c>)
 800109c:	f002 fbb6 	bl	800380c <HAL_GPIO_WritePin>

	// M4: IN1_4 = 1, IN2_4 = 0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);    // IN1_4
 80010a0:	2201      	movs	r2, #1
 80010a2:	2101      	movs	r1, #1
 80010a4:	482c      	ldr	r0, [pc, #176]	@ (8001158 <user_init+0x150>)
 80010a6:	f002 fbb1 	bl	800380c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);  // IN2_4
 80010aa:	2200      	movs	r2, #0
 80010ac:	2104      	movs	r1, #4
 80010ae:	482a      	ldr	r0, [pc, #168]	@ (8001158 <user_init+0x150>)
 80010b0:	f002 fbac 	bl	800380c <HAL_GPIO_WritePin>

	 // Reset BNO055
	uint8_t reset_cmd = 0x20;
 80010b4:	2320      	movs	r3, #32
 80010b6:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c3, BNO055_ADDRESS, 0x3F, 1, &reset_cmd, 1, HAL_MAX_DELAY);
 80010b8:	f04f 33ff 	mov.w	r3, #4294967295
 80010bc:	9302      	str	r3, [sp, #8]
 80010be:	2301      	movs	r3, #1
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	1dfb      	adds	r3, r7, #7
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	2301      	movs	r3, #1
 80010c8:	223f      	movs	r2, #63	@ 0x3f
 80010ca:	2150      	movs	r1, #80	@ 0x50
 80010cc:	4826      	ldr	r0, [pc, #152]	@ (8001168 <user_init+0x160>)
 80010ce:	f002 fcfb 	bl	8003ac8 <HAL_I2C_Mem_Write>
	HAL_Delay(650);  // Rt quan trng!
 80010d2:	f240 208a 	movw	r0, #650	@ 0x28a
 80010d6:	f001 fd6f 	bl	8002bb8 <HAL_Delay>

	// Set to config mode
	uint8_t config_mode = 0x00;
 80010da:	2300      	movs	r3, #0
 80010dc:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c3, BNO055_ADDRESS, 0x3D, 1, &config_mode, 1, HAL_MAX_DELAY);
 80010de:	f04f 33ff 	mov.w	r3, #4294967295
 80010e2:	9302      	str	r3, [sp, #8]
 80010e4:	2301      	movs	r3, #1
 80010e6:	9301      	str	r3, [sp, #4]
 80010e8:	1dbb      	adds	r3, r7, #6
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	2301      	movs	r3, #1
 80010ee:	223d      	movs	r2, #61	@ 0x3d
 80010f0:	2150      	movs	r1, #80	@ 0x50
 80010f2:	481d      	ldr	r0, [pc, #116]	@ (8001168 <user_init+0x160>)
 80010f4:	f002 fce8 	bl	8003ac8 <HAL_I2C_Mem_Write>
	HAL_Delay(25);
 80010f8:	2019      	movs	r0, #25
 80010fa:	f001 fd5d 	bl	8002bb8 <HAL_Delay>

	// Set to NDOF mode
	uint8_t ndof_mode = 0x0C;
 80010fe:	230c      	movs	r3, #12
 8001100:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c3, BNO055_ADDRESS, 0x3D, 1, &ndof_mode, 1, HAL_MAX_DELAY);
 8001102:	f04f 33ff 	mov.w	r3, #4294967295
 8001106:	9302      	str	r3, [sp, #8]
 8001108:	2301      	movs	r3, #1
 800110a:	9301      	str	r3, [sp, #4]
 800110c:	1d7b      	adds	r3, r7, #5
 800110e:	9300      	str	r3, [sp, #0]
 8001110:	2301      	movs	r3, #1
 8001112:	223d      	movs	r2, #61	@ 0x3d
 8001114:	2150      	movs	r1, #80	@ 0x50
 8001116:	4814      	ldr	r0, [pc, #80]	@ (8001168 <user_init+0x160>)
 8001118:	f002 fcd6 	bl	8003ac8 <HAL_I2C_Mem_Write>
	HAL_Delay(20);
 800111c:	2014      	movs	r0, #20
 800111e:	f001 fd4b 	bl	8002bb8 <HAL_Delay>
}
 8001122:	bf00      	nop
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000364 	.word	0x20000364
 8001130:	200003ac 	.word	0x200003ac
 8001134:	200003f4 	.word	0x200003f4
 8001138:	20000244 	.word	0x20000244
 800113c:	2000028c 	.word	0x2000028c
 8001140:	200002d4 	.word	0x200002d4
 8001144:	2000031c 	.word	0x2000031c
 8001148:	200005f0 	.word	0x200005f0
 800114c:	20000484 	.word	0x20000484
 8001150:	2000043c 	.word	0x2000043c
 8001154:	40020000 	.word	0x40020000
 8001158:	40020800 	.word	0x40020800
 800115c:	40020c00 	.word	0x40020c00
 8001160:	40020400 	.word	0x40020400
 8001164:	40021000 	.word	0x40021000
 8001168:	200001f0 	.word	0x200001f0

0800116c <update_encoder_speed>:

void update_encoder_speed(void)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
	for (int i = 0; i < 4; i++)
 8001172:	2300      	movs	r3, #0
 8001174:	607b      	str	r3, [r7, #4]
 8001176:	e06f      	b.n	8001258 <update_encoder_speed+0xec>
	{
		switch (i)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2b03      	cmp	r3, #3
 800117c:	d82e      	bhi.n	80011dc <update_encoder_speed+0x70>
 800117e:	a201      	add	r2, pc, #4	@ (adr r2, 8001184 <update_encoder_speed+0x18>)
 8001180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001184:	08001195 	.word	0x08001195
 8001188:	080011a7 	.word	0x080011a7
 800118c:	080011b9 	.word	0x080011b9
 8001190:	080011cb 	.word	0x080011cb
		{
			case 0:
				encoder_current[i] = __HAL_TIM_GET_COUNTER(&htim1);
 8001194:	4b35      	ldr	r3, [pc, #212]	@ (800126c <update_encoder_speed+0x100>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800119a:	b219      	sxth	r1, r3
 800119c:	4a34      	ldr	r2, [pc, #208]	@ (8001270 <update_encoder_speed+0x104>)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 80011a4:	e01b      	b.n	80011de <update_encoder_speed+0x72>
			case 1:
				encoder_current[i] = __HAL_TIM_GET_COUNTER(&htim2);
 80011a6:	4b33      	ldr	r3, [pc, #204]	@ (8001274 <update_encoder_speed+0x108>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ac:	b219      	sxth	r1, r3
 80011ae:	4a30      	ldr	r2, [pc, #192]	@ (8001270 <update_encoder_speed+0x104>)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 80011b6:	e012      	b.n	80011de <update_encoder_speed+0x72>
			case 2:
				encoder_current[i] = __HAL_TIM_GET_COUNTER(&htim3);
 80011b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001278 <update_encoder_speed+0x10c>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011be:	b219      	sxth	r1, r3
 80011c0:	4a2b      	ldr	r2, [pc, #172]	@ (8001270 <update_encoder_speed+0x104>)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 80011c8:	e009      	b.n	80011de <update_encoder_speed+0x72>
			case 3:
				encoder_current[i] = __HAL_TIM_GET_COUNTER(&htim4);
 80011ca:	4b2c      	ldr	r3, [pc, #176]	@ (800127c <update_encoder_speed+0x110>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d0:	b219      	sxth	r1, r3
 80011d2:	4a27      	ldr	r2, [pc, #156]	@ (8001270 <update_encoder_speed+0x104>)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 80011da:	e000      	b.n	80011de <update_encoder_speed+0x72>
			default:
				break;
 80011dc:	bf00      	nop
		}

		delta_encoder[i] = encoder_current[i] - encoder_past[i];
 80011de:	4a24      	ldr	r2, [pc, #144]	@ (8001270 <update_encoder_speed+0x104>)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	4925      	ldr	r1, [pc, #148]	@ (8001280 <update_encoder_speed+0x114>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	b219      	sxth	r1, r3
 80011f8:	4a22      	ldr	r2, [pc, #136]	@ (8001284 <update_encoder_speed+0x118>)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    if (delta_encoder[i] < -32768)
		{
	    	delta_encoder[i] += 65536;
		}

	    encoder_past[i] = encoder_current[i];
 8001200:	4a1b      	ldr	r2, [pc, #108]	@ (8001270 <update_encoder_speed+0x104>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001208:	4a1d      	ldr	r2, [pc, #116]	@ (8001280 <update_encoder_speed+0x114>)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	    float speed_rps = (float) delta_encoder[i] / PPR / DT;
 8001210:	4a1c      	ldr	r2, [pc, #112]	@ (8001284 <update_encoder_speed+0x118>)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001218:	ee07 3a90 	vmov	s15, r3
 800121c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001220:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001288 <update_encoder_speed+0x11c>
 8001224:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001228:	eddf 6a18 	vldr	s13, [pc, #96]	@ 800128c <update_encoder_speed+0x120>
 800122c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001230:	edc7 7a00 	vstr	s15, [r7]
	    speed_rpm[i] = speed_rps * 60.0f;
 8001234:	edd7 7a00 	vldr	s15, [r7]
 8001238:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001290 <update_encoder_speed+0x124>
 800123c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001240:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001244:	ee17 3a90 	vmov	r3, s15
 8001248:	b219      	sxth	r1, r3
 800124a:	4a12      	ldr	r2, [pc, #72]	@ (8001294 <update_encoder_speed+0x128>)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < 4; i++)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	3301      	adds	r3, #1
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2b03      	cmp	r3, #3
 800125c:	dd8c      	ble.n	8001178 <update_encoder_speed+0xc>
	}
}
 800125e:	bf00      	nop
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	20000244 	.word	0x20000244
 8001270:	200006bc 	.word	0x200006bc
 8001274:	2000028c 	.word	0x2000028c
 8001278:	200002d4 	.word	0x200002d4
 800127c:	2000031c 	.word	0x2000031c
 8001280:	200006c4 	.word	0x200006c4
 8001284:	200006cc 	.word	0x200006cc
 8001288:	447a0000 	.word	0x447a0000
 800128c:	3c23d70a 	.word	0x3c23d70a
 8001290:	42700000 	.word	0x42700000
 8001294:	200006d4 	.word	0x200006d4

08001298 <read_IMU>:

void read_IMU(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af04      	add	r7, sp, #16
    uint8_t buffer[2];

    // ==== Read Yaw (Euler Heading) ====
    HAL_I2C_Mem_Read(&hi2c3, BNO055_ADDRESS, BNO055_EULER_H_LSB, 1, buffer, 2, HAL_MAX_DELAY);
 800129e:	f04f 33ff 	mov.w	r3, #4294967295
 80012a2:	9302      	str	r3, [sp, #8]
 80012a4:	2302      	movs	r3, #2
 80012a6:	9301      	str	r3, [sp, #4]
 80012a8:	463b      	mov	r3, r7
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	2301      	movs	r3, #1
 80012ae:	221a      	movs	r2, #26
 80012b0:	2150      	movs	r1, #80	@ 0x50
 80012b2:	4843      	ldr	r0, [pc, #268]	@ (80013c0 <read_IMU+0x128>)
 80012b4:	f002 fd02 	bl	8003cbc <HAL_I2C_Mem_Read>
    int16_t yaw_raw = (int16_t)((buffer[1] << 8) | buffer[0]);
 80012b8:	787b      	ldrb	r3, [r7, #1]
 80012ba:	b21b      	sxth	r3, r3
 80012bc:	021b      	lsls	r3, r3, #8
 80012be:	b21a      	sxth	r2, r3
 80012c0:	783b      	ldrb	r3, [r7, #0]
 80012c2:	b21b      	sxth	r3, r3
 80012c4:	4313      	orrs	r3, r2
 80012c6:	80fb      	strh	r3, [r7, #6]
    yaw_deg = ((float)yaw_raw) / 16.0f;  // 1 = 16 LSB
 80012c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012cc:	ee07 3a90 	vmov	s15, r3
 80012d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012d4:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80012d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012dc:	4b39      	ldr	r3, [pc, #228]	@ (80013c4 <read_IMU+0x12c>)
 80012de:	edc3 7a00 	vstr	s15, [r3]
    if (yaw_deg > 180)
 80012e2:	4b38      	ldr	r3, [pc, #224]	@ (80013c4 <read_IMU+0x12c>)
 80012e4:	edd3 7a00 	vldr	s15, [r3]
 80012e8:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80013c8 <read_IMU+0x130>
 80012ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f4:	dd09      	ble.n	800130a <read_IMU+0x72>
        yaw_deg -= 360;
 80012f6:	4b33      	ldr	r3, [pc, #204]	@ (80013c4 <read_IMU+0x12c>)
 80012f8:	edd3 7a00 	vldr	s15, [r3]
 80012fc:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 80013cc <read_IMU+0x134>
 8001300:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001304:	4b2f      	ldr	r3, [pc, #188]	@ (80013c4 <read_IMU+0x12c>)
 8001306:	edc3 7a00 	vstr	s15, [r3]
    yaw_deg += 180;
 800130a:	4b2e      	ldr	r3, [pc, #184]	@ (80013c4 <read_IMU+0x12c>)
 800130c:	edd3 7a00 	vldr	s15, [r3]
 8001310:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80013c8 <read_IMU+0x130>
 8001314:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001318:	4b2a      	ldr	r3, [pc, #168]	@ (80013c4 <read_IMU+0x12c>)
 800131a:	edc3 7a00 	vstr	s15, [r3]
    yaw = yaw_deg * (M_PI / 180.0f);  // rad
 800131e:	4b29      	ldr	r3, [pc, #164]	@ (80013c4 <read_IMU+0x12c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff f918 	bl	8000558 <__aeabi_f2d>
 8001328:	a323      	add	r3, pc, #140	@ (adr r3, 80013b8 <read_IMU+0x120>)
 800132a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800132e:	f7ff f96b 	bl	8000608 <__aeabi_dmul>
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	4610      	mov	r0, r2
 8001338:	4619      	mov	r1, r3
 800133a:	f7ff fc1f 	bl	8000b7c <__aeabi_d2f>
 800133e:	4603      	mov	r3, r0
 8001340:	4a23      	ldr	r2, [pc, #140]	@ (80013d0 <read_IMU+0x138>)
 8001342:	6013      	str	r3, [r2, #0]

    // ==== Read Gyro Z (yaw rate) ====
    HAL_I2C_Mem_Read(&hi2c3, BNO055_ADDRESS, BNO055_GYRO_DATA_Z_LSB, 1, buffer, 2, HAL_MAX_DELAY);
 8001344:	f04f 33ff 	mov.w	r3, #4294967295
 8001348:	9302      	str	r3, [sp, #8]
 800134a:	2302      	movs	r3, #2
 800134c:	9301      	str	r3, [sp, #4]
 800134e:	463b      	mov	r3, r7
 8001350:	9300      	str	r3, [sp, #0]
 8001352:	2301      	movs	r3, #1
 8001354:	221e      	movs	r2, #30
 8001356:	2150      	movs	r1, #80	@ 0x50
 8001358:	4819      	ldr	r0, [pc, #100]	@ (80013c0 <read_IMU+0x128>)
 800135a:	f002 fcaf 	bl	8003cbc <HAL_I2C_Mem_Read>
    int16_t gyro_z_raw = (int16_t)((buffer[1] << 8) | buffer[0]);
 800135e:	787b      	ldrb	r3, [r7, #1]
 8001360:	b21b      	sxth	r3, r3
 8001362:	021b      	lsls	r3, r3, #8
 8001364:	b21a      	sxth	r2, r3
 8001366:	783b      	ldrb	r3, [r7, #0]
 8001368:	b21b      	sxth	r3, r3
 800136a:	4313      	orrs	r3, r2
 800136c:	80bb      	strh	r3, [r7, #4]
    theta_dot = ((float)gyro_z_raw) / 16.0f;  // deg/s
 800136e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001372:	ee07 3a90 	vmov	s15, r3
 8001376:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800137a:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800137e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001382:	4b14      	ldr	r3, [pc, #80]	@ (80013d4 <read_IMU+0x13c>)
 8001384:	edc3 7a00 	vstr	s15, [r3]
    theta_dot *= (M_PI / 180.0f);  // rad/s
 8001388:	4b12      	ldr	r3, [pc, #72]	@ (80013d4 <read_IMU+0x13c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff f8e3 	bl	8000558 <__aeabi_f2d>
 8001392:	a309      	add	r3, pc, #36	@ (adr r3, 80013b8 <read_IMU+0x120>)
 8001394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001398:	f7ff f936 	bl	8000608 <__aeabi_dmul>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	4610      	mov	r0, r2
 80013a2:	4619      	mov	r1, r3
 80013a4:	f7ff fbea 	bl	8000b7c <__aeabi_d2f>
 80013a8:	4603      	mov	r3, r0
 80013aa:	4a0a      	ldr	r2, [pc, #40]	@ (80013d4 <read_IMU+0x13c>)
 80013ac:	6013      	str	r3, [r2, #0]
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	a2529d39 	.word	0xa2529d39
 80013bc:	3f91df46 	.word	0x3f91df46
 80013c0:	200001f0 	.word	0x200001f0
 80013c4:	200006dc 	.word	0x200006dc
 80013c8:	43340000 	.word	0x43340000
 80013cc:	43b40000 	.word	0x43b40000
 80013d0:	200006e0 	.word	0x200006e0
 80013d4:	200006e4 	.word	0x200006e4

080013d8 <check_uart_command>:

void check_uart_command(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
    static uint16_t old_pos = 0;
    uint16_t new_pos = RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart6.hdmarx);  // v tr mi
 80013de:	4b22      	ldr	r3, [pc, #136]	@ (8001468 <check_uart_command+0x90>)
 80013e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 80013ec:	80fb      	strh	r3, [r7, #6]

    if (new_pos != old_pos)
 80013ee:	4b1f      	ldr	r3, [pc, #124]	@ (800146c <check_uart_command+0x94>)
 80013f0:	881b      	ldrh	r3, [r3, #0]
 80013f2:	88fa      	ldrh	r2, [r7, #6]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d033      	beq.n	8001460 <check_uart_command+0x88>
    {
        while (old_pos != new_pos)
 80013f8:	e02d      	b.n	8001456 <check_uart_command+0x7e>
        {
            char c = rx_buffer[old_pos++];
 80013fa:	4b1c      	ldr	r3, [pc, #112]	@ (800146c <check_uart_command+0x94>)
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	1c5a      	adds	r2, r3, #1
 8001400:	b291      	uxth	r1, r2
 8001402:	4a1a      	ldr	r2, [pc, #104]	@ (800146c <check_uart_command+0x94>)
 8001404:	8011      	strh	r1, [r2, #0]
 8001406:	461a      	mov	r2, r3
 8001408:	4b19      	ldr	r3, [pc, #100]	@ (8001470 <check_uart_command+0x98>)
 800140a:	5c9b      	ldrb	r3, [r3, r2]
 800140c:	717b      	strb	r3, [r7, #5]

            // X l k t c (dng buffer m ring)
            if (c == '\n')
 800140e:	797b      	ldrb	r3, [r7, #5]
 8001410:	2b0a      	cmp	r3, #10
 8001412:	d10b      	bne.n	800142c <check_uart_command+0x54>
            {
                // Kt thc chui, parse
                parse_uart_line(temp_line);
 8001414:	4817      	ldr	r0, [pc, #92]	@ (8001474 <check_uart_command+0x9c>)
 8001416:	f000 f831 	bl	800147c <parse_uart_line>
                temp_line_index = 0;
 800141a:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <check_uart_command+0xa0>)
 800141c:	2200      	movs	r2, #0
 800141e:	701a      	strb	r2, [r3, #0]
                memset(temp_line, 0, sizeof(temp_line));
 8001420:	2264      	movs	r2, #100	@ 0x64
 8001422:	2100      	movs	r1, #0
 8001424:	4813      	ldr	r0, [pc, #76]	@ (8001474 <check_uart_command+0x9c>)
 8001426:	f006 fce8 	bl	8007dfa <memset>
 800142a:	e00d      	b.n	8001448 <check_uart_command+0x70>
            }
            else if (temp_line_index < sizeof(temp_line) - 1)
 800142c:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <check_uart_command+0xa0>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	2b62      	cmp	r3, #98	@ 0x62
 8001432:	d809      	bhi.n	8001448 <check_uart_command+0x70>
            {
                temp_line[temp_line_index++] = c;
 8001434:	4b10      	ldr	r3, [pc, #64]	@ (8001478 <check_uart_command+0xa0>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	1c5a      	adds	r2, r3, #1
 800143a:	b2d1      	uxtb	r1, r2
 800143c:	4a0e      	ldr	r2, [pc, #56]	@ (8001478 <check_uart_command+0xa0>)
 800143e:	7011      	strb	r1, [r2, #0]
 8001440:	4619      	mov	r1, r3
 8001442:	4a0c      	ldr	r2, [pc, #48]	@ (8001474 <check_uart_command+0x9c>)
 8001444:	797b      	ldrb	r3, [r7, #5]
 8001446:	5453      	strb	r3, [r2, r1]
            }

            if (old_pos >= RX_BUFFER_SIZE)
 8001448:	4b08      	ldr	r3, [pc, #32]	@ (800146c <check_uart_command+0x94>)
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	2b63      	cmp	r3, #99	@ 0x63
 800144e:	d902      	bls.n	8001456 <check_uart_command+0x7e>
                old_pos = 0;
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <check_uart_command+0x94>)
 8001452:	2200      	movs	r2, #0
 8001454:	801a      	strh	r2, [r3, #0]
        while (old_pos != new_pos)
 8001456:	4b05      	ldr	r3, [pc, #20]	@ (800146c <check_uart_command+0x94>)
 8001458:	881b      	ldrh	r3, [r3, #0]
 800145a:	88fa      	ldrh	r2, [r7, #6]
 800145c:	429a      	cmp	r2, r3
 800145e:	d1cc      	bne.n	80013fa <check_uart_command+0x22>
        }
    }
}
 8001460:	bf00      	nop
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000484 	.word	0x20000484
 800146c:	20000704 	.word	0x20000704
 8001470:	200005f0 	.word	0x200005f0
 8001474:	2000058c 	.word	0x2000058c
 8001478:	200006ba 	.word	0x200006ba

0800147c <parse_uart_line>:

void parse_uart_line(char *line)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b088      	sub	sp, #32
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
    float vx_local = 0, vy_local = 0, omega_local = 0;
 8001484:	f04f 0300 	mov.w	r3, #0
 8001488:	61fb      	str	r3, [r7, #28]
 800148a:	f04f 0300 	mov.w	r3, #0
 800148e:	61bb      	str	r3, [r7, #24]
 8001490:	f04f 0300 	mov.w	r3, #0
 8001494:	617b      	str	r3, [r7, #20]

    char *vxStr = strtok(line, " ");
 8001496:	492d      	ldr	r1, [pc, #180]	@ (800154c <parse_uart_line+0xd0>)
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f006 fcc9 	bl	8007e30 <strtok>
 800149e:	6138      	str	r0, [r7, #16]
    char *vyStr = strtok(NULL, " ");
 80014a0:	492a      	ldr	r1, [pc, #168]	@ (800154c <parse_uart_line+0xd0>)
 80014a2:	2000      	movs	r0, #0
 80014a4:	f006 fcc4 	bl	8007e30 <strtok>
 80014a8:	60f8      	str	r0, [r7, #12]
    char *omegaStr = strtok(NULL, " ");
 80014aa:	4928      	ldr	r1, [pc, #160]	@ (800154c <parse_uart_line+0xd0>)
 80014ac:	2000      	movs	r0, #0
 80014ae:	f006 fcbf 	bl	8007e30 <strtok>
 80014b2:	60b8      	str	r0, [r7, #8]

    if (vxStr && vyStr && omegaStr)
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d043      	beq.n	8001542 <parse_uart_line+0xc6>
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d040      	beq.n	8001542 <parse_uart_line+0xc6>
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d03d      	beq.n	8001542 <parse_uart_line+0xc6>
    {
        vx_local = atof(vxStr);
 80014c6:	6938      	ldr	r0, [r7, #16]
 80014c8:	f005 fd80 	bl	8006fcc <atof>
 80014cc:	ec53 2b10 	vmov	r2, r3, d0
 80014d0:	4610      	mov	r0, r2
 80014d2:	4619      	mov	r1, r3
 80014d4:	f7ff fb52 	bl	8000b7c <__aeabi_d2f>
 80014d8:	4603      	mov	r3, r0
 80014da:	61fb      	str	r3, [r7, #28]
        vy_local = atof(vyStr);
 80014dc:	68f8      	ldr	r0, [r7, #12]
 80014de:	f005 fd75 	bl	8006fcc <atof>
 80014e2:	ec53 2b10 	vmov	r2, r3, d0
 80014e6:	4610      	mov	r0, r2
 80014e8:	4619      	mov	r1, r3
 80014ea:	f7ff fb47 	bl	8000b7c <__aeabi_d2f>
 80014ee:	4603      	mov	r3, r0
 80014f0:	61bb      	str	r3, [r7, #24]
        omega_local = atof(omegaStr);
 80014f2:	68b8      	ldr	r0, [r7, #8]
 80014f4:	f005 fd6a 	bl	8006fcc <atof>
 80014f8:	ec53 2b10 	vmov	r2, r3, d0
 80014fc:	4610      	mov	r0, r2
 80014fe:	4619      	mov	r1, r3
 8001500:	f7ff fb3c 	bl	8000b7c <__aeabi_d2f>
 8001504:	4603      	mov	r3, r0
 8001506:	617b      	str	r3, [r7, #20]

        vx = vx_local;
 8001508:	4a11      	ldr	r2, [pc, #68]	@ (8001550 <parse_uart_line+0xd4>)
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	6013      	str	r3, [r2, #0]
        vy = vy_local;
 800150e:	4a11      	ldr	r2, [pc, #68]	@ (8001554 <parse_uart_line+0xd8>)
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	6013      	str	r3, [r2, #0]
        omega = omega_local;
 8001514:	4a10      	ldr	r2, [pc, #64]	@ (8001558 <parse_uart_line+0xdc>)
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	6013      	str	r3, [r2, #0]

        started = 1;
 800151a:	4b10      	ldr	r3, [pc, #64]	@ (800155c <parse_uart_line+0xe0>)
 800151c:	2201      	movs	r2, #1
 800151e:	701a      	strb	r2, [r3, #0]
        move(vx, vy, omega);
 8001520:	4b0b      	ldr	r3, [pc, #44]	@ (8001550 <parse_uart_line+0xd4>)
 8001522:	edd3 7a00 	vldr	s15, [r3]
 8001526:	4b0b      	ldr	r3, [pc, #44]	@ (8001554 <parse_uart_line+0xd8>)
 8001528:	ed93 7a00 	vldr	s14, [r3]
 800152c:	4b0a      	ldr	r3, [pc, #40]	@ (8001558 <parse_uart_line+0xdc>)
 800152e:	edd3 6a00 	vldr	s13, [r3]
 8001532:	eeb0 1a66 	vmov.f32	s2, s13
 8001536:	eef0 0a47 	vmov.f32	s1, s14
 800153a:	eeb0 0a67 	vmov.f32	s0, s15
 800153e:	f000 f80f 	bl	8001560 <move>
    }
}
 8001542:	bf00      	nop
 8001544:	3720      	adds	r7, #32
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	08009cf8 	.word	0x08009cf8
 8001550:	200006e8 	.word	0x200006e8
 8001554:	200006ec 	.word	0x200006ec
 8001558:	200006f0 	.word	0x200006f0
 800155c:	200006b8 	.word	0x200006b8

08001560 <move>:

void move(float vx, float vy, float omega)
{
 8001560:	b5b0      	push	{r4, r5, r7, lr}
 8001562:	ed2d 8b02 	vpush	{d8}
 8001566:	b08a      	sub	sp, #40	@ 0x28
 8001568:	af00      	add	r7, sp, #0
 800156a:	ed87 0a03 	vstr	s0, [r7, #12]
 800156e:	edc7 0a02 	vstr	s1, [r7, #8]
 8001572:	ed87 1a01 	vstr	s2, [r7, #4]
    float v1 = (vx - vy - (L1 + L2) * omega) / r;
 8001576:	ed97 7a03 	vldr	s14, [r7, #12]
 800157a:	edd7 7a02 	vldr	s15, [r7, #8]
 800157e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001582:	ee17 0a90 	vmov	r0, s15
 8001586:	f7fe ffe7 	bl	8000558 <__aeabi_f2d>
 800158a:	4604      	mov	r4, r0
 800158c:	460d      	mov	r5, r1
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7fe ffe2 	bl	8000558 <__aeabi_f2d>
 8001594:	a38e      	add	r3, pc, #568	@ (adr r3, 80017d0 <move+0x270>)
 8001596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159a:	f7ff f835 	bl	8000608 <__aeabi_dmul>
 800159e:	4602      	mov	r2, r0
 80015a0:	460b      	mov	r3, r1
 80015a2:	4620      	mov	r0, r4
 80015a4:	4629      	mov	r1, r5
 80015a6:	f7fe fe77 	bl	8000298 <__aeabi_dsub>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4610      	mov	r0, r2
 80015b0:	4619      	mov	r1, r3
 80015b2:	a389      	add	r3, pc, #548	@ (adr r3, 80017d8 <move+0x278>)
 80015b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b8:	f7ff f950 	bl	800085c <__aeabi_ddiv>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4610      	mov	r0, r2
 80015c2:	4619      	mov	r1, r3
 80015c4:	f7ff fada 	bl	8000b7c <__aeabi_d2f>
 80015c8:	4603      	mov	r3, r0
 80015ca:	627b      	str	r3, [r7, #36]	@ 0x24
    float v2 = (vx + vy + (L1 + L2) * omega) / r;
 80015cc:	ed97 7a03 	vldr	s14, [r7, #12]
 80015d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80015d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d8:	ee17 0a90 	vmov	r0, s15
 80015dc:	f7fe ffbc 	bl	8000558 <__aeabi_f2d>
 80015e0:	4604      	mov	r4, r0
 80015e2:	460d      	mov	r5, r1
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7fe ffb7 	bl	8000558 <__aeabi_f2d>
 80015ea:	a379      	add	r3, pc, #484	@ (adr r3, 80017d0 <move+0x270>)
 80015ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f0:	f7ff f80a 	bl	8000608 <__aeabi_dmul>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4620      	mov	r0, r4
 80015fa:	4629      	mov	r1, r5
 80015fc:	f7fe fe4e 	bl	800029c <__adddf3>
 8001600:	4602      	mov	r2, r0
 8001602:	460b      	mov	r3, r1
 8001604:	4610      	mov	r0, r2
 8001606:	4619      	mov	r1, r3
 8001608:	a373      	add	r3, pc, #460	@ (adr r3, 80017d8 <move+0x278>)
 800160a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160e:	f7ff f925 	bl	800085c <__aeabi_ddiv>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4610      	mov	r0, r2
 8001618:	4619      	mov	r1, r3
 800161a:	f7ff faaf 	bl	8000b7c <__aeabi_d2f>
 800161e:	4603      	mov	r3, r0
 8001620:	623b      	str	r3, [r7, #32]
    float v3 = (vx - vy + (L1 + L2) * omega) / r;
 8001622:	ed97 7a03 	vldr	s14, [r7, #12]
 8001626:	edd7 7a02 	vldr	s15, [r7, #8]
 800162a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800162e:	ee17 0a90 	vmov	r0, s15
 8001632:	f7fe ff91 	bl	8000558 <__aeabi_f2d>
 8001636:	4604      	mov	r4, r0
 8001638:	460d      	mov	r5, r1
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f7fe ff8c 	bl	8000558 <__aeabi_f2d>
 8001640:	a363      	add	r3, pc, #396	@ (adr r3, 80017d0 <move+0x270>)
 8001642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001646:	f7fe ffdf 	bl	8000608 <__aeabi_dmul>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4620      	mov	r0, r4
 8001650:	4629      	mov	r1, r5
 8001652:	f7fe fe23 	bl	800029c <__adddf3>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	4610      	mov	r0, r2
 800165c:	4619      	mov	r1, r3
 800165e:	a35e      	add	r3, pc, #376	@ (adr r3, 80017d8 <move+0x278>)
 8001660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001664:	f7ff f8fa 	bl	800085c <__aeabi_ddiv>
 8001668:	4602      	mov	r2, r0
 800166a:	460b      	mov	r3, r1
 800166c:	4610      	mov	r0, r2
 800166e:	4619      	mov	r1, r3
 8001670:	f7ff fa84 	bl	8000b7c <__aeabi_d2f>
 8001674:	4603      	mov	r3, r0
 8001676:	61fb      	str	r3, [r7, #28]
    float v4 = (vx + vy - (L1 + L2) * omega) / r;
 8001678:	ed97 7a03 	vldr	s14, [r7, #12]
 800167c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001684:	ee17 0a90 	vmov	r0, s15
 8001688:	f7fe ff66 	bl	8000558 <__aeabi_f2d>
 800168c:	4604      	mov	r4, r0
 800168e:	460d      	mov	r5, r1
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7fe ff61 	bl	8000558 <__aeabi_f2d>
 8001696:	a34e      	add	r3, pc, #312	@ (adr r3, 80017d0 <move+0x270>)
 8001698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169c:	f7fe ffb4 	bl	8000608 <__aeabi_dmul>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
 80016a4:	4620      	mov	r0, r4
 80016a6:	4629      	mov	r1, r5
 80016a8:	f7fe fdf6 	bl	8000298 <__aeabi_dsub>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	4610      	mov	r0, r2
 80016b2:	4619      	mov	r1, r3
 80016b4:	a348      	add	r3, pc, #288	@ (adr r3, 80017d8 <move+0x278>)
 80016b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ba:	f7ff f8cf 	bl	800085c <__aeabi_ddiv>
 80016be:	4602      	mov	r2, r0
 80016c0:	460b      	mov	r3, r1
 80016c2:	4610      	mov	r0, r2
 80016c4:	4619      	mov	r1, r3
 80016c6:	f7ff fa59 	bl	8000b7c <__aeabi_d2f>
 80016ca:	4603      	mov	r3, r0
 80016cc:	61bb      	str	r3, [r7, #24]

    float max_speed = fmaxf(fmaxf(fabsf(v1), fabsf(v2)), fmaxf(fabsf(v3), fabsf(v4)));
 80016ce:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80016d2:	eeb0 7ae7 	vabs.f32	s14, s15
 80016d6:	edd7 7a08 	vldr	s15, [r7, #32]
 80016da:	eef0 7ae7 	vabs.f32	s15, s15
 80016de:	eef0 0a67 	vmov.f32	s1, s15
 80016e2:	eeb0 0a47 	vmov.f32	s0, s14
 80016e6:	f008 fabf 	bl	8009c68 <fmaxf>
 80016ea:	eeb0 8a40 	vmov.f32	s16, s0
 80016ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80016f2:	eeb0 7ae7 	vabs.f32	s14, s15
 80016f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80016fa:	eef0 7ae7 	vabs.f32	s15, s15
 80016fe:	eef0 0a67 	vmov.f32	s1, s15
 8001702:	eeb0 0a47 	vmov.f32	s0, s14
 8001706:	f008 faaf 	bl	8009c68 <fmaxf>
 800170a:	eef0 7a40 	vmov.f32	s15, s0
 800170e:	eef0 0a67 	vmov.f32	s1, s15
 8001712:	eeb0 0a48 	vmov.f32	s0, s16
 8001716:	f008 faa7 	bl	8009c68 <fmaxf>
 800171a:	ed87 0a05 	vstr	s0, [r7, #20]
    if (max_speed > 1.0f)
 800171e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001722:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001726:	eef4 7ac7 	vcmpe.f32	s15, s14
 800172a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800172e:	dd1f      	ble.n	8001770 <move+0x210>
    {
        v1 /= max_speed;
 8001730:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001734:	ed97 7a05 	vldr	s14, [r7, #20]
 8001738:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800173c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        v2 /= max_speed;
 8001740:	edd7 6a08 	vldr	s13, [r7, #32]
 8001744:	ed97 7a05 	vldr	s14, [r7, #20]
 8001748:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800174c:	edc7 7a08 	vstr	s15, [r7, #32]
        v3 /= max_speed;
 8001750:	edd7 6a07 	vldr	s13, [r7, #28]
 8001754:	ed97 7a05 	vldr	s14, [r7, #20]
 8001758:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800175c:	edc7 7a07 	vstr	s15, [r7, #28]
        v4 /= max_speed;
 8001760:	edd7 6a06 	vldr	s13, [r7, #24]
 8001764:	ed97 7a05 	vldr	s14, [r7, #20]
 8001768:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800176c:	edc7 7a06 	vstr	s15, [r7, #24]
    }

    Setpoint[0] = v1 * MAX_SPEED;
 8001770:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001774:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80017c8 <move+0x268>
 8001778:	ee67 7a87 	vmul.f32	s15, s15, s14
 800177c:	4b13      	ldr	r3, [pc, #76]	@ (80017cc <move+0x26c>)
 800177e:	edc3 7a00 	vstr	s15, [r3]
    Setpoint[1] = v2 * MAX_SPEED;
 8001782:	edd7 7a08 	vldr	s15, [r7, #32]
 8001786:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80017c8 <move+0x268>
 800178a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800178e:	4b0f      	ldr	r3, [pc, #60]	@ (80017cc <move+0x26c>)
 8001790:	edc3 7a01 	vstr	s15, [r3, #4]
    Setpoint[2] = v3 * MAX_SPEED;
 8001794:	edd7 7a07 	vldr	s15, [r7, #28]
 8001798:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80017c8 <move+0x268>
 800179c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017a0:	4b0a      	ldr	r3, [pc, #40]	@ (80017cc <move+0x26c>)
 80017a2:	edc3 7a02 	vstr	s15, [r3, #8]
    Setpoint[3] = v4 * MAX_SPEED;
 80017a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80017aa:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80017c8 <move+0x268>
 80017ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017b2:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <move+0x26c>)
 80017b4:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80017b8:	bf00      	nop
 80017ba:	3728      	adds	r7, #40	@ 0x28
 80017bc:	46bd      	mov	sp, r7
 80017be:	ecbd 8b02 	vpop	{d8}
 80017c2:	bdb0      	pop	{r4, r5, r7, pc}
 80017c4:	f3af 8000 	nop.w
 80017c8:	42c80000 	.word	0x42c80000
 80017cc:	200006f4 	.word	0x200006f4
 80017d0:	ae147ae2 	.word	0xae147ae2
 80017d4:	3fcae147 	.word	0x3fcae147
 80017d8:	1eb851ec 	.word	0x1eb851ec
 80017dc:	3fa1eb85 	.word	0x3fa1eb85

080017e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017e4:	f001 f976 	bl	8002ad4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017e8:	f000 f83e 	bl	8001868 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ec:	f000 fbd0 	bl	8001f90 <MX_GPIO_Init>
  MX_DMA_Init();
 80017f0:	f000 fba6 	bl	8001f40 <MX_DMA_Init>
  MX_TIM1_Init();
 80017f4:	f000 f8ce 	bl	8001994 <MX_TIM1_Init>
  MX_TIM2_Init();
 80017f8:	f000 f924 	bl	8001a44 <MX_TIM2_Init>
  MX_TIM3_Init();
 80017fc:	f000 f976 	bl	8001aec <MX_TIM3_Init>
  MX_TIM4_Init();
 8001800:	f000 f9c8 	bl	8001b94 <MX_TIM4_Init>
  MX_I2C3_Init();
 8001804:	f000 f898 	bl	8001938 <MX_I2C3_Init>
  MX_USART6_UART_Init();
 8001808:	f000 fb70 	bl	8001eec <MX_USART6_UART_Init>
  MX_TIM5_Init();
 800180c:	f000 fa16 	bl	8001c3c <MX_TIM5_Init>
  MX_TIM9_Init();
 8001810:	f000 fa96 	bl	8001d40 <MX_TIM9_Init>
  MX_TIM10_Init();
 8001814:	f000 faf8 	bl	8001e08 <MX_TIM10_Init>
  MX_TIM11_Init();
 8001818:	f000 fb44 	bl	8001ea4 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  user_init();
 800181c:	f7ff fbf4 	bl	8001008 <user_init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    check_uart_command();
 8001820:	f7ff fdda 	bl	80013d8 <check_uart_command>

    if (send_flag && uart_tx_ready)
 8001824:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <main+0x78>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d0f9      	beq.n	8001820 <main+0x40>
 800182c:	4b0b      	ldr	r3, [pc, #44]	@ (800185c <main+0x7c>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d0f5      	beq.n	8001820 <main+0x40>
    {
        send_flag = 0;
 8001834:	4b08      	ldr	r3, [pc, #32]	@ (8001858 <main+0x78>)
 8001836:	2200      	movs	r2, #0
 8001838:	701a      	strb	r2, [r3, #0]
        uart_tx_ready = 0;
 800183a:	4b08      	ldr	r3, [pc, #32]	@ (800185c <main+0x7c>)
 800183c:	2200      	movs	r2, #0
 800183e:	701a      	strb	r2, [r3, #0]

//        snprintf(tx_buffer, sizeof(tx_buffer), "%.3f %.3f %.3f\n", V_send, yaw_send, theta_dot_send);
        HAL_UART_Transmit_DMA(&huart6, (uint8_t *)tx_buffer, strlen(tx_buffer));
 8001840:	4807      	ldr	r0, [pc, #28]	@ (8001860 <main+0x80>)
 8001842:	f7fe fccd 	bl	80001e0 <strlen>
 8001846:	4603      	mov	r3, r0
 8001848:	b29b      	uxth	r3, r3
 800184a:	461a      	mov	r2, r3
 800184c:	4904      	ldr	r1, [pc, #16]	@ (8001860 <main+0x80>)
 800184e:	4805      	ldr	r0, [pc, #20]	@ (8001864 <main+0x84>)
 8001850:	f004 fde8 	bl	8006424 <HAL_UART_Transmit_DMA>
    check_uart_command();
 8001854:	e7e4      	b.n	8001820 <main+0x40>
 8001856:	bf00      	nop
 8001858:	200006bb 	.word	0x200006bb
 800185c:	200006b9 	.word	0x200006b9
 8001860:	20000654 	.word	0x20000654
 8001864:	20000484 	.word	0x20000484

08001868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b094      	sub	sp, #80	@ 0x50
 800186c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800186e:	f107 0320 	add.w	r3, r7, #32
 8001872:	2230      	movs	r2, #48	@ 0x30
 8001874:	2100      	movs	r1, #0
 8001876:	4618      	mov	r0, r3
 8001878:	f006 fabf 	bl	8007dfa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800187c:	f107 030c 	add.w	r3, r7, #12
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
 8001888:	60da      	str	r2, [r3, #12]
 800188a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800188c:	2300      	movs	r3, #0
 800188e:	60bb      	str	r3, [r7, #8]
 8001890:	4b27      	ldr	r3, [pc, #156]	@ (8001930 <SystemClock_Config+0xc8>)
 8001892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001894:	4a26      	ldr	r2, [pc, #152]	@ (8001930 <SystemClock_Config+0xc8>)
 8001896:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800189a:	6413      	str	r3, [r2, #64]	@ 0x40
 800189c:	4b24      	ldr	r3, [pc, #144]	@ (8001930 <SystemClock_Config+0xc8>)
 800189e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018a4:	60bb      	str	r3, [r7, #8]
 80018a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018a8:	2300      	movs	r3, #0
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	4b21      	ldr	r3, [pc, #132]	@ (8001934 <SystemClock_Config+0xcc>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a20      	ldr	r2, [pc, #128]	@ (8001934 <SystemClock_Config+0xcc>)
 80018b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018b6:	6013      	str	r3, [r2, #0]
 80018b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001934 <SystemClock_Config+0xcc>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018c0:	607b      	str	r3, [r7, #4]
 80018c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018c4:	2302      	movs	r3, #2
 80018c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018c8:	2301      	movs	r3, #1
 80018ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018cc:	2310      	movs	r3, #16
 80018ce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018d0:	2302      	movs	r3, #2
 80018d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018d4:	2300      	movs	r3, #0
 80018d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018d8:	2308      	movs	r3, #8
 80018da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80018dc:	2390      	movs	r3, #144	@ 0x90
 80018de:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80018e0:	2304      	movs	r3, #4
 80018e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80018e4:	2306      	movs	r3, #6
 80018e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018e8:	f107 0320 	add.w	r3, r7, #32
 80018ec:	4618      	mov	r0, r3
 80018ee:	f002 ffcb 	bl	8004888 <HAL_RCC_OscConfig>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018f8:	f000 fc70 	bl	80021dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018fc:	230f      	movs	r3, #15
 80018fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001900:	2302      	movs	r3, #2
 8001902:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001908:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800190c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001912:	f107 030c 	add.w	r3, r7, #12
 8001916:	2102      	movs	r1, #2
 8001918:	4618      	mov	r0, r3
 800191a:	f003 fa2d 	bl	8004d78 <HAL_RCC_ClockConfig>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001924:	f000 fc5a 	bl	80021dc <Error_Handler>
  }
}
 8001928:	bf00      	nop
 800192a:	3750      	adds	r7, #80	@ 0x50
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40023800 	.word	0x40023800
 8001934:	40007000 	.word	0x40007000

08001938 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800193c:	4b12      	ldr	r3, [pc, #72]	@ (8001988 <MX_I2C3_Init+0x50>)
 800193e:	4a13      	ldr	r2, [pc, #76]	@ (800198c <MX_I2C3_Init+0x54>)
 8001940:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001942:	4b11      	ldr	r3, [pc, #68]	@ (8001988 <MX_I2C3_Init+0x50>)
 8001944:	4a12      	ldr	r2, [pc, #72]	@ (8001990 <MX_I2C3_Init+0x58>)
 8001946:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001948:	4b0f      	ldr	r3, [pc, #60]	@ (8001988 <MX_I2C3_Init+0x50>)
 800194a:	2200      	movs	r2, #0
 800194c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800194e:	4b0e      	ldr	r3, [pc, #56]	@ (8001988 <MX_I2C3_Init+0x50>)
 8001950:	2200      	movs	r2, #0
 8001952:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001954:	4b0c      	ldr	r3, [pc, #48]	@ (8001988 <MX_I2C3_Init+0x50>)
 8001956:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800195a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800195c:	4b0a      	ldr	r3, [pc, #40]	@ (8001988 <MX_I2C3_Init+0x50>)
 800195e:	2200      	movs	r2, #0
 8001960:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001962:	4b09      	ldr	r3, [pc, #36]	@ (8001988 <MX_I2C3_Init+0x50>)
 8001964:	2200      	movs	r2, #0
 8001966:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001968:	4b07      	ldr	r3, [pc, #28]	@ (8001988 <MX_I2C3_Init+0x50>)
 800196a:	2200      	movs	r2, #0
 800196c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800196e:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <MX_I2C3_Init+0x50>)
 8001970:	2200      	movs	r2, #0
 8001972:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001974:	4804      	ldr	r0, [pc, #16]	@ (8001988 <MX_I2C3_Init+0x50>)
 8001976:	f001 ff63 	bl	8003840 <HAL_I2C_Init>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001980:	f000 fc2c 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001984:	bf00      	nop
 8001986:	bd80      	pop	{r7, pc}
 8001988:	200001f0 	.word	0x200001f0
 800198c:	40005c00 	.word	0x40005c00
 8001990:	000186a0 	.word	0x000186a0

08001994 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08c      	sub	sp, #48	@ 0x30
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800199a:	f107 030c 	add.w	r3, r7, #12
 800199e:	2224      	movs	r2, #36	@ 0x24
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f006 fa29 	bl	8007dfa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a8:	1d3b      	adds	r3, r7, #4
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019b0:	4b22      	ldr	r3, [pc, #136]	@ (8001a3c <MX_TIM1_Init+0xa8>)
 80019b2:	4a23      	ldr	r2, [pc, #140]	@ (8001a40 <MX_TIM1_Init+0xac>)
 80019b4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 80019b6:	4b21      	ldr	r3, [pc, #132]	@ (8001a3c <MX_TIM1_Init+0xa8>)
 80019b8:	2248      	movs	r2, #72	@ 0x48
 80019ba:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019bc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a3c <MX_TIM1_Init+0xa8>)
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80019c2:	4b1e      	ldr	r3, [pc, #120]	@ (8001a3c <MX_TIM1_Init+0xa8>)
 80019c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019c8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ca:	4b1c      	ldr	r3, [pc, #112]	@ (8001a3c <MX_TIM1_Init+0xa8>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019d0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a3c <MX_TIM1_Init+0xa8>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019d6:	4b19      	ldr	r3, [pc, #100]	@ (8001a3c <MX_TIM1_Init+0xa8>)
 80019d8:	2280      	movs	r2, #128	@ 0x80
 80019da:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80019dc:	2303      	movs	r3, #3
 80019de:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019e0:	2300      	movs	r3, #0
 80019e2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019e4:	2301      	movs	r3, #1
 80019e6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80019ec:	2300      	movs	r3, #0
 80019ee:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019f0:	2300      	movs	r3, #0
 80019f2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019f4:	2301      	movs	r3, #1
 80019f6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019f8:	2300      	movs	r3, #0
 80019fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001a00:	f107 030c 	add.w	r3, r7, #12
 8001a04:	4619      	mov	r1, r3
 8001a06:	480d      	ldr	r0, [pc, #52]	@ (8001a3c <MX_TIM1_Init+0xa8>)
 8001a08:	f003 fd92 	bl	8005530 <HAL_TIM_Encoder_Init>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001a12:	f000 fbe3 	bl	80021dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a16:	2300      	movs	r3, #0
 8001a18:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	4619      	mov	r1, r3
 8001a22:	4806      	ldr	r0, [pc, #24]	@ (8001a3c <MX_TIM1_Init+0xa8>)
 8001a24:	f004 fc2c 	bl	8006280 <HAL_TIMEx_MasterConfigSynchronization>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001a2e:	f000 fbd5 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a32:	bf00      	nop
 8001a34:	3730      	adds	r7, #48	@ 0x30
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20000244 	.word	0x20000244
 8001a40:	40010000 	.word	0x40010000

08001a44 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08c      	sub	sp, #48	@ 0x30
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a4a:	f107 030c 	add.w	r3, r7, #12
 8001a4e:	2224      	movs	r2, #36	@ 0x24
 8001a50:	2100      	movs	r1, #0
 8001a52:	4618      	mov	r0, r3
 8001a54:	f006 f9d1 	bl	8007dfa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a58:	1d3b      	adds	r3, r7, #4
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a60:	4b21      	ldr	r3, [pc, #132]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001a62:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a66:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 8001a68:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001a6a:	2248      	movs	r2, #72	@ 0x48
 8001a6c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001a74:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001a76:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a7a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a82:	4b19      	ldr	r3, [pc, #100]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001a84:	2280      	movs	r2, #128	@ 0x80
 8001a86:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a90:	2301      	movs	r3, #1
 8001a92:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001aac:	f107 030c 	add.w	r3, r7, #12
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480d      	ldr	r0, [pc, #52]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001ab4:	f003 fd3c 	bl	8005530 <HAL_TIM_Encoder_Init>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001abe:	f000 fb8d 	bl	80021dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	4619      	mov	r1, r3
 8001ace:	4806      	ldr	r0, [pc, #24]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001ad0:	f004 fbd6 	bl	8006280 <HAL_TIMEx_MasterConfigSynchronization>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001ada:	f000 fb7f 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ade:	bf00      	nop
 8001ae0:	3730      	adds	r7, #48	@ 0x30
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	2000028c 	.word	0x2000028c

08001aec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08c      	sub	sp, #48	@ 0x30
 8001af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001af2:	f107 030c 	add.w	r3, r7, #12
 8001af6:	2224      	movs	r2, #36	@ 0x24
 8001af8:	2100      	movs	r1, #0
 8001afa:	4618      	mov	r0, r3
 8001afc:	f006 f97d 	bl	8007dfa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b00:	1d3b      	adds	r3, r7, #4
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b08:	4b20      	ldr	r3, [pc, #128]	@ (8001b8c <MX_TIM3_Init+0xa0>)
 8001b0a:	4a21      	ldr	r2, [pc, #132]	@ (8001b90 <MX_TIM3_Init+0xa4>)
 8001b0c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 8001b0e:	4b1f      	ldr	r3, [pc, #124]	@ (8001b8c <MX_TIM3_Init+0xa0>)
 8001b10:	2248      	movs	r2, #72	@ 0x48
 8001b12:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b14:	4b1d      	ldr	r3, [pc, #116]	@ (8001b8c <MX_TIM3_Init+0xa0>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001b8c <MX_TIM3_Init+0xa0>)
 8001b1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b20:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b22:	4b1a      	ldr	r3, [pc, #104]	@ (8001b8c <MX_TIM3_Init+0xa0>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b28:	4b18      	ldr	r3, [pc, #96]	@ (8001b8c <MX_TIM3_Init+0xa0>)
 8001b2a:	2280      	movs	r2, #128	@ 0x80
 8001b2c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b2e:	2303      	movs	r3, #3
 8001b30:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b32:	2300      	movs	r3, #0
 8001b34:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b36:	2301      	movs	r3, #1
 8001b38:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b42:	2300      	movs	r3, #0
 8001b44:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b46:	2301      	movs	r3, #1
 8001b48:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001b52:	f107 030c 	add.w	r3, r7, #12
 8001b56:	4619      	mov	r1, r3
 8001b58:	480c      	ldr	r0, [pc, #48]	@ (8001b8c <MX_TIM3_Init+0xa0>)
 8001b5a:	f003 fce9 	bl	8005530 <HAL_TIM_Encoder_Init>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001b64:	f000 fb3a 	bl	80021dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b70:	1d3b      	adds	r3, r7, #4
 8001b72:	4619      	mov	r1, r3
 8001b74:	4805      	ldr	r0, [pc, #20]	@ (8001b8c <MX_TIM3_Init+0xa0>)
 8001b76:	f004 fb83 	bl	8006280 <HAL_TIMEx_MasterConfigSynchronization>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001b80:	f000 fb2c 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b84:	bf00      	nop
 8001b86:	3730      	adds	r7, #48	@ 0x30
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	200002d4 	.word	0x200002d4
 8001b90:	40000400 	.word	0x40000400

08001b94 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b08c      	sub	sp, #48	@ 0x30
 8001b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b9a:	f107 030c 	add.w	r3, r7, #12
 8001b9e:	2224      	movs	r2, #36	@ 0x24
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f006 f929 	bl	8007dfa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba8:	1d3b      	adds	r3, r7, #4
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001bb0:	4b20      	ldr	r3, [pc, #128]	@ (8001c34 <MX_TIM4_Init+0xa0>)
 8001bb2:	4a21      	ldr	r2, [pc, #132]	@ (8001c38 <MX_TIM4_Init+0xa4>)
 8001bb4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72;
 8001bb6:	4b1f      	ldr	r3, [pc, #124]	@ (8001c34 <MX_TIM4_Init+0xa0>)
 8001bb8:	2248      	movs	r2, #72	@ 0x48
 8001bba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c34 <MX_TIM4_Init+0xa0>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c34 <MX_TIM4_Init+0xa0>)
 8001bc4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bc8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bca:	4b1a      	ldr	r3, [pc, #104]	@ (8001c34 <MX_TIM4_Init+0xa0>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bd0:	4b18      	ldr	r3, [pc, #96]	@ (8001c34 <MX_TIM4_Init+0xa0>)
 8001bd2:	2280      	movs	r2, #128	@ 0x80
 8001bd4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bde:	2301      	movs	r3, #1
 8001be0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001be2:	2300      	movs	r3, #0
 8001be4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001be6:	2300      	movs	r3, #0
 8001be8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001bea:	2300      	movs	r3, #0
 8001bec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001bfa:	f107 030c 	add.w	r3, r7, #12
 8001bfe:	4619      	mov	r1, r3
 8001c00:	480c      	ldr	r0, [pc, #48]	@ (8001c34 <MX_TIM4_Init+0xa0>)
 8001c02:	f003 fc95 	bl	8005530 <HAL_TIM_Encoder_Init>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001c0c:	f000 fae6 	bl	80021dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c10:	2300      	movs	r3, #0
 8001c12:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c14:	2300      	movs	r3, #0
 8001c16:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4805      	ldr	r0, [pc, #20]	@ (8001c34 <MX_TIM4_Init+0xa0>)
 8001c1e:	f004 fb2f 	bl	8006280 <HAL_TIMEx_MasterConfigSynchronization>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001c28:	f000 fad8 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c2c:	bf00      	nop
 8001c2e:	3730      	adds	r7, #48	@ 0x30
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	2000031c 	.word	0x2000031c
 8001c38:	40000800 	.word	0x40000800

08001c3c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08e      	sub	sp, #56	@ 0x38
 8001c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]
 8001c4c:	609a      	str	r2, [r3, #8]
 8001c4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c50:	f107 0320 	add.w	r3, r7, #32
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c5a:	1d3b      	adds	r3, r7, #4
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
 8001c68:	615a      	str	r2, [r3, #20]
 8001c6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001c6c:	4b32      	ldr	r3, [pc, #200]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001c6e:	4a33      	ldr	r2, [pc, #204]	@ (8001d3c <MX_TIM5_Init+0x100>)
 8001c70:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 72;
 8001c72:	4b31      	ldr	r3, [pc, #196]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001c74:	2248      	movs	r2, #72	@ 0x48
 8001c76:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c78:	4b2f      	ldr	r3, [pc, #188]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000;
 8001c7e:	4b2e      	ldr	r3, [pc, #184]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001c80:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001c84:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c86:	4b2c      	ldr	r3, [pc, #176]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c8c:	4b2a      	ldr	r3, [pc, #168]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001c92:	4829      	ldr	r0, [pc, #164]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001c94:	f003 fa90 	bl	80051b8 <HAL_TIM_Base_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001c9e:	f000 fa9d 	bl	80021dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ca2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001ca8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cac:	4619      	mov	r1, r3
 8001cae:	4822      	ldr	r0, [pc, #136]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001cb0:	f003 ff24 	bl	8005afc <HAL_TIM_ConfigClockSource>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001cba:	f000 fa8f 	bl	80021dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001cbe:	481e      	ldr	r0, [pc, #120]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001cc0:	f003 fb2c 	bl	800531c <HAL_TIM_PWM_Init>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001cca:	f000 fa87 	bl	80021dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001cd6:	f107 0320 	add.w	r3, r7, #32
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4816      	ldr	r0, [pc, #88]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001cde:	f004 facf 	bl	8006280 <HAL_TIMEx_MasterConfigSynchronization>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001ce8:	f000 fa78 	bl	80021dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cec:	2360      	movs	r3, #96	@ 0x60
 8001cee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001cf0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001cf4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cfe:	1d3b      	adds	r3, r7, #4
 8001d00:	2208      	movs	r2, #8
 8001d02:	4619      	mov	r1, r3
 8001d04:	480c      	ldr	r0, [pc, #48]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001d06:	f003 fe37 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001d10:	f000 fa64 	bl	80021dc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d14:	1d3b      	adds	r3, r7, #4
 8001d16:	220c      	movs	r2, #12
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4807      	ldr	r0, [pc, #28]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001d1c:	f003 fe2c 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM5_Init+0xee>
  {
    Error_Handler();
 8001d26:	f000 fa59 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001d2a:	4803      	ldr	r0, [pc, #12]	@ (8001d38 <MX_TIM5_Init+0xfc>)
 8001d2c:	f000 fc46 	bl	80025bc <HAL_TIM_MspPostInit>

}
 8001d30:	bf00      	nop
 8001d32:	3738      	adds	r7, #56	@ 0x38
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20000364 	.word	0x20000364
 8001d3c:	40000c00 	.word	0x40000c00

08001d40 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08c      	sub	sp, #48	@ 0x30
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d46:	f107 0320 	add.w	r3, r7, #32
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	609a      	str	r2, [r3, #8]
 8001d52:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d54:	1d3b      	adds	r3, r7, #4
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]
 8001d5a:	605a      	str	r2, [r3, #4]
 8001d5c:	609a      	str	r2, [r3, #8]
 8001d5e:	60da      	str	r2, [r3, #12]
 8001d60:	611a      	str	r2, [r3, #16]
 8001d62:	615a      	str	r2, [r3, #20]
 8001d64:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001d66:	4b26      	ldr	r3, [pc, #152]	@ (8001e00 <MX_TIM9_Init+0xc0>)
 8001d68:	4a26      	ldr	r2, [pc, #152]	@ (8001e04 <MX_TIM9_Init+0xc4>)
 8001d6a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 72;
 8001d6c:	4b24      	ldr	r3, [pc, #144]	@ (8001e00 <MX_TIM9_Init+0xc0>)
 8001d6e:	2248      	movs	r2, #72	@ 0x48
 8001d70:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d72:	4b23      	ldr	r3, [pc, #140]	@ (8001e00 <MX_TIM9_Init+0xc0>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000;
 8001d78:	4b21      	ldr	r3, [pc, #132]	@ (8001e00 <MX_TIM9_Init+0xc0>)
 8001d7a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001d7e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d80:	4b1f      	ldr	r3, [pc, #124]	@ (8001e00 <MX_TIM9_Init+0xc0>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d86:	4b1e      	ldr	r3, [pc, #120]	@ (8001e00 <MX_TIM9_Init+0xc0>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001d8c:	481c      	ldr	r0, [pc, #112]	@ (8001e00 <MX_TIM9_Init+0xc0>)
 8001d8e:	f003 fa13 	bl	80051b8 <HAL_TIM_Base_Init>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001d98:	f000 fa20 	bl	80021dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001da0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001da2:	f107 0320 	add.w	r3, r7, #32
 8001da6:	4619      	mov	r1, r3
 8001da8:	4815      	ldr	r0, [pc, #84]	@ (8001e00 <MX_TIM9_Init+0xc0>)
 8001daa:	f003 fea7 	bl	8005afc <HAL_TIM_ConfigClockSource>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001db4:	f000 fa12 	bl	80021dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001db8:	4811      	ldr	r0, [pc, #68]	@ (8001e00 <MX_TIM9_Init+0xc0>)
 8001dba:	f003 faaf 	bl	800531c <HAL_TIM_PWM_Init>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001dc4:	f000 fa0a 	bl	80021dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dc8:	2360      	movs	r3, #96	@ 0x60
 8001dca:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001dcc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001dd0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001dda:	1d3b      	adds	r3, r7, #4
 8001ddc:	2204      	movs	r2, #4
 8001dde:	4619      	mov	r1, r3
 8001de0:	4807      	ldr	r0, [pc, #28]	@ (8001e00 <MX_TIM9_Init+0xc0>)
 8001de2:	f003 fdc9 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 8001dec:	f000 f9f6 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001df0:	4803      	ldr	r0, [pc, #12]	@ (8001e00 <MX_TIM9_Init+0xc0>)
 8001df2:	f000 fbe3 	bl	80025bc <HAL_TIM_MspPostInit>

}
 8001df6:	bf00      	nop
 8001df8:	3730      	adds	r7, #48	@ 0x30
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200003ac 	.word	0x200003ac
 8001e04:	40014000 	.word	0x40014000

08001e08 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b088      	sub	sp, #32
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e0e:	1d3b      	adds	r3, r7, #4
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
 8001e1c:	615a      	str	r2, [r3, #20]
 8001e1e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001e20:	4b1e      	ldr	r3, [pc, #120]	@ (8001e9c <MX_TIM10_Init+0x94>)
 8001e22:	4a1f      	ldr	r2, [pc, #124]	@ (8001ea0 <MX_TIM10_Init+0x98>)
 8001e24:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 72;
 8001e26:	4b1d      	ldr	r3, [pc, #116]	@ (8001e9c <MX_TIM10_Init+0x94>)
 8001e28:	2248      	movs	r2, #72	@ 0x48
 8001e2a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e9c <MX_TIM10_Init+0x94>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000;
 8001e32:	4b1a      	ldr	r3, [pc, #104]	@ (8001e9c <MX_TIM10_Init+0x94>)
 8001e34:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001e38:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e3a:	4b18      	ldr	r3, [pc, #96]	@ (8001e9c <MX_TIM10_Init+0x94>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e40:	4b16      	ldr	r3, [pc, #88]	@ (8001e9c <MX_TIM10_Init+0x94>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001e46:	4815      	ldr	r0, [pc, #84]	@ (8001e9c <MX_TIM10_Init+0x94>)
 8001e48:	f003 f9b6 	bl	80051b8 <HAL_TIM_Base_Init>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8001e52:	f000 f9c3 	bl	80021dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8001e56:	4811      	ldr	r0, [pc, #68]	@ (8001e9c <MX_TIM10_Init+0x94>)
 8001e58:	f003 fa60 	bl	800531c <HAL_TIM_PWM_Init>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8001e62:	f000 f9bb 	bl	80021dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e66:	2360      	movs	r3, #96	@ 0x60
 8001e68:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8001e6a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001e6e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e78:	1d3b      	adds	r3, r7, #4
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4807      	ldr	r0, [pc, #28]	@ (8001e9c <MX_TIM10_Init+0x94>)
 8001e80:	f003 fd7a 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_TIM10_Init+0x86>
  {
    Error_Handler();
 8001e8a:	f000 f9a7 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8001e8e:	4803      	ldr	r0, [pc, #12]	@ (8001e9c <MX_TIM10_Init+0x94>)
 8001e90:	f000 fb94 	bl	80025bc <HAL_TIM_MspPostInit>

}
 8001e94:	bf00      	nop
 8001e96:	3720      	adds	r7, #32
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	200003f4 	.word	0x200003f4
 8001ea0:	40014400 	.word	0x40014400

08001ea4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee4 <MX_TIM11_Init+0x40>)
 8001eaa:	4a0f      	ldr	r2, [pc, #60]	@ (8001ee8 <MX_TIM11_Init+0x44>)
 8001eac:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 7200-1;
 8001eae:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee4 <MX_TIM11_Init+0x40>)
 8001eb0:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001eb4:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee4 <MX_TIM11_Init+0x40>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 99;
 8001ebc:	4b09      	ldr	r3, [pc, #36]	@ (8001ee4 <MX_TIM11_Init+0x40>)
 8001ebe:	2263      	movs	r2, #99	@ 0x63
 8001ec0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ec2:	4b08      	ldr	r3, [pc, #32]	@ (8001ee4 <MX_TIM11_Init+0x40>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ec8:	4b06      	ldr	r3, [pc, #24]	@ (8001ee4 <MX_TIM11_Init+0x40>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001ece:	4805      	ldr	r0, [pc, #20]	@ (8001ee4 <MX_TIM11_Init+0x40>)
 8001ed0:	f003 f972 	bl	80051b8 <HAL_TIM_Base_Init>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001eda:	f000 f97f 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	2000043c 	.word	0x2000043c
 8001ee8:	40014800 	.word	0x40014800

08001eec <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001ef0:	4b11      	ldr	r3, [pc, #68]	@ (8001f38 <MX_USART6_UART_Init+0x4c>)
 8001ef2:	4a12      	ldr	r2, [pc, #72]	@ (8001f3c <MX_USART6_UART_Init+0x50>)
 8001ef4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001ef6:	4b10      	ldr	r3, [pc, #64]	@ (8001f38 <MX_USART6_UART_Init+0x4c>)
 8001ef8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001efc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001efe:	4b0e      	ldr	r3, [pc, #56]	@ (8001f38 <MX_USART6_UART_Init+0x4c>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001f04:	4b0c      	ldr	r3, [pc, #48]	@ (8001f38 <MX_USART6_UART_Init+0x4c>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f38 <MX_USART6_UART_Init+0x4c>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001f10:	4b09      	ldr	r3, [pc, #36]	@ (8001f38 <MX_USART6_UART_Init+0x4c>)
 8001f12:	220c      	movs	r2, #12
 8001f14:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f16:	4b08      	ldr	r3, [pc, #32]	@ (8001f38 <MX_USART6_UART_Init+0x4c>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f1c:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <MX_USART6_UART_Init+0x4c>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001f22:	4805      	ldr	r0, [pc, #20]	@ (8001f38 <MX_USART6_UART_Init+0x4c>)
 8001f24:	f004 fa2e 	bl	8006384 <HAL_UART_Init>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001f2e:	f000 f955 	bl	80021dc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000484 	.word	0x20000484
 8001f3c:	40011400 	.word	0x40011400

08001f40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	607b      	str	r3, [r7, #4]
 8001f4a:	4b10      	ldr	r3, [pc, #64]	@ (8001f8c <MX_DMA_Init+0x4c>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4e:	4a0f      	ldr	r2, [pc, #60]	@ (8001f8c <MX_DMA_Init+0x4c>)
 8001f50:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f56:	4b0d      	ldr	r3, [pc, #52]	@ (8001f8c <MX_DMA_Init+0x4c>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f5e:	607b      	str	r3, [r7, #4]
 8001f60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001f62:	2200      	movs	r2, #0
 8001f64:	2100      	movs	r1, #0
 8001f66:	2039      	movs	r0, #57	@ 0x39
 8001f68:	f000 ff25 	bl	8002db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001f6c:	2039      	movs	r0, #57	@ 0x39
 8001f6e:	f000 ff3e 	bl	8002dee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8001f72:	2200      	movs	r2, #0
 8001f74:	2100      	movs	r1, #0
 8001f76:	2045      	movs	r0, #69	@ 0x45
 8001f78:	f000 ff1d 	bl	8002db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001f7c:	2045      	movs	r0, #69	@ 0x45
 8001f7e:	f000 ff36 	bl	8002dee <HAL_NVIC_EnableIRQ>

}
 8001f82:	bf00      	nop
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40023800 	.word	0x40023800

08001f90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08c      	sub	sp, #48	@ 0x30
 8001f94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f96:	f107 031c 	add.w	r3, r7, #28
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	605a      	str	r2, [r3, #4]
 8001fa0:	609a      	str	r2, [r3, #8]
 8001fa2:	60da      	str	r2, [r3, #12]
 8001fa4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	61bb      	str	r3, [r7, #24]
 8001faa:	4b86      	ldr	r3, [pc, #536]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	4a85      	ldr	r2, [pc, #532]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8001fb0:	f043 0310 	orr.w	r3, r3, #16
 8001fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb6:	4b83      	ldr	r3, [pc, #524]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fba:	f003 0310 	and.w	r3, r3, #16
 8001fbe:	61bb      	str	r3, [r7, #24]
 8001fc0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	617b      	str	r3, [r7, #20]
 8001fc6:	4b7f      	ldr	r3, [pc, #508]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fca:	4a7e      	ldr	r2, [pc, #504]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8001fcc:	f043 0304 	orr.w	r3, r3, #4
 8001fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd2:	4b7c      	ldr	r3, [pc, #496]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	f003 0304 	and.w	r3, r3, #4
 8001fda:	617b      	str	r3, [r7, #20]
 8001fdc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	4b78      	ldr	r3, [pc, #480]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe6:	4a77      	ldr	r2, [pc, #476]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8001fe8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fee:	4b75      	ldr	r3, [pc, #468]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	4b71      	ldr	r3, [pc, #452]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	4a70      	ldr	r2, [pc, #448]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	6313      	str	r3, [r2, #48]	@ 0x30
 800200a:	4b6e      	ldr	r3, [pc, #440]	@ (80021c4 <MX_GPIO_Init+0x234>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	60bb      	str	r3, [r7, #8]
 800201a:	4b6a      	ldr	r3, [pc, #424]	@ (80021c4 <MX_GPIO_Init+0x234>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	4a69      	ldr	r2, [pc, #420]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8002020:	f043 0308 	orr.w	r3, r3, #8
 8002024:	6313      	str	r3, [r2, #48]	@ 0x30
 8002026:	4b67      	ldr	r3, [pc, #412]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	f003 0308 	and.w	r3, r3, #8
 800202e:	60bb      	str	r3, [r7, #8]
 8002030:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002032:	2300      	movs	r3, #0
 8002034:	607b      	str	r3, [r7, #4]
 8002036:	4b63      	ldr	r3, [pc, #396]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203a:	4a62      	ldr	r2, [pc, #392]	@ (80021c4 <MX_GPIO_Init+0x234>)
 800203c:	f043 0302 	orr.w	r3, r3, #2
 8002040:	6313      	str	r3, [r2, #48]	@ 0x30
 8002042:	4b60      	ldr	r3, [pc, #384]	@ (80021c4 <MX_GPIO_Init+0x234>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN2_3_GPIO_Port, IN2_3_Pin, GPIO_PIN_RESET);
 800204e:	2200      	movs	r2, #0
 8002050:	2108      	movs	r1, #8
 8002052:	485d      	ldr	r0, [pc, #372]	@ (80021c8 <MX_GPIO_Init+0x238>)
 8002054:	f001 fbda 	bl	800380c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IN2_4_Pin|IN1_4_Pin|IN2_1_Pin, GPIO_PIN_RESET);
 8002058:	2200      	movs	r2, #0
 800205a:	f640 0105 	movw	r1, #2053	@ 0x805
 800205e:	485b      	ldr	r0, [pc, #364]	@ (80021cc <MX_GPIO_Init+0x23c>)
 8002060:	f001 fbd4 	bl	800380c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002064:	2200      	movs	r2, #0
 8002066:	f24f 0154 	movw	r1, #61524	@ 0xf054
 800206a:	4859      	ldr	r0, [pc, #356]	@ (80021d0 <MX_GPIO_Init+0x240>)
 800206c:	f001 fbce 	bl	800380c <HAL_GPIO_WritePin>
                          |IN1_2_Pin|Audio_RST_Pin|IN2_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN1_1_GPIO_Port, IN1_1_Pin, GPIO_PIN_RESET);
 8002070:	2200      	movs	r2, #0
 8002072:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002076:	4857      	ldr	r0, [pc, #348]	@ (80021d4 <MX_GPIO_Init+0x244>)
 8002078:	f001 fbc8 	bl	800380c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IN1_3_GPIO_Port, IN1_3_Pin, GPIO_PIN_RESET);
 800207c:	2200      	movs	r2, #0
 800207e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002082:	4855      	ldr	r0, [pc, #340]	@ (80021d8 <MX_GPIO_Init+0x248>)
 8002084:	f001 fbc2 	bl	800380c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8002088:	2304      	movs	r3, #4
 800208a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800208c:	2300      	movs	r3, #0
 800208e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002090:	2300      	movs	r3, #0
 8002092:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8002094:	f107 031c 	add.w	r3, r7, #28
 8002098:	4619      	mov	r1, r3
 800209a:	484b      	ldr	r0, [pc, #300]	@ (80021c8 <MX_GPIO_Init+0x238>)
 800209c:	f001 fa32 	bl	8003504 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN2_3_Pin */
  GPIO_InitStruct.Pin = IN2_3_Pin;
 80020a0:	2308      	movs	r3, #8
 80020a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020a4:	2301      	movs	r3, #1
 80020a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a8:	2300      	movs	r3, #0
 80020aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ac:	2300      	movs	r3, #0
 80020ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(IN2_3_GPIO_Port, &GPIO_InitStruct);
 80020b0:	f107 031c 	add.w	r3, r7, #28
 80020b4:	4619      	mov	r1, r3
 80020b6:	4844      	ldr	r0, [pc, #272]	@ (80021c8 <MX_GPIO_Init+0x238>)
 80020b8:	f001 fa24 	bl	8003504 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 80020bc:	2332      	movs	r3, #50	@ 0x32
 80020be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80020c0:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80020c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020ca:	f107 031c 	add.w	r3, r7, #28
 80020ce:	4619      	mov	r1, r3
 80020d0:	483d      	ldr	r0, [pc, #244]	@ (80021c8 <MX_GPIO_Init+0x238>)
 80020d2:	f001 fa17 	bl	8003504 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN2_4_Pin IN1_4_Pin IN2_1_Pin */
  GPIO_InitStruct.Pin = IN2_4_Pin|IN1_4_Pin|IN2_1_Pin;
 80020d6:	f640 0305 	movw	r3, #2053	@ 0x805
 80020da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020dc:	2301      	movs	r3, #1
 80020de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e4:	2300      	movs	r3, #0
 80020e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020e8:	f107 031c 	add.w	r3, r7, #28
 80020ec:	4619      	mov	r1, r3
 80020ee:	4837      	ldr	r0, [pc, #220]	@ (80021cc <MX_GPIO_Init+0x23c>)
 80020f0:	f001 fa08 	bl	8003504 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80020f4:	2301      	movs	r3, #1
 80020f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020f8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80020fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fe:	2300      	movs	r3, #0
 8002100:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002102:	f107 031c 	add.w	r3, r7, #28
 8002106:	4619      	mov	r1, r3
 8002108:	4832      	ldr	r0, [pc, #200]	@ (80021d4 <MX_GPIO_Init+0x244>)
 800210a:	f001 f9fb 	bl	8003504 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           IN1_2_Pin Audio_RST_Pin IN2_2_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800210e:	f24f 0354 	movw	r3, #61524	@ 0xf054
 8002112:	61fb      	str	r3, [r7, #28]
                          |IN1_2_Pin|Audio_RST_Pin|IN2_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002114:	2301      	movs	r3, #1
 8002116:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002118:	2300      	movs	r3, #0
 800211a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800211c:	2300      	movs	r3, #0
 800211e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002120:	f107 031c 	add.w	r3, r7, #28
 8002124:	4619      	mov	r1, r3
 8002126:	482a      	ldr	r0, [pc, #168]	@ (80021d0 <MX_GPIO_Init+0x240>)
 8002128:	f001 f9ec 	bl	8003504 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800212c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002130:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002132:	2300      	movs	r3, #0
 8002134:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002136:	2300      	movs	r3, #0
 8002138:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800213a:	f107 031c 	add.w	r3, r7, #28
 800213e:	4619      	mov	r1, r3
 8002140:	4824      	ldr	r0, [pc, #144]	@ (80021d4 <MX_GPIO_Init+0x244>)
 8002142:	f001 f9df 	bl	8003504 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8002146:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800214a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800214c:	2302      	movs	r3, #2
 800214e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002150:	2300      	movs	r3, #0
 8002152:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002154:	2303      	movs	r3, #3
 8002156:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002158:	230a      	movs	r3, #10
 800215a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800215c:	f107 031c 	add.w	r3, r7, #28
 8002160:	4619      	mov	r1, r3
 8002162:	481c      	ldr	r0, [pc, #112]	@ (80021d4 <MX_GPIO_Init+0x244>)
 8002164:	f001 f9ce 	bl	8003504 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN1_1_Pin */
  GPIO_InitStruct.Pin = IN1_1_Pin;
 8002168:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800216c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800216e:	2301      	movs	r3, #1
 8002170:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002176:	2300      	movs	r3, #0
 8002178:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(IN1_1_GPIO_Port, &GPIO_InitStruct);
 800217a:	f107 031c 	add.w	r3, r7, #28
 800217e:	4619      	mov	r1, r3
 8002180:	4814      	ldr	r0, [pc, #80]	@ (80021d4 <MX_GPIO_Init+0x244>)
 8002182:	f001 f9bf 	bl	8003504 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002186:	2320      	movs	r3, #32
 8002188:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800218a:	2300      	movs	r3, #0
 800218c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218e:	2300      	movs	r3, #0
 8002190:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002192:	f107 031c 	add.w	r3, r7, #28
 8002196:	4619      	mov	r1, r3
 8002198:	480d      	ldr	r0, [pc, #52]	@ (80021d0 <MX_GPIO_Init+0x240>)
 800219a:	f001 f9b3 	bl	8003504 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN1_3_Pin */
  GPIO_InitStruct.Pin = IN1_3_Pin;
 800219e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021a4:	2301      	movs	r3, #1
 80021a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ac:	2300      	movs	r3, #0
 80021ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(IN1_3_GPIO_Port, &GPIO_InitStruct);
 80021b0:	f107 031c 	add.w	r3, r7, #28
 80021b4:	4619      	mov	r1, r3
 80021b6:	4808      	ldr	r0, [pc, #32]	@ (80021d8 <MX_GPIO_Init+0x248>)
 80021b8:	f001 f9a4 	bl	8003504 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80021bc:	bf00      	nop
 80021be:	3730      	adds	r7, #48	@ 0x30
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40023800 	.word	0x40023800
 80021c8:	40021000 	.word	0x40021000
 80021cc:	40020800 	.word	0x40020800
 80021d0:	40020c00 	.word	0x40020c00
 80021d4:	40020000 	.word	0x40020000
 80021d8:	40020400 	.word	0x40020400

080021dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021e0:	b672      	cpsid	i
}
 80021e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021e4:	bf00      	nop
 80021e6:	e7fd      	b.n	80021e4 <Error_Handler+0x8>

080021e8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ee:	2300      	movs	r3, #0
 80021f0:	607b      	str	r3, [r7, #4]
 80021f2:	4b10      	ldr	r3, [pc, #64]	@ (8002234 <HAL_MspInit+0x4c>)
 80021f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f6:	4a0f      	ldr	r2, [pc, #60]	@ (8002234 <HAL_MspInit+0x4c>)
 80021f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002234 <HAL_MspInit+0x4c>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002202:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002206:	607b      	str	r3, [r7, #4]
 8002208:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	603b      	str	r3, [r7, #0]
 800220e:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <HAL_MspInit+0x4c>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	4a08      	ldr	r2, [pc, #32]	@ (8002234 <HAL_MspInit+0x4c>)
 8002214:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002218:	6413      	str	r3, [r2, #64]	@ 0x40
 800221a:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <HAL_MspInit+0x4c>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002226:	2007      	movs	r0, #7
 8002228:	f000 fdba 	bl	8002da0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	40023800 	.word	0x40023800

08002238 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b08a      	sub	sp, #40	@ 0x28
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002240:	f107 0314 	add.w	r3, r7, #20
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a29      	ldr	r2, [pc, #164]	@ (80022fc <HAL_I2C_MspInit+0xc4>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d14b      	bne.n	80022f2 <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	613b      	str	r3, [r7, #16]
 800225e:	4b28      	ldr	r3, [pc, #160]	@ (8002300 <HAL_I2C_MspInit+0xc8>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002262:	4a27      	ldr	r2, [pc, #156]	@ (8002300 <HAL_I2C_MspInit+0xc8>)
 8002264:	f043 0304 	orr.w	r3, r3, #4
 8002268:	6313      	str	r3, [r2, #48]	@ 0x30
 800226a:	4b25      	ldr	r3, [pc, #148]	@ (8002300 <HAL_I2C_MspInit+0xc8>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226e:	f003 0304 	and.w	r3, r3, #4
 8002272:	613b      	str	r3, [r7, #16]
 8002274:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
 800227a:	4b21      	ldr	r3, [pc, #132]	@ (8002300 <HAL_I2C_MspInit+0xc8>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227e:	4a20      	ldr	r2, [pc, #128]	@ (8002300 <HAL_I2C_MspInit+0xc8>)
 8002280:	f043 0301 	orr.w	r3, r3, #1
 8002284:	6313      	str	r3, [r2, #48]	@ 0x30
 8002286:	4b1e      	ldr	r3, [pc, #120]	@ (8002300 <HAL_I2C_MspInit+0xc8>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002292:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002296:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002298:	2312      	movs	r3, #18
 800229a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229c:	2300      	movs	r3, #0
 800229e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a0:	2303      	movs	r3, #3
 80022a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80022a4:	2304      	movs	r3, #4
 80022a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022a8:	f107 0314 	add.w	r3, r7, #20
 80022ac:	4619      	mov	r1, r3
 80022ae:	4815      	ldr	r0, [pc, #84]	@ (8002304 <HAL_I2C_MspInit+0xcc>)
 80022b0:	f001 f928 	bl	8003504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80022b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022ba:	2312      	movs	r3, #18
 80022bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c2:	2303      	movs	r3, #3
 80022c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80022c6:	2304      	movs	r3, #4
 80022c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ca:	f107 0314 	add.w	r3, r7, #20
 80022ce:	4619      	mov	r1, r3
 80022d0:	480d      	ldr	r0, [pc, #52]	@ (8002308 <HAL_I2C_MspInit+0xd0>)
 80022d2:	f001 f917 	bl	8003504 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	60bb      	str	r3, [r7, #8]
 80022da:	4b09      	ldr	r3, [pc, #36]	@ (8002300 <HAL_I2C_MspInit+0xc8>)
 80022dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022de:	4a08      	ldr	r2, [pc, #32]	@ (8002300 <HAL_I2C_MspInit+0xc8>)
 80022e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80022e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022e6:	4b06      	ldr	r3, [pc, #24]	@ (8002300 <HAL_I2C_MspInit+0xc8>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022ee:	60bb      	str	r3, [r7, #8]
 80022f0:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 80022f2:	bf00      	nop
 80022f4:	3728      	adds	r7, #40	@ 0x28
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	40005c00 	.word	0x40005c00
 8002300:	40023800 	.word	0x40023800
 8002304:	40020800 	.word	0x40020800
 8002308:	40020000 	.word	0x40020000

0800230c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b090      	sub	sp, #64	@ 0x40
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002314:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	605a      	str	r2, [r3, #4]
 800231e:	609a      	str	r2, [r3, #8]
 8002320:	60da      	str	r2, [r3, #12]
 8002322:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a68      	ldr	r2, [pc, #416]	@ (80024cc <HAL_TIM_Encoder_MspInit+0x1c0>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d135      	bne.n	800239a <HAL_TIM_Encoder_MspInit+0x8e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002332:	4b67      	ldr	r3, [pc, #412]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002336:	4a66      	ldr	r2, [pc, #408]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	6453      	str	r3, [r2, #68]	@ 0x44
 800233e:	4b64      	ldr	r3, [pc, #400]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002348:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800234a:	2300      	movs	r3, #0
 800234c:	627b      	str	r3, [r7, #36]	@ 0x24
 800234e:	4b60      	ldr	r3, [pc, #384]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002352:	4a5f      	ldr	r2, [pc, #380]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002354:	f043 0310 	orr.w	r3, r3, #16
 8002358:	6313      	str	r3, [r2, #48]	@ 0x30
 800235a:	4b5d      	ldr	r3, [pc, #372]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	f003 0310 	and.w	r3, r3, #16
 8002362:	627b      	str	r3, [r7, #36]	@ 0x24
 8002364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCA_1_Pin|ENCB_1_Pin;
 8002366:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800236a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236c:	2302      	movs	r3, #2
 800236e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002370:	2301      	movs	r3, #1
 8002372:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002374:	2300      	movs	r3, #0
 8002376:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002378:	2301      	movs	r3, #1
 800237a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800237c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002380:	4619      	mov	r1, r3
 8002382:	4854      	ldr	r0, [pc, #336]	@ (80024d4 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8002384:	f001 f8be 	bl	8003504 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002388:	2200      	movs	r2, #0
 800238a:	2100      	movs	r1, #0
 800238c:	201a      	movs	r0, #26
 800238e:	f000 fd12 	bl	8002db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002392:	201a      	movs	r0, #26
 8002394:	f000 fd2b 	bl	8002dee <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002398:	e094      	b.n	80024c4 <HAL_TIM_Encoder_MspInit+0x1b8>
  else if(htim_encoder->Instance==TIM2)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023a2:	d12c      	bne.n	80023fe <HAL_TIM_Encoder_MspInit+0xf2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023a4:	2300      	movs	r3, #0
 80023a6:	623b      	str	r3, [r7, #32]
 80023a8:	4b49      	ldr	r3, [pc, #292]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 80023aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ac:	4a48      	ldr	r2, [pc, #288]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 80023ae:	f043 0301 	orr.w	r3, r3, #1
 80023b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80023b4:	4b46      	ldr	r3, [pc, #280]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 80023b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	623b      	str	r3, [r7, #32]
 80023be:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c0:	2300      	movs	r3, #0
 80023c2:	61fb      	str	r3, [r7, #28]
 80023c4:	4b42      	ldr	r3, [pc, #264]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 80023c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c8:	4a41      	ldr	r2, [pc, #260]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 80023ca:	f043 0301 	orr.w	r3, r3, #1
 80023ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80023d0:	4b3f      	ldr	r3, [pc, #252]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 80023d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	61fb      	str	r3, [r7, #28]
 80023da:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ENCB_3_Pin|ENCA_3_Pin;
 80023dc:	2322      	movs	r3, #34	@ 0x22
 80023de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e0:	2302      	movs	r3, #2
 80023e2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023e4:	2301      	movs	r3, #1
 80023e6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e8:	2300      	movs	r3, #0
 80023ea:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023ec:	2301      	movs	r3, #1
 80023ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023f4:	4619      	mov	r1, r3
 80023f6:	4838      	ldr	r0, [pc, #224]	@ (80024d8 <HAL_TIM_Encoder_MspInit+0x1cc>)
 80023f8:	f001 f884 	bl	8003504 <HAL_GPIO_Init>
}
 80023fc:	e062      	b.n	80024c4 <HAL_TIM_Encoder_MspInit+0x1b8>
  else if(htim_encoder->Instance==TIM3)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a36      	ldr	r2, [pc, #216]	@ (80024dc <HAL_TIM_Encoder_MspInit+0x1d0>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d12c      	bne.n	8002462 <HAL_TIM_Encoder_MspInit+0x156>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002408:	2300      	movs	r3, #0
 800240a:	61bb      	str	r3, [r7, #24]
 800240c:	4b30      	ldr	r3, [pc, #192]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 800240e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002410:	4a2f      	ldr	r2, [pc, #188]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002412:	f043 0302 	orr.w	r3, r3, #2
 8002416:	6413      	str	r3, [r2, #64]	@ 0x40
 8002418:	4b2d      	ldr	r3, [pc, #180]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 800241a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241c:	f003 0302 	and.w	r3, r3, #2
 8002420:	61bb      	str	r3, [r7, #24]
 8002422:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002424:	2300      	movs	r3, #0
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	4b29      	ldr	r3, [pc, #164]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 800242a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242c:	4a28      	ldr	r2, [pc, #160]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 800242e:	f043 0301 	orr.w	r3, r3, #1
 8002432:	6313      	str	r3, [r2, #48]	@ 0x30
 8002434:	4b26      	ldr	r3, [pc, #152]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	617b      	str	r3, [r7, #20]
 800243e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENCA_4_Pin|ENCB_4_Pin;
 8002440:	23c0      	movs	r3, #192	@ 0xc0
 8002442:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002444:	2302      	movs	r3, #2
 8002446:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002448:	2301      	movs	r3, #1
 800244a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244c:	2300      	movs	r3, #0
 800244e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002450:	2302      	movs	r3, #2
 8002452:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002454:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002458:	4619      	mov	r1, r3
 800245a:	481f      	ldr	r0, [pc, #124]	@ (80024d8 <HAL_TIM_Encoder_MspInit+0x1cc>)
 800245c:	f001 f852 	bl	8003504 <HAL_GPIO_Init>
}
 8002460:	e030      	b.n	80024c4 <HAL_TIM_Encoder_MspInit+0x1b8>
  else if(htim_encoder->Instance==TIM4)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a1e      	ldr	r2, [pc, #120]	@ (80024e0 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d12b      	bne.n	80024c4 <HAL_TIM_Encoder_MspInit+0x1b8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800246c:	2300      	movs	r3, #0
 800246e:	613b      	str	r3, [r7, #16]
 8002470:	4b17      	ldr	r3, [pc, #92]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002474:	4a16      	ldr	r2, [pc, #88]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002476:	f043 0304 	orr.w	r3, r3, #4
 800247a:	6413      	str	r3, [r2, #64]	@ 0x40
 800247c:	4b14      	ldr	r3, [pc, #80]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 800247e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	613b      	str	r3, [r7, #16]
 8002486:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002488:	2300      	movs	r3, #0
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	4b10      	ldr	r3, [pc, #64]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 800248e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002490:	4a0f      	ldr	r2, [pc, #60]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 8002492:	f043 0302 	orr.w	r3, r3, #2
 8002496:	6313      	str	r3, [r2, #48]	@ 0x30
 8002498:	4b0d      	ldr	r3, [pc, #52]	@ (80024d0 <HAL_TIM_Encoder_MspInit+0x1c4>)
 800249a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	60fb      	str	r3, [r7, #12]
 80024a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCA_2_Pin|ENCB_2_Pin;
 80024a4:	23c0      	movs	r3, #192	@ 0xc0
 80024a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a8:	2302      	movs	r3, #2
 80024aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024ac:	2301      	movs	r3, #1
 80024ae:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b0:	2300      	movs	r3, #0
 80024b2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80024b4:	2302      	movs	r3, #2
 80024b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024bc:	4619      	mov	r1, r3
 80024be:	4809      	ldr	r0, [pc, #36]	@ (80024e4 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80024c0:	f001 f820 	bl	8003504 <HAL_GPIO_Init>
}
 80024c4:	bf00      	nop
 80024c6:	3740      	adds	r7, #64	@ 0x40
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40010000 	.word	0x40010000
 80024d0:	40023800 	.word	0x40023800
 80024d4:	40021000 	.word	0x40021000
 80024d8:	40020000 	.word	0x40020000
 80024dc:	40000400 	.word	0x40000400
 80024e0:	40000800 	.word	0x40000800
 80024e4:	40020400 	.word	0x40020400

080024e8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b086      	sub	sp, #24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a2c      	ldr	r2, [pc, #176]	@ (80025a8 <HAL_TIM_Base_MspInit+0xc0>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d10e      	bne.n	8002518 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	617b      	str	r3, [r7, #20]
 80024fe:	4b2b      	ldr	r3, [pc, #172]	@ (80025ac <HAL_TIM_Base_MspInit+0xc4>)
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	4a2a      	ldr	r2, [pc, #168]	@ (80025ac <HAL_TIM_Base_MspInit+0xc4>)
 8002504:	f043 0308 	orr.w	r3, r3, #8
 8002508:	6413      	str	r3, [r2, #64]	@ 0x40
 800250a:	4b28      	ldr	r3, [pc, #160]	@ (80025ac <HAL_TIM_Base_MspInit+0xc4>)
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	f003 0308 	and.w	r3, r3, #8
 8002512:	617b      	str	r3, [r7, #20]
 8002514:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002516:	e042      	b.n	800259e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM9)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a24      	ldr	r2, [pc, #144]	@ (80025b0 <HAL_TIM_Base_MspInit+0xc8>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d10e      	bne.n	8002540 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
 8002526:	4b21      	ldr	r3, [pc, #132]	@ (80025ac <HAL_TIM_Base_MspInit+0xc4>)
 8002528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252a:	4a20      	ldr	r2, [pc, #128]	@ (80025ac <HAL_TIM_Base_MspInit+0xc4>)
 800252c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002530:	6453      	str	r3, [r2, #68]	@ 0x44
 8002532:	4b1e      	ldr	r3, [pc, #120]	@ (80025ac <HAL_TIM_Base_MspInit+0xc4>)
 8002534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002536:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800253a:	613b      	str	r3, [r7, #16]
 800253c:	693b      	ldr	r3, [r7, #16]
}
 800253e:	e02e      	b.n	800259e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM10)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1b      	ldr	r2, [pc, #108]	@ (80025b4 <HAL_TIM_Base_MspInit+0xcc>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d10e      	bne.n	8002568 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	60fb      	str	r3, [r7, #12]
 800254e:	4b17      	ldr	r3, [pc, #92]	@ (80025ac <HAL_TIM_Base_MspInit+0xc4>)
 8002550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002552:	4a16      	ldr	r2, [pc, #88]	@ (80025ac <HAL_TIM_Base_MspInit+0xc4>)
 8002554:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002558:	6453      	str	r3, [r2, #68]	@ 0x44
 800255a:	4b14      	ldr	r3, [pc, #80]	@ (80025ac <HAL_TIM_Base_MspInit+0xc4>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	68fb      	ldr	r3, [r7, #12]
}
 8002566:	e01a      	b.n	800259e <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM11)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a12      	ldr	r2, [pc, #72]	@ (80025b8 <HAL_TIM_Base_MspInit+0xd0>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d115      	bne.n	800259e <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	60bb      	str	r3, [r7, #8]
 8002576:	4b0d      	ldr	r3, [pc, #52]	@ (80025ac <HAL_TIM_Base_MspInit+0xc4>)
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	4a0c      	ldr	r2, [pc, #48]	@ (80025ac <HAL_TIM_Base_MspInit+0xc4>)
 800257c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002580:	6453      	str	r3, [r2, #68]	@ 0x44
 8002582:	4b0a      	ldr	r3, [pc, #40]	@ (80025ac <HAL_TIM_Base_MspInit+0xc4>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002586:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800258a:	60bb      	str	r3, [r7, #8]
 800258c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800258e:	2200      	movs	r2, #0
 8002590:	2100      	movs	r1, #0
 8002592:	201a      	movs	r0, #26
 8002594:	f000 fc0f 	bl	8002db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002598:	201a      	movs	r0, #26
 800259a:	f000 fc28 	bl	8002dee <HAL_NVIC_EnableIRQ>
}
 800259e:	bf00      	nop
 80025a0:	3718      	adds	r7, #24
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40000c00 	.word	0x40000c00
 80025ac:	40023800 	.word	0x40023800
 80025b0:	40014000 	.word	0x40014000
 80025b4:	40014400 	.word	0x40014400
 80025b8:	40014800 	.word	0x40014800

080025bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08a      	sub	sp, #40	@ 0x28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c4:	f107 0314 	add.w	r3, r7, #20
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]
 80025d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a36      	ldr	r2, [pc, #216]	@ (80026b4 <HAL_TIM_MspPostInit+0xf8>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d11e      	bne.n	800261c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025de:	2300      	movs	r3, #0
 80025e0:	613b      	str	r3, [r7, #16]
 80025e2:	4b35      	ldr	r3, [pc, #212]	@ (80026b8 <HAL_TIM_MspPostInit+0xfc>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e6:	4a34      	ldr	r2, [pc, #208]	@ (80026b8 <HAL_TIM_MspPostInit+0xfc>)
 80025e8:	f043 0301 	orr.w	r3, r3, #1
 80025ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ee:	4b32      	ldr	r3, [pc, #200]	@ (80026b8 <HAL_TIM_MspPostInit+0xfc>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	613b      	str	r3, [r7, #16]
 80025f8:	693b      	ldr	r3, [r7, #16]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = PWM_3_Pin|PWM_4_Pin;
 80025fa:	230c      	movs	r3, #12
 80025fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025fe:	2302      	movs	r3, #2
 8002600:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002602:	2300      	movs	r3, #0
 8002604:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002606:	2300      	movs	r3, #0
 8002608:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800260a:	2302      	movs	r3, #2
 800260c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800260e:	f107 0314 	add.w	r3, r7, #20
 8002612:	4619      	mov	r1, r3
 8002614:	4829      	ldr	r0, [pc, #164]	@ (80026bc <HAL_TIM_MspPostInit+0x100>)
 8002616:	f000 ff75 	bl	8003504 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM10_MspPostInit 1 */

    /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 800261a:	e047      	b.n	80026ac <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM9)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a27      	ldr	r2, [pc, #156]	@ (80026c0 <HAL_TIM_MspPostInit+0x104>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d11e      	bne.n	8002664 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	4b23      	ldr	r3, [pc, #140]	@ (80026b8 <HAL_TIM_MspPostInit+0xfc>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262e:	4a22      	ldr	r2, [pc, #136]	@ (80026b8 <HAL_TIM_MspPostInit+0xfc>)
 8002630:	f043 0310 	orr.w	r3, r3, #16
 8002634:	6313      	str	r3, [r2, #48]	@ 0x30
 8002636:	4b20      	ldr	r3, [pc, #128]	@ (80026b8 <HAL_TIM_MspPostInit+0xfc>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	f003 0310 	and.w	r3, r3, #16
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_1_Pin;
 8002642:	2340      	movs	r3, #64	@ 0x40
 8002644:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002646:	2302      	movs	r3, #2
 8002648:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264a:	2300      	movs	r3, #0
 800264c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800264e:	2300      	movs	r3, #0
 8002650:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002652:	2303      	movs	r3, #3
 8002654:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_1_GPIO_Port, &GPIO_InitStruct);
 8002656:	f107 0314 	add.w	r3, r7, #20
 800265a:	4619      	mov	r1, r3
 800265c:	4819      	ldr	r0, [pc, #100]	@ (80026c4 <HAL_TIM_MspPostInit+0x108>)
 800265e:	f000 ff51 	bl	8003504 <HAL_GPIO_Init>
}
 8002662:	e023      	b.n	80026ac <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM10)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a17      	ldr	r2, [pc, #92]	@ (80026c8 <HAL_TIM_MspPostInit+0x10c>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d11e      	bne.n	80026ac <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	4b11      	ldr	r3, [pc, #68]	@ (80026b8 <HAL_TIM_MspPostInit+0xfc>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002676:	4a10      	ldr	r2, [pc, #64]	@ (80026b8 <HAL_TIM_MspPostInit+0xfc>)
 8002678:	f043 0302 	orr.w	r3, r3, #2
 800267c:	6313      	str	r3, [r2, #48]	@ 0x30
 800267e:	4b0e      	ldr	r3, [pc, #56]	@ (80026b8 <HAL_TIM_MspPostInit+0xfc>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	f003 0302 	and.w	r3, r3, #2
 8002686:	60bb      	str	r3, [r7, #8]
 8002688:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_2_Pin;
 800268a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800268e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002690:	2302      	movs	r3, #2
 8002692:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002694:	2300      	movs	r3, #0
 8002696:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002698:	2300      	movs	r3, #0
 800269a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800269c:	2303      	movs	r3, #3
 800269e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_2_GPIO_Port, &GPIO_InitStruct);
 80026a0:	f107 0314 	add.w	r3, r7, #20
 80026a4:	4619      	mov	r1, r3
 80026a6:	4809      	ldr	r0, [pc, #36]	@ (80026cc <HAL_TIM_MspPostInit+0x110>)
 80026a8:	f000 ff2c 	bl	8003504 <HAL_GPIO_Init>
}
 80026ac:	bf00      	nop
 80026ae:	3728      	adds	r7, #40	@ 0x28
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	40000c00 	.word	0x40000c00
 80026b8:	40023800 	.word	0x40023800
 80026bc:	40020000 	.word	0x40020000
 80026c0:	40014000 	.word	0x40014000
 80026c4:	40021000 	.word	0x40021000
 80026c8:	40014400 	.word	0x40014400
 80026cc:	40020400 	.word	0x40020400

080026d0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b08a      	sub	sp, #40	@ 0x28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d8:	f107 0314 	add.w	r3, r7, #20
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
 80026e2:	609a      	str	r2, [r3, #8]
 80026e4:	60da      	str	r2, [r3, #12]
 80026e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a48      	ldr	r2, [pc, #288]	@ (8002810 <HAL_UART_MspInit+0x140>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	f040 8089 	bne.w	8002806 <HAL_UART_MspInit+0x136>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80026f4:	2300      	movs	r3, #0
 80026f6:	613b      	str	r3, [r7, #16]
 80026f8:	4b46      	ldr	r3, [pc, #280]	@ (8002814 <HAL_UART_MspInit+0x144>)
 80026fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026fc:	4a45      	ldr	r2, [pc, #276]	@ (8002814 <HAL_UART_MspInit+0x144>)
 80026fe:	f043 0320 	orr.w	r3, r3, #32
 8002702:	6453      	str	r3, [r2, #68]	@ 0x44
 8002704:	4b43      	ldr	r3, [pc, #268]	@ (8002814 <HAL_UART_MspInit+0x144>)
 8002706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002708:	f003 0320 	and.w	r3, r3, #32
 800270c:	613b      	str	r3, [r7, #16]
 800270e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002710:	2300      	movs	r3, #0
 8002712:	60fb      	str	r3, [r7, #12]
 8002714:	4b3f      	ldr	r3, [pc, #252]	@ (8002814 <HAL_UART_MspInit+0x144>)
 8002716:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002718:	4a3e      	ldr	r2, [pc, #248]	@ (8002814 <HAL_UART_MspInit+0x144>)
 800271a:	f043 0304 	orr.w	r3, r3, #4
 800271e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002720:	4b3c      	ldr	r3, [pc, #240]	@ (8002814 <HAL_UART_MspInit+0x144>)
 8002722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002724:	f003 0304 	and.w	r3, r3, #4
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800272c:	23c0      	movs	r3, #192	@ 0xc0
 800272e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002730:	2302      	movs	r3, #2
 8002732:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002734:	2300      	movs	r3, #0
 8002736:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002738:	2303      	movs	r3, #3
 800273a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800273c:	2308      	movs	r3, #8
 800273e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002740:	f107 0314 	add.w	r3, r7, #20
 8002744:	4619      	mov	r1, r3
 8002746:	4834      	ldr	r0, [pc, #208]	@ (8002818 <HAL_UART_MspInit+0x148>)
 8002748:	f000 fedc 	bl	8003504 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800274c:	4b33      	ldr	r3, [pc, #204]	@ (800281c <HAL_UART_MspInit+0x14c>)
 800274e:	4a34      	ldr	r2, [pc, #208]	@ (8002820 <HAL_UART_MspInit+0x150>)
 8002750:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002752:	4b32      	ldr	r3, [pc, #200]	@ (800281c <HAL_UART_MspInit+0x14c>)
 8002754:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002758:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800275a:	4b30      	ldr	r3, [pc, #192]	@ (800281c <HAL_UART_MspInit+0x14c>)
 800275c:	2200      	movs	r2, #0
 800275e:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002760:	4b2e      	ldr	r3, [pc, #184]	@ (800281c <HAL_UART_MspInit+0x14c>)
 8002762:	2200      	movs	r2, #0
 8002764:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002766:	4b2d      	ldr	r3, [pc, #180]	@ (800281c <HAL_UART_MspInit+0x14c>)
 8002768:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800276c:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800276e:	4b2b      	ldr	r3, [pc, #172]	@ (800281c <HAL_UART_MspInit+0x14c>)
 8002770:	2200      	movs	r2, #0
 8002772:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002774:	4b29      	ldr	r3, [pc, #164]	@ (800281c <HAL_UART_MspInit+0x14c>)
 8002776:	2200      	movs	r2, #0
 8002778:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 800277a:	4b28      	ldr	r3, [pc, #160]	@ (800281c <HAL_UART_MspInit+0x14c>)
 800277c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002780:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002782:	4b26      	ldr	r3, [pc, #152]	@ (800281c <HAL_UART_MspInit+0x14c>)
 8002784:	2200      	movs	r2, #0
 8002786:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002788:	4b24      	ldr	r3, [pc, #144]	@ (800281c <HAL_UART_MspInit+0x14c>)
 800278a:	2200      	movs	r2, #0
 800278c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800278e:	4823      	ldr	r0, [pc, #140]	@ (800281c <HAL_UART_MspInit+0x14c>)
 8002790:	f000 fb48 	bl	8002e24 <HAL_DMA_Init>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800279a:	f7ff fd1f 	bl	80021dc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a1e      	ldr	r2, [pc, #120]	@ (800281c <HAL_UART_MspInit+0x14c>)
 80027a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80027a4:	4a1d      	ldr	r2, [pc, #116]	@ (800281c <HAL_UART_MspInit+0x14c>)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 80027aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002824 <HAL_UART_MspInit+0x154>)
 80027ac:	4a1e      	ldr	r2, [pc, #120]	@ (8002828 <HAL_UART_MspInit+0x158>)
 80027ae:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 80027b0:	4b1c      	ldr	r3, [pc, #112]	@ (8002824 <HAL_UART_MspInit+0x154>)
 80027b2:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80027b6:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002824 <HAL_UART_MspInit+0x154>)
 80027ba:	2240      	movs	r2, #64	@ 0x40
 80027bc:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027be:	4b19      	ldr	r3, [pc, #100]	@ (8002824 <HAL_UART_MspInit+0x154>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 80027c4:	4b17      	ldr	r3, [pc, #92]	@ (8002824 <HAL_UART_MspInit+0x154>)
 80027c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027ca:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027cc:	4b15      	ldr	r3, [pc, #84]	@ (8002824 <HAL_UART_MspInit+0x154>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027d2:	4b14      	ldr	r3, [pc, #80]	@ (8002824 <HAL_UART_MspInit+0x154>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 80027d8:	4b12      	ldr	r3, [pc, #72]	@ (8002824 <HAL_UART_MspInit+0x154>)
 80027da:	2200      	movs	r2, #0
 80027dc:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 80027de:	4b11      	ldr	r3, [pc, #68]	@ (8002824 <HAL_UART_MspInit+0x154>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002824 <HAL_UART_MspInit+0x154>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80027ea:	480e      	ldr	r0, [pc, #56]	@ (8002824 <HAL_UART_MspInit+0x154>)
 80027ec:	f000 fb1a 	bl	8002e24 <HAL_DMA_Init>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80027f6:	f7ff fcf1 	bl	80021dc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a09      	ldr	r2, [pc, #36]	@ (8002824 <HAL_UART_MspInit+0x154>)
 80027fe:	639a      	str	r2, [r3, #56]	@ 0x38
 8002800:	4a08      	ldr	r2, [pc, #32]	@ (8002824 <HAL_UART_MspInit+0x154>)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8002806:	bf00      	nop
 8002808:	3728      	adds	r7, #40	@ 0x28
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40011400 	.word	0x40011400
 8002814:	40023800 	.word	0x40023800
 8002818:	40020800 	.word	0x40020800
 800281c:	200004cc 	.word	0x200004cc
 8002820:	40026428 	.word	0x40026428
 8002824:	2000052c 	.word	0x2000052c
 8002828:	400264a0 	.word	0x400264a0

0800282c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002830:	bf00      	nop
 8002832:	e7fd      	b.n	8002830 <NMI_Handler+0x4>

08002834 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002838:	bf00      	nop
 800283a:	e7fd      	b.n	8002838 <HardFault_Handler+0x4>

0800283c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002840:	bf00      	nop
 8002842:	e7fd      	b.n	8002840 <MemManage_Handler+0x4>

08002844 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002848:	bf00      	nop
 800284a:	e7fd      	b.n	8002848 <BusFault_Handler+0x4>

0800284c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002850:	bf00      	nop
 8002852:	e7fd      	b.n	8002850 <UsageFault_Handler+0x4>

08002854 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002858:	bf00      	nop
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr

08002862 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002862:	b480      	push	{r7}
 8002864:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002866:	bf00      	nop
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002874:	bf00      	nop
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr

0800287e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002882:	f000 f979 	bl	8002b78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002886:	bf00      	nop
 8002888:	bd80      	pop	{r7, pc}
	...

0800288c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002890:	4803      	ldr	r0, [pc, #12]	@ (80028a0 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8002892:	f002 ff81 	bl	8005798 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8002896:	4803      	ldr	r0, [pc, #12]	@ (80028a4 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002898:	f002 ff7e 	bl	8005798 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800289c:	bf00      	nop
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	20000244 	.word	0x20000244
 80028a4:	2000043c 	.word	0x2000043c

080028a8 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80028ac:	4802      	ldr	r0, [pc, #8]	@ (80028b8 <DMA2_Stream1_IRQHandler+0x10>)
 80028ae:	f000 fbbf 	bl	8003030 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80028b2:	bf00      	nop
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	200004cc 	.word	0x200004cc

080028bc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80028c0:	4802      	ldr	r0, [pc, #8]	@ (80028cc <DMA2_Stream6_IRQHandler+0x10>)
 80028c2:	f000 fbb5 	bl	8003030 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80028c6:	bf00      	nop
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	2000052c 	.word	0x2000052c

080028d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  return 1;
 80028d4:	2301      	movs	r3, #1
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <_kill>:

int _kill(int pid, int sig)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028ea:	f005 fb43 	bl	8007f74 <__errno>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2216      	movs	r2, #22
 80028f2:	601a      	str	r2, [r3, #0]
  return -1;
 80028f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <_exit>:

void _exit (int status)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002908:	f04f 31ff 	mov.w	r1, #4294967295
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7ff ffe7 	bl	80028e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002912:	bf00      	nop
 8002914:	e7fd      	b.n	8002912 <_exit+0x12>

08002916 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b086      	sub	sp, #24
 800291a:	af00      	add	r7, sp, #0
 800291c:	60f8      	str	r0, [r7, #12]
 800291e:	60b9      	str	r1, [r7, #8]
 8002920:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	e00a      	b.n	800293e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002928:	f3af 8000 	nop.w
 800292c:	4601      	mov	r1, r0
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	1c5a      	adds	r2, r3, #1
 8002932:	60ba      	str	r2, [r7, #8]
 8002934:	b2ca      	uxtb	r2, r1
 8002936:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	3301      	adds	r3, #1
 800293c:	617b      	str	r3, [r7, #20]
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	429a      	cmp	r2, r3
 8002944:	dbf0      	blt.n	8002928 <_read+0x12>
  }

  return len;
 8002946:	687b      	ldr	r3, [r7, #4]
}
 8002948:	4618      	mov	r0, r3
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800295c:	2300      	movs	r3, #0
 800295e:	617b      	str	r3, [r7, #20]
 8002960:	e009      	b.n	8002976 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	1c5a      	adds	r2, r3, #1
 8002966:	60ba      	str	r2, [r7, #8]
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	3301      	adds	r3, #1
 8002974:	617b      	str	r3, [r7, #20]
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	429a      	cmp	r2, r3
 800297c:	dbf1      	blt.n	8002962 <_write+0x12>
  }
  return len;
 800297e:	687b      	ldr	r3, [r7, #4]
}
 8002980:	4618      	mov	r0, r3
 8002982:	3718      	adds	r7, #24
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <_close>:

int _close(int file)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002990:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002994:	4618      	mov	r0, r3
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029b0:	605a      	str	r2, [r3, #4]
  return 0;
 80029b2:	2300      	movs	r3, #0
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <_isatty>:

int _isatty(int file)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029c8:	2301      	movs	r3, #1
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr

080029d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029d6:	b480      	push	{r7}
 80029d8:	b085      	sub	sp, #20
 80029da:	af00      	add	r7, sp, #0
 80029dc:	60f8      	str	r0, [r7, #12]
 80029de:	60b9      	str	r1, [r7, #8]
 80029e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3714      	adds	r7, #20
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b086      	sub	sp, #24
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029f8:	4a14      	ldr	r2, [pc, #80]	@ (8002a4c <_sbrk+0x5c>)
 80029fa:	4b15      	ldr	r3, [pc, #84]	@ (8002a50 <_sbrk+0x60>)
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a04:	4b13      	ldr	r3, [pc, #76]	@ (8002a54 <_sbrk+0x64>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d102      	bne.n	8002a12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a0c:	4b11      	ldr	r3, [pc, #68]	@ (8002a54 <_sbrk+0x64>)
 8002a0e:	4a12      	ldr	r2, [pc, #72]	@ (8002a58 <_sbrk+0x68>)
 8002a10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a12:	4b10      	ldr	r3, [pc, #64]	@ (8002a54 <_sbrk+0x64>)
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4413      	add	r3, r2
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d207      	bcs.n	8002a30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a20:	f005 faa8 	bl	8007f74 <__errno>
 8002a24:	4603      	mov	r3, r0
 8002a26:	220c      	movs	r2, #12
 8002a28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a2e:	e009      	b.n	8002a44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a30:	4b08      	ldr	r3, [pc, #32]	@ (8002a54 <_sbrk+0x64>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a36:	4b07      	ldr	r3, [pc, #28]	@ (8002a54 <_sbrk+0x64>)
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	4a05      	ldr	r2, [pc, #20]	@ (8002a54 <_sbrk+0x64>)
 8002a40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a42:	68fb      	ldr	r3, [r7, #12]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3718      	adds	r7, #24
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	20020000 	.word	0x20020000
 8002a50:	00000400 	.word	0x00000400
 8002a54:	20000708 	.word	0x20000708
 8002a58:	20000860 	.word	0x20000860

08002a5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a60:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <SystemInit+0x20>)
 8002a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a66:	4a05      	ldr	r2, [pc, #20]	@ (8002a7c <SystemInit+0x20>)
 8002a68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a70:	bf00      	nop
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	e000ed00 	.word	0xe000ed00

08002a80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ab8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a84:	f7ff ffea 	bl	8002a5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a88:	480c      	ldr	r0, [pc, #48]	@ (8002abc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a8a:	490d      	ldr	r1, [pc, #52]	@ (8002ac0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a8c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ac4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a90:	e002      	b.n	8002a98 <LoopCopyDataInit>

08002a92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a96:	3304      	adds	r3, #4

08002a98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a9c:	d3f9      	bcc.n	8002a92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002ac8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002aa0:	4c0a      	ldr	r4, [pc, #40]	@ (8002acc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002aa2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002aa4:	e001      	b.n	8002aaa <LoopFillZerobss>

08002aa6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002aa6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002aa8:	3204      	adds	r2, #4

08002aaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002aaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002aac:	d3fb      	bcc.n	8002aa6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002aae:	f005 fa67 	bl	8007f80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ab2:	f7fe fe95 	bl	80017e0 <main>
  bx  lr    
 8002ab6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ab8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002abc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ac0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002ac4:	0800a144 	.word	0x0800a144
  ldr r2, =_sbss
 8002ac8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002acc:	2000085c 	.word	0x2000085c

08002ad0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ad0:	e7fe      	b.n	8002ad0 <ADC_IRQHandler>
	...

08002ad4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8002b14 <HAL_Init+0x40>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a0d      	ldr	r2, [pc, #52]	@ (8002b14 <HAL_Init+0x40>)
 8002ade:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ae2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8002b14 <HAL_Init+0x40>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a0a      	ldr	r2, [pc, #40]	@ (8002b14 <HAL_Init+0x40>)
 8002aea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002aee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002af0:	4b08      	ldr	r3, [pc, #32]	@ (8002b14 <HAL_Init+0x40>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a07      	ldr	r2, [pc, #28]	@ (8002b14 <HAL_Init+0x40>)
 8002af6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002afa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002afc:	2003      	movs	r0, #3
 8002afe:	f000 f94f 	bl	8002da0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b02:	2000      	movs	r0, #0
 8002b04:	f000 f808 	bl	8002b18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b08:	f7ff fb6e 	bl	80021e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	40023c00 	.word	0x40023c00

08002b18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b20:	4b12      	ldr	r3, [pc, #72]	@ (8002b6c <HAL_InitTick+0x54>)
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	4b12      	ldr	r3, [pc, #72]	@ (8002b70 <HAL_InitTick+0x58>)
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	4619      	mov	r1, r3
 8002b2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b36:	4618      	mov	r0, r3
 8002b38:	f000 f967 	bl	8002e0a <HAL_SYSTICK_Config>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e00e      	b.n	8002b64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2b0f      	cmp	r3, #15
 8002b4a:	d80a      	bhi.n	8002b62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	6879      	ldr	r1, [r7, #4]
 8002b50:	f04f 30ff 	mov.w	r0, #4294967295
 8002b54:	f000 f92f 	bl	8002db6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b58:	4a06      	ldr	r2, [pc, #24]	@ (8002b74 <HAL_InitTick+0x5c>)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	e000      	b.n	8002b64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3708      	adds	r7, #8
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	20000000 	.word	0x20000000
 8002b70:	20000008 	.word	0x20000008
 8002b74:	20000004 	.word	0x20000004

08002b78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b7c:	4b06      	ldr	r3, [pc, #24]	@ (8002b98 <HAL_IncTick+0x20>)
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	461a      	mov	r2, r3
 8002b82:	4b06      	ldr	r3, [pc, #24]	@ (8002b9c <HAL_IncTick+0x24>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4413      	add	r3, r2
 8002b88:	4a04      	ldr	r2, [pc, #16]	@ (8002b9c <HAL_IncTick+0x24>)
 8002b8a:	6013      	str	r3, [r2, #0]
}
 8002b8c:	bf00      	nop
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	20000008 	.word	0x20000008
 8002b9c:	2000070c 	.word	0x2000070c

08002ba0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ba4:	4b03      	ldr	r3, [pc, #12]	@ (8002bb4 <HAL_GetTick+0x14>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	2000070c 	.word	0x2000070c

08002bb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bc0:	f7ff ffee 	bl	8002ba0 <HAL_GetTick>
 8002bc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd0:	d005      	beq.n	8002bde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8002bfc <HAL_Delay+0x44>)
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	4413      	add	r3, r2
 8002bdc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002bde:	bf00      	nop
 8002be0:	f7ff ffde 	bl	8002ba0 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	68fa      	ldr	r2, [r7, #12]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d8f7      	bhi.n	8002be0 <HAL_Delay+0x28>
  {
  }
}
 8002bf0:	bf00      	nop
 8002bf2:	bf00      	nop
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	20000008 	.word	0x20000008

08002c00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c10:	4b0c      	ldr	r3, [pc, #48]	@ (8002c44 <__NVIC_SetPriorityGrouping+0x44>)
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c32:	4a04      	ldr	r2, [pc, #16]	@ (8002c44 <__NVIC_SetPriorityGrouping+0x44>)
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	60d3      	str	r3, [r2, #12]
}
 8002c38:	bf00      	nop
 8002c3a:	3714      	adds	r7, #20
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr
 8002c44:	e000ed00 	.word	0xe000ed00

08002c48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c4c:	4b04      	ldr	r3, [pc, #16]	@ (8002c60 <__NVIC_GetPriorityGrouping+0x18>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	0a1b      	lsrs	r3, r3, #8
 8002c52:	f003 0307 	and.w	r3, r3, #7
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	e000ed00 	.word	0xe000ed00

08002c64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	db0b      	blt.n	8002c8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c76:	79fb      	ldrb	r3, [r7, #7]
 8002c78:	f003 021f 	and.w	r2, r3, #31
 8002c7c:	4907      	ldr	r1, [pc, #28]	@ (8002c9c <__NVIC_EnableIRQ+0x38>)
 8002c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c82:	095b      	lsrs	r3, r3, #5
 8002c84:	2001      	movs	r0, #1
 8002c86:	fa00 f202 	lsl.w	r2, r0, r2
 8002c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	e000e100 	.word	0xe000e100

08002ca0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	6039      	str	r1, [r7, #0]
 8002caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	db0a      	blt.n	8002cca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	b2da      	uxtb	r2, r3
 8002cb8:	490c      	ldr	r1, [pc, #48]	@ (8002cec <__NVIC_SetPriority+0x4c>)
 8002cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cbe:	0112      	lsls	r2, r2, #4
 8002cc0:	b2d2      	uxtb	r2, r2
 8002cc2:	440b      	add	r3, r1
 8002cc4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cc8:	e00a      	b.n	8002ce0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	b2da      	uxtb	r2, r3
 8002cce:	4908      	ldr	r1, [pc, #32]	@ (8002cf0 <__NVIC_SetPriority+0x50>)
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	3b04      	subs	r3, #4
 8002cd8:	0112      	lsls	r2, r2, #4
 8002cda:	b2d2      	uxtb	r2, r2
 8002cdc:	440b      	add	r3, r1
 8002cde:	761a      	strb	r2, [r3, #24]
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	e000e100 	.word	0xe000e100
 8002cf0:	e000ed00 	.word	0xe000ed00

08002cf4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b089      	sub	sp, #36	@ 0x24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	f1c3 0307 	rsb	r3, r3, #7
 8002d0e:	2b04      	cmp	r3, #4
 8002d10:	bf28      	it	cs
 8002d12:	2304      	movcs	r3, #4
 8002d14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	3304      	adds	r3, #4
 8002d1a:	2b06      	cmp	r3, #6
 8002d1c:	d902      	bls.n	8002d24 <NVIC_EncodePriority+0x30>
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	3b03      	subs	r3, #3
 8002d22:	e000      	b.n	8002d26 <NVIC_EncodePriority+0x32>
 8002d24:	2300      	movs	r3, #0
 8002d26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d28:	f04f 32ff 	mov.w	r2, #4294967295
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d32:	43da      	mvns	r2, r3
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	401a      	ands	r2, r3
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	fa01 f303 	lsl.w	r3, r1, r3
 8002d46:	43d9      	mvns	r1, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d4c:	4313      	orrs	r3, r2
         );
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3724      	adds	r7, #36	@ 0x24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
	...

08002d5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3b01      	subs	r3, #1
 8002d68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d6c:	d301      	bcc.n	8002d72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e00f      	b.n	8002d92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d72:	4a0a      	ldr	r2, [pc, #40]	@ (8002d9c <SysTick_Config+0x40>)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	3b01      	subs	r3, #1
 8002d78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d7a:	210f      	movs	r1, #15
 8002d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d80:	f7ff ff8e 	bl	8002ca0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d84:	4b05      	ldr	r3, [pc, #20]	@ (8002d9c <SysTick_Config+0x40>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d8a:	4b04      	ldr	r3, [pc, #16]	@ (8002d9c <SysTick_Config+0x40>)
 8002d8c:	2207      	movs	r2, #7
 8002d8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3708      	adds	r7, #8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	e000e010 	.word	0xe000e010

08002da0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f7ff ff29 	bl	8002c00 <__NVIC_SetPriorityGrouping>
}
 8002dae:	bf00      	nop
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}

08002db6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002db6:	b580      	push	{r7, lr}
 8002db8:	b086      	sub	sp, #24
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	60b9      	str	r1, [r7, #8]
 8002dc0:	607a      	str	r2, [r7, #4]
 8002dc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dc8:	f7ff ff3e 	bl	8002c48 <__NVIC_GetPriorityGrouping>
 8002dcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	68b9      	ldr	r1, [r7, #8]
 8002dd2:	6978      	ldr	r0, [r7, #20]
 8002dd4:	f7ff ff8e 	bl	8002cf4 <NVIC_EncodePriority>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dde:	4611      	mov	r1, r2
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff ff5d 	bl	8002ca0 <__NVIC_SetPriority>
}
 8002de6:	bf00      	nop
 8002de8:	3718      	adds	r7, #24
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b082      	sub	sp, #8
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	4603      	mov	r3, r0
 8002df6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff ff31 	bl	8002c64 <__NVIC_EnableIRQ>
}
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b082      	sub	sp, #8
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f7ff ffa2 	bl	8002d5c <SysTick_Config>
 8002e18:	4603      	mov	r3, r0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3708      	adds	r7, #8
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
	...

08002e24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b086      	sub	sp, #24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e30:	f7ff feb6 	bl	8002ba0 <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d101      	bne.n	8002e40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e099      	b.n	8002f74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2202      	movs	r2, #2
 8002e44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f022 0201 	bic.w	r2, r2, #1
 8002e5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e60:	e00f      	b.n	8002e82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e62:	f7ff fe9d 	bl	8002ba0 <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b05      	cmp	r3, #5
 8002e6e:	d908      	bls.n	8002e82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2220      	movs	r2, #32
 8002e74:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2203      	movs	r2, #3
 8002e7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e078      	b.n	8002f74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1e8      	bne.n	8002e62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	4b38      	ldr	r3, [pc, #224]	@ (8002f7c <HAL_DMA_Init+0x158>)
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685a      	ldr	r2, [r3, #4]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	691b      	ldr	r3, [r3, #16]
 8002eb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ec6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed8:	2b04      	cmp	r3, #4
 8002eda:	d107      	bne.n	8002eec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	697a      	ldr	r2, [r7, #20]
 8002ef2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	f023 0307 	bic.w	r3, r3, #7
 8002f02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f08:	697a      	ldr	r2, [r7, #20]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f12:	2b04      	cmp	r3, #4
 8002f14:	d117      	bne.n	8002f46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1a:	697a      	ldr	r2, [r7, #20]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00e      	beq.n	8002f46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 fa6f 	bl	800340c <DMA_CheckFifoParam>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d008      	beq.n	8002f46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2240      	movs	r2, #64	@ 0x40
 8002f38:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002f42:	2301      	movs	r3, #1
 8002f44:	e016      	b.n	8002f74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	697a      	ldr	r2, [r7, #20]
 8002f4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 fa26 	bl	80033a0 <DMA_CalcBaseAndBitshift>
 8002f54:	4603      	mov	r3, r0
 8002f56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5c:	223f      	movs	r2, #63	@ 0x3f
 8002f5e:	409a      	lsls	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3718      	adds	r7, #24
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	f010803f 	.word	0xf010803f

08002f80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
 8002f8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d101      	bne.n	8002fa6 <HAL_DMA_Start_IT+0x26>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	e040      	b.n	8003028 <HAL_DMA_Start_IT+0xa8>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d12f      	bne.n	800301a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2202      	movs	r2, #2
 8002fbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	68b9      	ldr	r1, [r7, #8]
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f000 f9b8 	bl	8003344 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fd8:	223f      	movs	r2, #63	@ 0x3f
 8002fda:	409a      	lsls	r2, r3
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f042 0216 	orr.w	r2, r2, #22
 8002fee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d007      	beq.n	8003008 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f042 0208 	orr.w	r2, r2, #8
 8003006:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f042 0201 	orr.w	r2, r2, #1
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	e005      	b.n	8003026 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003022:	2302      	movs	r3, #2
 8003024:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003026:	7dfb      	ldrb	r3, [r7, #23]
}
 8003028:	4618      	mov	r0, r3
 800302a:	3718      	adds	r7, #24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800303c:	4b8e      	ldr	r3, [pc, #568]	@ (8003278 <HAL_DMA_IRQHandler+0x248>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a8e      	ldr	r2, [pc, #568]	@ (800327c <HAL_DMA_IRQHandler+0x24c>)
 8003042:	fba2 2303 	umull	r2, r3, r2, r3
 8003046:	0a9b      	lsrs	r3, r3, #10
 8003048:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800304e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800305a:	2208      	movs	r2, #8
 800305c:	409a      	lsls	r2, r3
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	4013      	ands	r3, r2
 8003062:	2b00      	cmp	r3, #0
 8003064:	d01a      	beq.n	800309c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0304 	and.w	r3, r3, #4
 8003070:	2b00      	cmp	r3, #0
 8003072:	d013      	beq.n	800309c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f022 0204 	bic.w	r2, r2, #4
 8003082:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003088:	2208      	movs	r2, #8
 800308a:	409a      	lsls	r2, r3
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003094:	f043 0201 	orr.w	r2, r3, #1
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a0:	2201      	movs	r2, #1
 80030a2:	409a      	lsls	r2, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	4013      	ands	r3, r2
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d012      	beq.n	80030d2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00b      	beq.n	80030d2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030be:	2201      	movs	r2, #1
 80030c0:	409a      	lsls	r2, r3
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ca:	f043 0202 	orr.w	r2, r3, #2
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d6:	2204      	movs	r2, #4
 80030d8:	409a      	lsls	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	4013      	ands	r3, r2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d012      	beq.n	8003108 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00b      	beq.n	8003108 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f4:	2204      	movs	r2, #4
 80030f6:	409a      	lsls	r2, r3
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003100:	f043 0204 	orr.w	r2, r3, #4
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800310c:	2210      	movs	r2, #16
 800310e:	409a      	lsls	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	4013      	ands	r3, r2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d043      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0308 	and.w	r3, r3, #8
 8003122:	2b00      	cmp	r3, #0
 8003124:	d03c      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800312a:	2210      	movs	r2, #16
 800312c:	409a      	lsls	r2, r3
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d018      	beq.n	8003172 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d108      	bne.n	8003160 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003152:	2b00      	cmp	r3, #0
 8003154:	d024      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	4798      	blx	r3
 800315e:	e01f      	b.n	80031a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003164:	2b00      	cmp	r3, #0
 8003166:	d01b      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	4798      	blx	r3
 8003170:	e016      	b.n	80031a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800317c:	2b00      	cmp	r3, #0
 800317e:	d107      	bne.n	8003190 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 0208 	bic.w	r2, r2, #8
 800318e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a4:	2220      	movs	r2, #32
 80031a6:	409a      	lsls	r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	4013      	ands	r3, r2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f000 808f 	beq.w	80032d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0310 	and.w	r3, r3, #16
 80031bc:	2b00      	cmp	r3, #0
 80031be:	f000 8087 	beq.w	80032d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031c6:	2220      	movs	r2, #32
 80031c8:	409a      	lsls	r2, r3
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b05      	cmp	r3, #5
 80031d8:	d136      	bne.n	8003248 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0216 	bic.w	r2, r2, #22
 80031e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	695a      	ldr	r2, [r3, #20]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d103      	bne.n	800320a <HAL_DMA_IRQHandler+0x1da>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003206:	2b00      	cmp	r3, #0
 8003208:	d007      	beq.n	800321a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0208 	bic.w	r2, r2, #8
 8003218:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800321e:	223f      	movs	r2, #63	@ 0x3f
 8003220:	409a      	lsls	r2, r3
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800323a:	2b00      	cmp	r3, #0
 800323c:	d07e      	beq.n	800333c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	4798      	blx	r3
        }
        return;
 8003246:	e079      	b.n	800333c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d01d      	beq.n	8003292 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10d      	bne.n	8003280 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003268:	2b00      	cmp	r3, #0
 800326a:	d031      	beq.n	80032d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	4798      	blx	r3
 8003274:	e02c      	b.n	80032d0 <HAL_DMA_IRQHandler+0x2a0>
 8003276:	bf00      	nop
 8003278:	20000000 	.word	0x20000000
 800327c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003284:	2b00      	cmp	r3, #0
 8003286:	d023      	beq.n	80032d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	4798      	blx	r3
 8003290:	e01e      	b.n	80032d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800329c:	2b00      	cmp	r3, #0
 800329e:	d10f      	bne.n	80032c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 0210 	bic.w	r2, r2, #16
 80032ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d003      	beq.n	80032d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d032      	beq.n	800333e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032dc:	f003 0301 	and.w	r3, r3, #1
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d022      	beq.n	800332a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2205      	movs	r2, #5
 80032e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0201 	bic.w	r2, r2, #1
 80032fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	3301      	adds	r3, #1
 8003300:	60bb      	str	r3, [r7, #8]
 8003302:	697a      	ldr	r2, [r7, #20]
 8003304:	429a      	cmp	r2, r3
 8003306:	d307      	bcc.n	8003318 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1f2      	bne.n	80032fc <HAL_DMA_IRQHandler+0x2cc>
 8003316:	e000      	b.n	800331a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003318:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2201      	movs	r2, #1
 800331e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800332e:	2b00      	cmp	r3, #0
 8003330:	d005      	beq.n	800333e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	4798      	blx	r3
 800333a:	e000      	b.n	800333e <HAL_DMA_IRQHandler+0x30e>
        return;
 800333c:	bf00      	nop
    }
  }
}
 800333e:	3718      	adds	r7, #24
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003344:	b480      	push	{r7}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
 8003350:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003360:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	2b40      	cmp	r3, #64	@ 0x40
 8003370:	d108      	bne.n	8003384 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003382:	e007      	b.n	8003394 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	60da      	str	r2, [r3, #12]
}
 8003394:	bf00      	nop
 8003396:	3714      	adds	r7, #20
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	3b10      	subs	r3, #16
 80033b0:	4a14      	ldr	r2, [pc, #80]	@ (8003404 <DMA_CalcBaseAndBitshift+0x64>)
 80033b2:	fba2 2303 	umull	r2, r3, r2, r3
 80033b6:	091b      	lsrs	r3, r3, #4
 80033b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033ba:	4a13      	ldr	r2, [pc, #76]	@ (8003408 <DMA_CalcBaseAndBitshift+0x68>)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	4413      	add	r3, r2
 80033c0:	781b      	ldrb	r3, [r3, #0]
 80033c2:	461a      	mov	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2b03      	cmp	r3, #3
 80033cc:	d909      	bls.n	80033e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033d6:	f023 0303 	bic.w	r3, r3, #3
 80033da:	1d1a      	adds	r2, r3, #4
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	659a      	str	r2, [r3, #88]	@ 0x58
 80033e0:	e007      	b.n	80033f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033ea:	f023 0303 	bic.w	r3, r3, #3
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3714      	adds	r7, #20
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	aaaaaaab 	.word	0xaaaaaaab
 8003408:	08009d14 	.word	0x08009d14

0800340c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800340c:	b480      	push	{r7}
 800340e:	b085      	sub	sp, #20
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003414:	2300      	movs	r3, #0
 8003416:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800341c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d11f      	bne.n	8003466 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	2b03      	cmp	r3, #3
 800342a:	d856      	bhi.n	80034da <DMA_CheckFifoParam+0xce>
 800342c:	a201      	add	r2, pc, #4	@ (adr r2, 8003434 <DMA_CheckFifoParam+0x28>)
 800342e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003432:	bf00      	nop
 8003434:	08003445 	.word	0x08003445
 8003438:	08003457 	.word	0x08003457
 800343c:	08003445 	.word	0x08003445
 8003440:	080034db 	.word	0x080034db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003448:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d046      	beq.n	80034de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003454:	e043      	b.n	80034de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800345a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800345e:	d140      	bne.n	80034e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003464:	e03d      	b.n	80034e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800346e:	d121      	bne.n	80034b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	2b03      	cmp	r3, #3
 8003474:	d837      	bhi.n	80034e6 <DMA_CheckFifoParam+0xda>
 8003476:	a201      	add	r2, pc, #4	@ (adr r2, 800347c <DMA_CheckFifoParam+0x70>)
 8003478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800347c:	0800348d 	.word	0x0800348d
 8003480:	08003493 	.word	0x08003493
 8003484:	0800348d 	.word	0x0800348d
 8003488:	080034a5 	.word	0x080034a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	73fb      	strb	r3, [r7, #15]
      break;
 8003490:	e030      	b.n	80034f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003496:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d025      	beq.n	80034ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034a2:	e022      	b.n	80034ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80034ac:	d11f      	bne.n	80034ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034b2:	e01c      	b.n	80034ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d903      	bls.n	80034c2 <DMA_CheckFifoParam+0xb6>
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	2b03      	cmp	r3, #3
 80034be:	d003      	beq.n	80034c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034c0:	e018      	b.n	80034f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	73fb      	strb	r3, [r7, #15]
      break;
 80034c6:	e015      	b.n	80034f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00e      	beq.n	80034f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	73fb      	strb	r3, [r7, #15]
      break;
 80034d8:	e00b      	b.n	80034f2 <DMA_CheckFifoParam+0xe6>
      break;
 80034da:	bf00      	nop
 80034dc:	e00a      	b.n	80034f4 <DMA_CheckFifoParam+0xe8>
      break;
 80034de:	bf00      	nop
 80034e0:	e008      	b.n	80034f4 <DMA_CheckFifoParam+0xe8>
      break;
 80034e2:	bf00      	nop
 80034e4:	e006      	b.n	80034f4 <DMA_CheckFifoParam+0xe8>
      break;
 80034e6:	bf00      	nop
 80034e8:	e004      	b.n	80034f4 <DMA_CheckFifoParam+0xe8>
      break;
 80034ea:	bf00      	nop
 80034ec:	e002      	b.n	80034f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80034ee:	bf00      	nop
 80034f0:	e000      	b.n	80034f4 <DMA_CheckFifoParam+0xe8>
      break;
 80034f2:	bf00      	nop
    }
  } 
  
  return status; 
 80034f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3714      	adds	r7, #20
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop

08003504 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003504:	b480      	push	{r7}
 8003506:	b089      	sub	sp, #36	@ 0x24
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800350e:	2300      	movs	r3, #0
 8003510:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003512:	2300      	movs	r3, #0
 8003514:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003516:	2300      	movs	r3, #0
 8003518:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800351a:	2300      	movs	r3, #0
 800351c:	61fb      	str	r3, [r7, #28]
 800351e:	e159      	b.n	80037d4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003520:	2201      	movs	r2, #1
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	fa02 f303 	lsl.w	r3, r2, r3
 8003528:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	697a      	ldr	r2, [r7, #20]
 8003530:	4013      	ands	r3, r2
 8003532:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	429a      	cmp	r2, r3
 800353a:	f040 8148 	bne.w	80037ce <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f003 0303 	and.w	r3, r3, #3
 8003546:	2b01      	cmp	r3, #1
 8003548:	d005      	beq.n	8003556 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003552:	2b02      	cmp	r3, #2
 8003554:	d130      	bne.n	80035b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	005b      	lsls	r3, r3, #1
 8003560:	2203      	movs	r2, #3
 8003562:	fa02 f303 	lsl.w	r3, r2, r3
 8003566:	43db      	mvns	r3, r3
 8003568:	69ba      	ldr	r2, [r7, #24]
 800356a:	4013      	ands	r3, r2
 800356c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	68da      	ldr	r2, [r3, #12]
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	fa02 f303 	lsl.w	r3, r2, r3
 800357a:	69ba      	ldr	r2, [r7, #24]
 800357c:	4313      	orrs	r3, r2
 800357e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	69ba      	ldr	r2, [r7, #24]
 8003584:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800358c:	2201      	movs	r2, #1
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	fa02 f303 	lsl.w	r3, r2, r3
 8003594:	43db      	mvns	r3, r3
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	4013      	ands	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	091b      	lsrs	r3, r3, #4
 80035a2:	f003 0201 	and.w	r2, r3, #1
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	fa02 f303 	lsl.w	r3, r2, r3
 80035ac:	69ba      	ldr	r2, [r7, #24]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f003 0303 	and.w	r3, r3, #3
 80035c0:	2b03      	cmp	r3, #3
 80035c2:	d017      	beq.n	80035f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	2203      	movs	r2, #3
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	43db      	mvns	r3, r3
 80035d6:	69ba      	ldr	r2, [r7, #24]
 80035d8:	4013      	ands	r3, r2
 80035da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	005b      	lsls	r3, r3, #1
 80035e4:	fa02 f303 	lsl.w	r3, r2, r3
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	69ba      	ldr	r2, [r7, #24]
 80035f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f003 0303 	and.w	r3, r3, #3
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d123      	bne.n	8003648 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	08da      	lsrs	r2, r3, #3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	3208      	adds	r2, #8
 8003608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800360c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	f003 0307 	and.w	r3, r3, #7
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	220f      	movs	r2, #15
 8003618:	fa02 f303 	lsl.w	r3, r2, r3
 800361c:	43db      	mvns	r3, r3
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	4013      	ands	r3, r2
 8003622:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	691a      	ldr	r2, [r3, #16]
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	f003 0307 	and.w	r3, r3, #7
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	4313      	orrs	r3, r2
 8003638:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	08da      	lsrs	r2, r3, #3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	3208      	adds	r2, #8
 8003642:	69b9      	ldr	r1, [r7, #24]
 8003644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	2203      	movs	r2, #3
 8003654:	fa02 f303 	lsl.w	r3, r2, r3
 8003658:	43db      	mvns	r3, r3
 800365a:	69ba      	ldr	r2, [r7, #24]
 800365c:	4013      	ands	r3, r2
 800365e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f003 0203 	and.w	r2, r3, #3
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	005b      	lsls	r3, r3, #1
 800366c:	fa02 f303 	lsl.w	r3, r2, r3
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	4313      	orrs	r3, r2
 8003674:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003684:	2b00      	cmp	r3, #0
 8003686:	f000 80a2 	beq.w	80037ce <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800368a:	2300      	movs	r3, #0
 800368c:	60fb      	str	r3, [r7, #12]
 800368e:	4b57      	ldr	r3, [pc, #348]	@ (80037ec <HAL_GPIO_Init+0x2e8>)
 8003690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003692:	4a56      	ldr	r2, [pc, #344]	@ (80037ec <HAL_GPIO_Init+0x2e8>)
 8003694:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003698:	6453      	str	r3, [r2, #68]	@ 0x44
 800369a:	4b54      	ldr	r3, [pc, #336]	@ (80037ec <HAL_GPIO_Init+0x2e8>)
 800369c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800369e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036a2:	60fb      	str	r3, [r7, #12]
 80036a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036a6:	4a52      	ldr	r2, [pc, #328]	@ (80037f0 <HAL_GPIO_Init+0x2ec>)
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	089b      	lsrs	r3, r3, #2
 80036ac:	3302      	adds	r3, #2
 80036ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	f003 0303 	and.w	r3, r3, #3
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	220f      	movs	r2, #15
 80036be:	fa02 f303 	lsl.w	r3, r2, r3
 80036c2:	43db      	mvns	r3, r3
 80036c4:	69ba      	ldr	r2, [r7, #24]
 80036c6:	4013      	ands	r3, r2
 80036c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a49      	ldr	r2, [pc, #292]	@ (80037f4 <HAL_GPIO_Init+0x2f0>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d019      	beq.n	8003706 <HAL_GPIO_Init+0x202>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a48      	ldr	r2, [pc, #288]	@ (80037f8 <HAL_GPIO_Init+0x2f4>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d013      	beq.n	8003702 <HAL_GPIO_Init+0x1fe>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a47      	ldr	r2, [pc, #284]	@ (80037fc <HAL_GPIO_Init+0x2f8>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d00d      	beq.n	80036fe <HAL_GPIO_Init+0x1fa>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a46      	ldr	r2, [pc, #280]	@ (8003800 <HAL_GPIO_Init+0x2fc>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d007      	beq.n	80036fa <HAL_GPIO_Init+0x1f6>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a45      	ldr	r2, [pc, #276]	@ (8003804 <HAL_GPIO_Init+0x300>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d101      	bne.n	80036f6 <HAL_GPIO_Init+0x1f2>
 80036f2:	2304      	movs	r3, #4
 80036f4:	e008      	b.n	8003708 <HAL_GPIO_Init+0x204>
 80036f6:	2307      	movs	r3, #7
 80036f8:	e006      	b.n	8003708 <HAL_GPIO_Init+0x204>
 80036fa:	2303      	movs	r3, #3
 80036fc:	e004      	b.n	8003708 <HAL_GPIO_Init+0x204>
 80036fe:	2302      	movs	r3, #2
 8003700:	e002      	b.n	8003708 <HAL_GPIO_Init+0x204>
 8003702:	2301      	movs	r3, #1
 8003704:	e000      	b.n	8003708 <HAL_GPIO_Init+0x204>
 8003706:	2300      	movs	r3, #0
 8003708:	69fa      	ldr	r2, [r7, #28]
 800370a:	f002 0203 	and.w	r2, r2, #3
 800370e:	0092      	lsls	r2, r2, #2
 8003710:	4093      	lsls	r3, r2
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	4313      	orrs	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003718:	4935      	ldr	r1, [pc, #212]	@ (80037f0 <HAL_GPIO_Init+0x2ec>)
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	089b      	lsrs	r3, r3, #2
 800371e:	3302      	adds	r3, #2
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003726:	4b38      	ldr	r3, [pc, #224]	@ (8003808 <HAL_GPIO_Init+0x304>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	43db      	mvns	r3, r3
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	4013      	ands	r3, r2
 8003734:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d003      	beq.n	800374a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	4313      	orrs	r3, r2
 8003748:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800374a:	4a2f      	ldr	r2, [pc, #188]	@ (8003808 <HAL_GPIO_Init+0x304>)
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003750:	4b2d      	ldr	r3, [pc, #180]	@ (8003808 <HAL_GPIO_Init+0x304>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	43db      	mvns	r3, r3
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	4013      	ands	r3, r2
 800375e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d003      	beq.n	8003774 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	4313      	orrs	r3, r2
 8003772:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003774:	4a24      	ldr	r2, [pc, #144]	@ (8003808 <HAL_GPIO_Init+0x304>)
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800377a:	4b23      	ldr	r3, [pc, #140]	@ (8003808 <HAL_GPIO_Init+0x304>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	43db      	mvns	r3, r3
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	4013      	ands	r3, r2
 8003788:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d003      	beq.n	800379e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003796:	69ba      	ldr	r2, [r7, #24]
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	4313      	orrs	r3, r2
 800379c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800379e:	4a1a      	ldr	r2, [pc, #104]	@ (8003808 <HAL_GPIO_Init+0x304>)
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037a4:	4b18      	ldr	r3, [pc, #96]	@ (8003808 <HAL_GPIO_Init+0x304>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	43db      	mvns	r3, r3
 80037ae:	69ba      	ldr	r2, [r7, #24]
 80037b0:	4013      	ands	r3, r2
 80037b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d003      	beq.n	80037c8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	4313      	orrs	r3, r2
 80037c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037c8:	4a0f      	ldr	r2, [pc, #60]	@ (8003808 <HAL_GPIO_Init+0x304>)
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	3301      	adds	r3, #1
 80037d2:	61fb      	str	r3, [r7, #28]
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	2b0f      	cmp	r3, #15
 80037d8:	f67f aea2 	bls.w	8003520 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037dc:	bf00      	nop
 80037de:	bf00      	nop
 80037e0:	3724      	adds	r7, #36	@ 0x24
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	40023800 	.word	0x40023800
 80037f0:	40013800 	.word	0x40013800
 80037f4:	40020000 	.word	0x40020000
 80037f8:	40020400 	.word	0x40020400
 80037fc:	40020800 	.word	0x40020800
 8003800:	40020c00 	.word	0x40020c00
 8003804:	40021000 	.word	0x40021000
 8003808:	40013c00 	.word	0x40013c00

0800380c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	460b      	mov	r3, r1
 8003816:	807b      	strh	r3, [r7, #2]
 8003818:	4613      	mov	r3, r2
 800381a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800381c:	787b      	ldrb	r3, [r7, #1]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d003      	beq.n	800382a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003822:	887a      	ldrh	r2, [r7, #2]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003828:	e003      	b.n	8003832 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800382a:	887b      	ldrh	r3, [r7, #2]
 800382c:	041a      	lsls	r2, r3, #16
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	619a      	str	r2, [r3, #24]
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
	...

08003840 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e12b      	b.n	8003aaa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	d106      	bne.n	800386c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f7fe fce6 	bl	8002238 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2224      	movs	r2, #36	@ 0x24
 8003870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f022 0201 	bic.w	r2, r2, #1
 8003882:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003892:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038a4:	f001 fc60 	bl	8005168 <HAL_RCC_GetPCLK1Freq>
 80038a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	4a81      	ldr	r2, [pc, #516]	@ (8003ab4 <HAL_I2C_Init+0x274>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d807      	bhi.n	80038c4 <HAL_I2C_Init+0x84>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	4a80      	ldr	r2, [pc, #512]	@ (8003ab8 <HAL_I2C_Init+0x278>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	bf94      	ite	ls
 80038bc:	2301      	movls	r3, #1
 80038be:	2300      	movhi	r3, #0
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	e006      	b.n	80038d2 <HAL_I2C_Init+0x92>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4a7d      	ldr	r2, [pc, #500]	@ (8003abc <HAL_I2C_Init+0x27c>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	bf94      	ite	ls
 80038cc:	2301      	movls	r3, #1
 80038ce:	2300      	movhi	r3, #0
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e0e7      	b.n	8003aaa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	4a78      	ldr	r2, [pc, #480]	@ (8003ac0 <HAL_I2C_Init+0x280>)
 80038de:	fba2 2303 	umull	r2, r3, r2, r3
 80038e2:	0c9b      	lsrs	r3, r3, #18
 80038e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68ba      	ldr	r2, [r7, #8]
 80038f6:	430a      	orrs	r2, r1
 80038f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	6a1b      	ldr	r3, [r3, #32]
 8003900:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	4a6a      	ldr	r2, [pc, #424]	@ (8003ab4 <HAL_I2C_Init+0x274>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d802      	bhi.n	8003914 <HAL_I2C_Init+0xd4>
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	3301      	adds	r3, #1
 8003912:	e009      	b.n	8003928 <HAL_I2C_Init+0xe8>
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800391a:	fb02 f303 	mul.w	r3, r2, r3
 800391e:	4a69      	ldr	r2, [pc, #420]	@ (8003ac4 <HAL_I2C_Init+0x284>)
 8003920:	fba2 2303 	umull	r2, r3, r2, r3
 8003924:	099b      	lsrs	r3, r3, #6
 8003926:	3301      	adds	r3, #1
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	6812      	ldr	r2, [r2, #0]
 800392c:	430b      	orrs	r3, r1
 800392e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800393a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	495c      	ldr	r1, [pc, #368]	@ (8003ab4 <HAL_I2C_Init+0x274>)
 8003944:	428b      	cmp	r3, r1
 8003946:	d819      	bhi.n	800397c <HAL_I2C_Init+0x13c>
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	1e59      	subs	r1, r3, #1
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	005b      	lsls	r3, r3, #1
 8003952:	fbb1 f3f3 	udiv	r3, r1, r3
 8003956:	1c59      	adds	r1, r3, #1
 8003958:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800395c:	400b      	ands	r3, r1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00a      	beq.n	8003978 <HAL_I2C_Init+0x138>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	1e59      	subs	r1, r3, #1
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	005b      	lsls	r3, r3, #1
 800396c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003970:	3301      	adds	r3, #1
 8003972:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003976:	e051      	b.n	8003a1c <HAL_I2C_Init+0x1dc>
 8003978:	2304      	movs	r3, #4
 800397a:	e04f      	b.n	8003a1c <HAL_I2C_Init+0x1dc>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d111      	bne.n	80039a8 <HAL_I2C_Init+0x168>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	1e58      	subs	r0, r3, #1
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6859      	ldr	r1, [r3, #4]
 800398c:	460b      	mov	r3, r1
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	440b      	add	r3, r1
 8003992:	fbb0 f3f3 	udiv	r3, r0, r3
 8003996:	3301      	adds	r3, #1
 8003998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800399c:	2b00      	cmp	r3, #0
 800399e:	bf0c      	ite	eq
 80039a0:	2301      	moveq	r3, #1
 80039a2:	2300      	movne	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	e012      	b.n	80039ce <HAL_I2C_Init+0x18e>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	1e58      	subs	r0, r3, #1
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6859      	ldr	r1, [r3, #4]
 80039b0:	460b      	mov	r3, r1
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	440b      	add	r3, r1
 80039b6:	0099      	lsls	r1, r3, #2
 80039b8:	440b      	add	r3, r1
 80039ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80039be:	3301      	adds	r3, #1
 80039c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	bf0c      	ite	eq
 80039c8:	2301      	moveq	r3, #1
 80039ca:	2300      	movne	r3, #0
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <HAL_I2C_Init+0x196>
 80039d2:	2301      	movs	r3, #1
 80039d4:	e022      	b.n	8003a1c <HAL_I2C_Init+0x1dc>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10e      	bne.n	80039fc <HAL_I2C_Init+0x1bc>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	1e58      	subs	r0, r3, #1
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6859      	ldr	r1, [r3, #4]
 80039e6:	460b      	mov	r3, r1
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	440b      	add	r3, r1
 80039ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80039f0:	3301      	adds	r3, #1
 80039f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039fa:	e00f      	b.n	8003a1c <HAL_I2C_Init+0x1dc>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	1e58      	subs	r0, r3, #1
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6859      	ldr	r1, [r3, #4]
 8003a04:	460b      	mov	r3, r1
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	440b      	add	r3, r1
 8003a0a:	0099      	lsls	r1, r3, #2
 8003a0c:	440b      	add	r3, r1
 8003a0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a12:	3301      	adds	r3, #1
 8003a14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	6809      	ldr	r1, [r1, #0]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	69da      	ldr	r2, [r3, #28]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
 8003a36:	431a      	orrs	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003a4a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003a4e:	687a      	ldr	r2, [r7, #4]
 8003a50:	6911      	ldr	r1, [r2, #16]
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	68d2      	ldr	r2, [r2, #12]
 8003a56:	4311      	orrs	r1, r2
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	6812      	ldr	r2, [r2, #0]
 8003a5c:	430b      	orrs	r3, r1
 8003a5e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	695a      	ldr	r2, [r3, #20]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	431a      	orrs	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	430a      	orrs	r2, r1
 8003a7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f042 0201 	orr.w	r2, r2, #1
 8003a8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2220      	movs	r2, #32
 8003a96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3710      	adds	r7, #16
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	000186a0 	.word	0x000186a0
 8003ab8:	001e847f 	.word	0x001e847f
 8003abc:	003d08ff 	.word	0x003d08ff
 8003ac0:	431bde83 	.word	0x431bde83
 8003ac4:	10624dd3 	.word	0x10624dd3

08003ac8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b088      	sub	sp, #32
 8003acc:	af02      	add	r7, sp, #8
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	4608      	mov	r0, r1
 8003ad2:	4611      	mov	r1, r2
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	817b      	strh	r3, [r7, #10]
 8003ada:	460b      	mov	r3, r1
 8003adc:	813b      	strh	r3, [r7, #8]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ae2:	f7ff f85d 	bl	8002ba0 <HAL_GetTick>
 8003ae6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	2b20      	cmp	r3, #32
 8003af2:	f040 80d9 	bne.w	8003ca8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	9300      	str	r3, [sp, #0]
 8003afa:	2319      	movs	r3, #25
 8003afc:	2201      	movs	r2, #1
 8003afe:	496d      	ldr	r1, [pc, #436]	@ (8003cb4 <HAL_I2C_Mem_Write+0x1ec>)
 8003b00:	68f8      	ldr	r0, [r7, #12]
 8003b02:	f000 fc8b 	bl	800441c <I2C_WaitOnFlagUntilTimeout>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d001      	beq.n	8003b10 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	e0cc      	b.n	8003caa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d101      	bne.n	8003b1e <HAL_I2C_Mem_Write+0x56>
 8003b1a:	2302      	movs	r3, #2
 8003b1c:	e0c5      	b.n	8003caa <HAL_I2C_Mem_Write+0x1e2>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2201      	movs	r2, #1
 8003b22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d007      	beq.n	8003b44 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f042 0201 	orr.w	r2, r2, #1
 8003b42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2221      	movs	r2, #33	@ 0x21
 8003b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2240      	movs	r2, #64	@ 0x40
 8003b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6a3a      	ldr	r2, [r7, #32]
 8003b6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003b74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b7a:	b29a      	uxth	r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	4a4d      	ldr	r2, [pc, #308]	@ (8003cb8 <HAL_I2C_Mem_Write+0x1f0>)
 8003b84:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b86:	88f8      	ldrh	r0, [r7, #6]
 8003b88:	893a      	ldrh	r2, [r7, #8]
 8003b8a:	8979      	ldrh	r1, [r7, #10]
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	9301      	str	r3, [sp, #4]
 8003b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	4603      	mov	r3, r0
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f000 fac2 	bl	8004120 <I2C_RequestMemoryWrite>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d052      	beq.n	8003c48 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e081      	b.n	8003caa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003baa:	68f8      	ldr	r0, [r7, #12]
 8003bac:	f000 fd50 	bl	8004650 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d00d      	beq.n	8003bd2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bba:	2b04      	cmp	r3, #4
 8003bbc:	d107      	bne.n	8003bce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bcc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e06b      	b.n	8003caa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd6:	781a      	ldrb	r2, [r3, #0]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be2:	1c5a      	adds	r2, r3, #1
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bec:	3b01      	subs	r3, #1
 8003bee:	b29a      	uxth	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	695b      	ldr	r3, [r3, #20]
 8003c08:	f003 0304 	and.w	r3, r3, #4
 8003c0c:	2b04      	cmp	r3, #4
 8003c0e:	d11b      	bne.n	8003c48 <HAL_I2C_Mem_Write+0x180>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d017      	beq.n	8003c48 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1c:	781a      	ldrb	r2, [r3, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c28:	1c5a      	adds	r2, r3, #1
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c32:	3b01      	subs	r3, #1
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	3b01      	subs	r3, #1
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1aa      	bne.n	8003ba6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c50:	697a      	ldr	r2, [r7, #20]
 8003c52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c54:	68f8      	ldr	r0, [r7, #12]
 8003c56:	f000 fd43 	bl	80046e0 <I2C_WaitOnBTFFlagUntilTimeout>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00d      	beq.n	8003c7c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c64:	2b04      	cmp	r3, #4
 8003c66:	d107      	bne.n	8003c78 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c76:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e016      	b.n	8003caa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2220      	movs	r2, #32
 8003c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	e000      	b.n	8003caa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003ca8:	2302      	movs	r3, #2
  }
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3718      	adds	r7, #24
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	00100002 	.word	0x00100002
 8003cb8:	ffff0000 	.word	0xffff0000

08003cbc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b08c      	sub	sp, #48	@ 0x30
 8003cc0:	af02      	add	r7, sp, #8
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	4608      	mov	r0, r1
 8003cc6:	4611      	mov	r1, r2
 8003cc8:	461a      	mov	r2, r3
 8003cca:	4603      	mov	r3, r0
 8003ccc:	817b      	strh	r3, [r7, #10]
 8003cce:	460b      	mov	r3, r1
 8003cd0:	813b      	strh	r3, [r7, #8]
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003cd6:	f7fe ff63 	bl	8002ba0 <HAL_GetTick>
 8003cda:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	2b20      	cmp	r3, #32
 8003ce6:	f040 8214 	bne.w	8004112 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cec:	9300      	str	r3, [sp, #0]
 8003cee:	2319      	movs	r3, #25
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	497b      	ldr	r1, [pc, #492]	@ (8003ee0 <HAL_I2C_Mem_Read+0x224>)
 8003cf4:	68f8      	ldr	r0, [r7, #12]
 8003cf6:	f000 fb91 	bl	800441c <I2C_WaitOnFlagUntilTimeout>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d001      	beq.n	8003d04 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003d00:	2302      	movs	r3, #2
 8003d02:	e207      	b.n	8004114 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d101      	bne.n	8003d12 <HAL_I2C_Mem_Read+0x56>
 8003d0e:	2302      	movs	r3, #2
 8003d10:	e200      	b.n	8004114 <HAL_I2C_Mem_Read+0x458>
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0301 	and.w	r3, r3, #1
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d007      	beq.n	8003d38 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0201 	orr.w	r2, r2, #1
 8003d36:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d46:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2222      	movs	r2, #34	@ 0x22
 8003d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2240      	movs	r2, #64	@ 0x40
 8003d54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003d68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d6e:	b29a      	uxth	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	4a5b      	ldr	r2, [pc, #364]	@ (8003ee4 <HAL_I2C_Mem_Read+0x228>)
 8003d78:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d7a:	88f8      	ldrh	r0, [r7, #6]
 8003d7c:	893a      	ldrh	r2, [r7, #8]
 8003d7e:	8979      	ldrh	r1, [r7, #10]
 8003d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d82:	9301      	str	r3, [sp, #4]
 8003d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d86:	9300      	str	r3, [sp, #0]
 8003d88:	4603      	mov	r3, r0
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f000 fa5e 	bl	800424c <I2C_RequestMemoryRead>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e1bc      	b.n	8004114 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d113      	bne.n	8003dca <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003da2:	2300      	movs	r3, #0
 8003da4:	623b      	str	r3, [r7, #32]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	695b      	ldr	r3, [r3, #20]
 8003dac:	623b      	str	r3, [r7, #32]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	623b      	str	r3, [r7, #32]
 8003db6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dc6:	601a      	str	r2, [r3, #0]
 8003dc8:	e190      	b.n	80040ec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d11b      	bne.n	8003e0a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003de0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003de2:	2300      	movs	r3, #0
 8003de4:	61fb      	str	r3, [r7, #28]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	695b      	ldr	r3, [r3, #20]
 8003dec:	61fb      	str	r3, [r7, #28]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	699b      	ldr	r3, [r3, #24]
 8003df4:	61fb      	str	r3, [r7, #28]
 8003df6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e06:	601a      	str	r2, [r3, #0]
 8003e08:	e170      	b.n	80040ec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d11b      	bne.n	8003e4a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e20:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e30:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e32:	2300      	movs	r3, #0
 8003e34:	61bb      	str	r3, [r7, #24]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	695b      	ldr	r3, [r3, #20]
 8003e3c:	61bb      	str	r3, [r7, #24]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	699b      	ldr	r3, [r3, #24]
 8003e44:	61bb      	str	r3, [r7, #24]
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	e150      	b.n	80040ec <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	617b      	str	r3, [r7, #20]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	617b      	str	r3, [r7, #20]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	617b      	str	r3, [r7, #20]
 8003e5e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003e60:	e144      	b.n	80040ec <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e66:	2b03      	cmp	r3, #3
 8003e68:	f200 80f1 	bhi.w	800404e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d123      	bne.n	8003ebc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e76:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f000 fc79 	bl	8004770 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e145      	b.n	8004114 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	691a      	ldr	r2, [r3, #16]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e92:	b2d2      	uxtb	r2, r2
 8003e94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9a:	1c5a      	adds	r2, r3, #1
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	b29a      	uxth	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003eba:	e117      	b.n	80040ec <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d14e      	bne.n	8003f62 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eca:	2200      	movs	r2, #0
 8003ecc:	4906      	ldr	r1, [pc, #24]	@ (8003ee8 <HAL_I2C_Mem_Read+0x22c>)
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f000 faa4 	bl	800441c <I2C_WaitOnFlagUntilTimeout>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d008      	beq.n	8003eec <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e11a      	b.n	8004114 <HAL_I2C_Mem_Read+0x458>
 8003ede:	bf00      	nop
 8003ee0:	00100002 	.word	0x00100002
 8003ee4:	ffff0000 	.word	0xffff0000
 8003ee8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003efa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	691a      	ldr	r2, [r3, #16]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f06:	b2d2      	uxtb	r2, r2
 8003f08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0e:	1c5a      	adds	r2, r3, #1
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	b29a      	uxth	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	3b01      	subs	r3, #1
 8003f28:	b29a      	uxth	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	691a      	ldr	r2, [r3, #16]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f38:	b2d2      	uxtb	r2, r2
 8003f3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f40:	1c5a      	adds	r2, r3, #1
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	b29a      	uxth	r2, r3
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003f60:	e0c4      	b.n	80040ec <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f64:	9300      	str	r3, [sp, #0]
 8003f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f68:	2200      	movs	r2, #0
 8003f6a:	496c      	ldr	r1, [pc, #432]	@ (800411c <HAL_I2C_Mem_Read+0x460>)
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f000 fa55 	bl	800441c <I2C_WaitOnFlagUntilTimeout>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d001      	beq.n	8003f7c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e0cb      	b.n	8004114 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	691a      	ldr	r2, [r3, #16]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f96:	b2d2      	uxtb	r2, r2
 8003f98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9e:	1c5a      	adds	r2, r3, #1
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	b29a      	uxth	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	b29a      	uxth	r2, r3
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc0:	9300      	str	r3, [sp, #0]
 8003fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	4955      	ldr	r1, [pc, #340]	@ (800411c <HAL_I2C_Mem_Read+0x460>)
 8003fc8:	68f8      	ldr	r0, [r7, #12]
 8003fca:	f000 fa27 	bl	800441c <I2C_WaitOnFlagUntilTimeout>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e09d      	b.n	8004114 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fe6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	691a      	ldr	r2, [r3, #16]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff2:	b2d2      	uxtb	r2, r2
 8003ff4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffa:	1c5a      	adds	r2, r3, #1
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004004:	3b01      	subs	r3, #1
 8004006:	b29a      	uxth	r2, r3
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004010:	b29b      	uxth	r3, r3
 8004012:	3b01      	subs	r3, #1
 8004014:	b29a      	uxth	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	691a      	ldr	r2, [r3, #16]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004024:	b2d2      	uxtb	r2, r2
 8004026:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402c:	1c5a      	adds	r2, r3, #1
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004036:	3b01      	subs	r3, #1
 8004038:	b29a      	uxth	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004042:	b29b      	uxth	r3, r3
 8004044:	3b01      	subs	r3, #1
 8004046:	b29a      	uxth	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800404c:	e04e      	b.n	80040ec <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800404e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004050:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004052:	68f8      	ldr	r0, [r7, #12]
 8004054:	f000 fb8c 	bl	8004770 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d001      	beq.n	8004062 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e058      	b.n	8004114 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	691a      	ldr	r2, [r3, #16]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406c:	b2d2      	uxtb	r2, r2
 800406e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004074:	1c5a      	adds	r2, r3, #1
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800407e:	3b01      	subs	r3, #1
 8004080:	b29a      	uxth	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800408a:	b29b      	uxth	r3, r3
 800408c:	3b01      	subs	r3, #1
 800408e:	b29a      	uxth	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	f003 0304 	and.w	r3, r3, #4
 800409e:	2b04      	cmp	r3, #4
 80040a0:	d124      	bne.n	80040ec <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040a6:	2b03      	cmp	r3, #3
 80040a8:	d107      	bne.n	80040ba <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040b8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	691a      	ldr	r2, [r3, #16]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c4:	b2d2      	uxtb	r2, r2
 80040c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040cc:	1c5a      	adds	r2, r3, #1
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040d6:	3b01      	subs	r3, #1
 80040d8:	b29a      	uxth	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	3b01      	subs	r3, #1
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f47f aeb6 	bne.w	8003e62 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2220      	movs	r2, #32
 80040fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800410e:	2300      	movs	r3, #0
 8004110:	e000      	b.n	8004114 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004112:	2302      	movs	r3, #2
  }
}
 8004114:	4618      	mov	r0, r3
 8004116:	3728      	adds	r7, #40	@ 0x28
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	00010004 	.word	0x00010004

08004120 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b088      	sub	sp, #32
 8004124:	af02      	add	r7, sp, #8
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	4608      	mov	r0, r1
 800412a:	4611      	mov	r1, r2
 800412c:	461a      	mov	r2, r3
 800412e:	4603      	mov	r3, r0
 8004130:	817b      	strh	r3, [r7, #10]
 8004132:	460b      	mov	r3, r1
 8004134:	813b      	strh	r3, [r7, #8]
 8004136:	4613      	mov	r3, r2
 8004138:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004148:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800414a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	6a3b      	ldr	r3, [r7, #32]
 8004150:	2200      	movs	r2, #0
 8004152:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 f960 	bl	800441c <I2C_WaitOnFlagUntilTimeout>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00d      	beq.n	800417e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800416c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004170:	d103      	bne.n	800417a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004178:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e05f      	b.n	800423e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800417e:	897b      	ldrh	r3, [r7, #10]
 8004180:	b2db      	uxtb	r3, r3
 8004182:	461a      	mov	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800418c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800418e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004190:	6a3a      	ldr	r2, [r7, #32]
 8004192:	492d      	ldr	r1, [pc, #180]	@ (8004248 <I2C_RequestMemoryWrite+0x128>)
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	f000 f9bb 	bl	8004510 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d001      	beq.n	80041a4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e04c      	b.n	800423e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041a4:	2300      	movs	r3, #0
 80041a6:	617b      	str	r3, [r7, #20]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	695b      	ldr	r3, [r3, #20]
 80041ae:	617b      	str	r3, [r7, #20]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	617b      	str	r3, [r7, #20]
 80041b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041bc:	6a39      	ldr	r1, [r7, #32]
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f000 fa46 	bl	8004650 <I2C_WaitOnTXEFlagUntilTimeout>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00d      	beq.n	80041e6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	d107      	bne.n	80041e2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e02b      	b.n	800423e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041e6:	88fb      	ldrh	r3, [r7, #6]
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d105      	bne.n	80041f8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041ec:	893b      	ldrh	r3, [r7, #8]
 80041ee:	b2da      	uxtb	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	611a      	str	r2, [r3, #16]
 80041f6:	e021      	b.n	800423c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041f8:	893b      	ldrh	r3, [r7, #8]
 80041fa:	0a1b      	lsrs	r3, r3, #8
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	b2da      	uxtb	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004206:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004208:	6a39      	ldr	r1, [r7, #32]
 800420a:	68f8      	ldr	r0, [r7, #12]
 800420c:	f000 fa20 	bl	8004650 <I2C_WaitOnTXEFlagUntilTimeout>
 8004210:	4603      	mov	r3, r0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00d      	beq.n	8004232 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800421a:	2b04      	cmp	r3, #4
 800421c:	d107      	bne.n	800422e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800422c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e005      	b.n	800423e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004232:	893b      	ldrh	r3, [r7, #8]
 8004234:	b2da      	uxtb	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3718      	adds	r7, #24
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	00010002 	.word	0x00010002

0800424c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b088      	sub	sp, #32
 8004250:	af02      	add	r7, sp, #8
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	4608      	mov	r0, r1
 8004256:	4611      	mov	r1, r2
 8004258:	461a      	mov	r2, r3
 800425a:	4603      	mov	r3, r0
 800425c:	817b      	strh	r3, [r7, #10]
 800425e:	460b      	mov	r3, r1
 8004260:	813b      	strh	r3, [r7, #8]
 8004262:	4613      	mov	r3, r2
 8004264:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004274:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004284:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004288:	9300      	str	r3, [sp, #0]
 800428a:	6a3b      	ldr	r3, [r7, #32]
 800428c:	2200      	movs	r2, #0
 800428e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	f000 f8c2 	bl	800441c <I2C_WaitOnFlagUntilTimeout>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00d      	beq.n	80042ba <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042ac:	d103      	bne.n	80042b6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042b4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	e0aa      	b.n	8004410 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042ba:	897b      	ldrh	r3, [r7, #10]
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	461a      	mov	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80042c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80042ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042cc:	6a3a      	ldr	r2, [r7, #32]
 80042ce:	4952      	ldr	r1, [pc, #328]	@ (8004418 <I2C_RequestMemoryRead+0x1cc>)
 80042d0:	68f8      	ldr	r0, [r7, #12]
 80042d2:	f000 f91d 	bl	8004510 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d001      	beq.n	80042e0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e097      	b.n	8004410 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042e0:	2300      	movs	r3, #0
 80042e2:	617b      	str	r3, [r7, #20]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	617b      	str	r3, [r7, #20]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	699b      	ldr	r3, [r3, #24]
 80042f2:	617b      	str	r3, [r7, #20]
 80042f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042f8:	6a39      	ldr	r1, [r7, #32]
 80042fa:	68f8      	ldr	r0, [r7, #12]
 80042fc:	f000 f9a8 	bl	8004650 <I2C_WaitOnTXEFlagUntilTimeout>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d00d      	beq.n	8004322 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430a:	2b04      	cmp	r3, #4
 800430c:	d107      	bne.n	800431e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800431c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e076      	b.n	8004410 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004322:	88fb      	ldrh	r3, [r7, #6]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d105      	bne.n	8004334 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004328:	893b      	ldrh	r3, [r7, #8]
 800432a:	b2da      	uxtb	r2, r3
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	611a      	str	r2, [r3, #16]
 8004332:	e021      	b.n	8004378 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004334:	893b      	ldrh	r3, [r7, #8]
 8004336:	0a1b      	lsrs	r3, r3, #8
 8004338:	b29b      	uxth	r3, r3
 800433a:	b2da      	uxtb	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004342:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004344:	6a39      	ldr	r1, [r7, #32]
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f000 f982 	bl	8004650 <I2C_WaitOnTXEFlagUntilTimeout>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00d      	beq.n	800436e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004356:	2b04      	cmp	r3, #4
 8004358:	d107      	bne.n	800436a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004368:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e050      	b.n	8004410 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800436e:	893b      	ldrh	r3, [r7, #8]
 8004370:	b2da      	uxtb	r2, r3
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800437a:	6a39      	ldr	r1, [r7, #32]
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f000 f967 	bl	8004650 <I2C_WaitOnTXEFlagUntilTimeout>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d00d      	beq.n	80043a4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438c:	2b04      	cmp	r3, #4
 800438e:	d107      	bne.n	80043a0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800439e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e035      	b.n	8004410 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043b2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b6:	9300      	str	r3, [sp, #0]
 80043b8:	6a3b      	ldr	r3, [r7, #32]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f000 f82b 	bl	800441c <I2C_WaitOnFlagUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00d      	beq.n	80043e8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043da:	d103      	bne.n	80043e4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80043e4:	2303      	movs	r3, #3
 80043e6:	e013      	b.n	8004410 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80043e8:	897b      	ldrh	r3, [r7, #10]
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	f043 0301 	orr.w	r3, r3, #1
 80043f0:	b2da      	uxtb	r2, r3
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fa:	6a3a      	ldr	r2, [r7, #32]
 80043fc:	4906      	ldr	r1, [pc, #24]	@ (8004418 <I2C_RequestMemoryRead+0x1cc>)
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f000 f886 	bl	8004510 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e000      	b.n	8004410 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3718      	adds	r7, #24
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	00010002 	.word	0x00010002

0800441c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	603b      	str	r3, [r7, #0]
 8004428:	4613      	mov	r3, r2
 800442a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800442c:	e048      	b.n	80044c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004434:	d044      	beq.n	80044c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004436:	f7fe fbb3 	bl	8002ba0 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	683a      	ldr	r2, [r7, #0]
 8004442:	429a      	cmp	r2, r3
 8004444:	d302      	bcc.n	800444c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d139      	bne.n	80044c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	0c1b      	lsrs	r3, r3, #16
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b01      	cmp	r3, #1
 8004454:	d10d      	bne.n	8004472 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	695b      	ldr	r3, [r3, #20]
 800445c:	43da      	mvns	r2, r3
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	4013      	ands	r3, r2
 8004462:	b29b      	uxth	r3, r3
 8004464:	2b00      	cmp	r3, #0
 8004466:	bf0c      	ite	eq
 8004468:	2301      	moveq	r3, #1
 800446a:	2300      	movne	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	461a      	mov	r2, r3
 8004470:	e00c      	b.n	800448c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	699b      	ldr	r3, [r3, #24]
 8004478:	43da      	mvns	r2, r3
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	4013      	ands	r3, r2
 800447e:	b29b      	uxth	r3, r3
 8004480:	2b00      	cmp	r3, #0
 8004482:	bf0c      	ite	eq
 8004484:	2301      	moveq	r3, #1
 8004486:	2300      	movne	r3, #0
 8004488:	b2db      	uxtb	r3, r3
 800448a:	461a      	mov	r2, r3
 800448c:	79fb      	ldrb	r3, [r7, #7]
 800448e:	429a      	cmp	r2, r3
 8004490:	d116      	bne.n	80044c0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2220      	movs	r2, #32
 800449c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ac:	f043 0220 	orr.w	r2, r3, #32
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e023      	b.n	8004508 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	0c1b      	lsrs	r3, r3, #16
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d10d      	bne.n	80044e6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	43da      	mvns	r2, r3
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	4013      	ands	r3, r2
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	bf0c      	ite	eq
 80044dc:	2301      	moveq	r3, #1
 80044de:	2300      	movne	r3, #0
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	461a      	mov	r2, r3
 80044e4:	e00c      	b.n	8004500 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	43da      	mvns	r2, r3
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	4013      	ands	r3, r2
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	bf0c      	ite	eq
 80044f8:	2301      	moveq	r3, #1
 80044fa:	2300      	movne	r3, #0
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	461a      	mov	r2, r3
 8004500:	79fb      	ldrb	r3, [r7, #7]
 8004502:	429a      	cmp	r2, r3
 8004504:	d093      	beq.n	800442e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3710      	adds	r7, #16
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	607a      	str	r2, [r7, #4]
 800451c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800451e:	e071      	b.n	8004604 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800452a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800452e:	d123      	bne.n	8004578 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800453e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004548:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2220      	movs	r2, #32
 8004554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2200      	movs	r2, #0
 800455c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004564:	f043 0204 	orr.w	r2, r3, #4
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e067      	b.n	8004648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800457e:	d041      	beq.n	8004604 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004580:	f7fe fb0e 	bl	8002ba0 <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	429a      	cmp	r2, r3
 800458e:	d302      	bcc.n	8004596 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d136      	bne.n	8004604 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	0c1b      	lsrs	r3, r3, #16
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b01      	cmp	r3, #1
 800459e:	d10c      	bne.n	80045ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	695b      	ldr	r3, [r3, #20]
 80045a6:	43da      	mvns	r2, r3
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	4013      	ands	r3, r2
 80045ac:	b29b      	uxth	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	bf14      	ite	ne
 80045b2:	2301      	movne	r3, #1
 80045b4:	2300      	moveq	r3, #0
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	e00b      	b.n	80045d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	43da      	mvns	r2, r3
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	4013      	ands	r3, r2
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	bf14      	ite	ne
 80045cc:	2301      	movne	r3, #1
 80045ce:	2300      	moveq	r3, #0
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d016      	beq.n	8004604 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2200      	movs	r2, #0
 80045da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2220      	movs	r2, #32
 80045e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f0:	f043 0220 	orr.w	r2, r3, #32
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e021      	b.n	8004648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	0c1b      	lsrs	r3, r3, #16
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b01      	cmp	r3, #1
 800460c:	d10c      	bne.n	8004628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	695b      	ldr	r3, [r3, #20]
 8004614:	43da      	mvns	r2, r3
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	4013      	ands	r3, r2
 800461a:	b29b      	uxth	r3, r3
 800461c:	2b00      	cmp	r3, #0
 800461e:	bf14      	ite	ne
 8004620:	2301      	movne	r3, #1
 8004622:	2300      	moveq	r3, #0
 8004624:	b2db      	uxtb	r3, r3
 8004626:	e00b      	b.n	8004640 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	43da      	mvns	r2, r3
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	4013      	ands	r3, r2
 8004634:	b29b      	uxth	r3, r3
 8004636:	2b00      	cmp	r3, #0
 8004638:	bf14      	ite	ne
 800463a:	2301      	movne	r3, #1
 800463c:	2300      	moveq	r3, #0
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b00      	cmp	r3, #0
 8004642:	f47f af6d 	bne.w	8004520 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004646:	2300      	movs	r3, #0
}
 8004648:	4618      	mov	r0, r3
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800465c:	e034      	b.n	80046c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800465e:	68f8      	ldr	r0, [r7, #12]
 8004660:	f000 f8e3 	bl	800482a <I2C_IsAcknowledgeFailed>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e034      	b.n	80046d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004674:	d028      	beq.n	80046c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004676:	f7fe fa93 	bl	8002ba0 <HAL_GetTick>
 800467a:	4602      	mov	r2, r0
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	68ba      	ldr	r2, [r7, #8]
 8004682:	429a      	cmp	r2, r3
 8004684:	d302      	bcc.n	800468c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d11d      	bne.n	80046c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	695b      	ldr	r3, [r3, #20]
 8004692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004696:	2b80      	cmp	r3, #128	@ 0x80
 8004698:	d016      	beq.n	80046c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2200      	movs	r2, #0
 800469e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b4:	f043 0220 	orr.w	r2, r3, #32
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e007      	b.n	80046d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	695b      	ldr	r3, [r3, #20]
 80046ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046d2:	2b80      	cmp	r3, #128	@ 0x80
 80046d4:	d1c3      	bne.n	800465e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3710      	adds	r7, #16
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b084      	sub	sp, #16
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046ec:	e034      	b.n	8004758 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046ee:	68f8      	ldr	r0, [r7, #12]
 80046f0:	f000 f89b 	bl	800482a <I2C_IsAcknowledgeFailed>
 80046f4:	4603      	mov	r3, r0
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d001      	beq.n	80046fe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e034      	b.n	8004768 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004704:	d028      	beq.n	8004758 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004706:	f7fe fa4b 	bl	8002ba0 <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	429a      	cmp	r2, r3
 8004714:	d302      	bcc.n	800471c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d11d      	bne.n	8004758 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	f003 0304 	and.w	r3, r3, #4
 8004726:	2b04      	cmp	r3, #4
 8004728:	d016      	beq.n	8004758 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2200      	movs	r2, #0
 800472e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2220      	movs	r2, #32
 8004734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004744:	f043 0220 	orr.w	r2, r3, #32
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e007      	b.n	8004768 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	695b      	ldr	r3, [r3, #20]
 800475e:	f003 0304 	and.w	r3, r3, #4
 8004762:	2b04      	cmp	r3, #4
 8004764:	d1c3      	bne.n	80046ee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004766:	2300      	movs	r3, #0
}
 8004768:	4618      	mov	r0, r3
 800476a:	3710      	adds	r7, #16
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800477c:	e049      	b.n	8004812 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	695b      	ldr	r3, [r3, #20]
 8004784:	f003 0310 	and.w	r3, r3, #16
 8004788:	2b10      	cmp	r3, #16
 800478a:	d119      	bne.n	80047c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f06f 0210 	mvn.w	r2, #16
 8004794:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2220      	movs	r2, #32
 80047a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e030      	b.n	8004822 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047c0:	f7fe f9ee 	bl	8002ba0 <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	68ba      	ldr	r2, [r7, #8]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d302      	bcc.n	80047d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d11d      	bne.n	8004812 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047e0:	2b40      	cmp	r3, #64	@ 0x40
 80047e2:	d016      	beq.n	8004812 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2200      	movs	r2, #0
 80047e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2220      	movs	r2, #32
 80047ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047fe:	f043 0220 	orr.w	r2, r3, #32
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e007      	b.n	8004822 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800481c:	2b40      	cmp	r3, #64	@ 0x40
 800481e:	d1ae      	bne.n	800477e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3710      	adds	r7, #16
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	695b      	ldr	r3, [r3, #20]
 8004838:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800483c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004840:	d11b      	bne.n	800487a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800484a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2220      	movs	r2, #32
 8004856:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004866:	f043 0204 	orr.w	r2, r3, #4
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e000      	b.n	800487c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	370c      	adds	r7, #12
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr

08004888 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e267      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d075      	beq.n	8004992 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048a6:	4b88      	ldr	r3, [pc, #544]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 030c 	and.w	r3, r3, #12
 80048ae:	2b04      	cmp	r3, #4
 80048b0:	d00c      	beq.n	80048cc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048b2:	4b85      	ldr	r3, [pc, #532]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048ba:	2b08      	cmp	r3, #8
 80048bc:	d112      	bne.n	80048e4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048be:	4b82      	ldr	r3, [pc, #520]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048ca:	d10b      	bne.n	80048e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048cc:	4b7e      	ldr	r3, [pc, #504]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d05b      	beq.n	8004990 <HAL_RCC_OscConfig+0x108>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d157      	bne.n	8004990 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e242      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048ec:	d106      	bne.n	80048fc <HAL_RCC_OscConfig+0x74>
 80048ee:	4b76      	ldr	r3, [pc, #472]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a75      	ldr	r2, [pc, #468]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80048f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048f8:	6013      	str	r3, [r2, #0]
 80048fa:	e01d      	b.n	8004938 <HAL_RCC_OscConfig+0xb0>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004904:	d10c      	bne.n	8004920 <HAL_RCC_OscConfig+0x98>
 8004906:	4b70      	ldr	r3, [pc, #448]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a6f      	ldr	r2, [pc, #444]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 800490c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	4b6d      	ldr	r3, [pc, #436]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a6c      	ldr	r2, [pc, #432]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800491c:	6013      	str	r3, [r2, #0]
 800491e:	e00b      	b.n	8004938 <HAL_RCC_OscConfig+0xb0>
 8004920:	4b69      	ldr	r3, [pc, #420]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a68      	ldr	r2, [pc, #416]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004926:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800492a:	6013      	str	r3, [r2, #0]
 800492c:	4b66      	ldr	r3, [pc, #408]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a65      	ldr	r2, [pc, #404]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004932:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004936:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d013      	beq.n	8004968 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004940:	f7fe f92e 	bl	8002ba0 <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004946:	e008      	b.n	800495a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004948:	f7fe f92a 	bl	8002ba0 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b64      	cmp	r3, #100	@ 0x64
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e207      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800495a:	4b5b      	ldr	r3, [pc, #364]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d0f0      	beq.n	8004948 <HAL_RCC_OscConfig+0xc0>
 8004966:	e014      	b.n	8004992 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004968:	f7fe f91a 	bl	8002ba0 <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004970:	f7fe f916 	bl	8002ba0 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b64      	cmp	r3, #100	@ 0x64
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e1f3      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004982:	4b51      	ldr	r3, [pc, #324]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f0      	bne.n	8004970 <HAL_RCC_OscConfig+0xe8>
 800498e:	e000      	b.n	8004992 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004990:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d063      	beq.n	8004a66 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800499e:	4b4a      	ldr	r3, [pc, #296]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	f003 030c 	and.w	r3, r3, #12
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00b      	beq.n	80049c2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049aa:	4b47      	ldr	r3, [pc, #284]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049b2:	2b08      	cmp	r3, #8
 80049b4:	d11c      	bne.n	80049f0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049b6:	4b44      	ldr	r3, [pc, #272]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d116      	bne.n	80049f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049c2:	4b41      	ldr	r3, [pc, #260]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d005      	beq.n	80049da <HAL_RCC_OscConfig+0x152>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d001      	beq.n	80049da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e1c7      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049da:	4b3b      	ldr	r3, [pc, #236]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	00db      	lsls	r3, r3, #3
 80049e8:	4937      	ldr	r1, [pc, #220]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 80049ea:	4313      	orrs	r3, r2
 80049ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049ee:	e03a      	b.n	8004a66 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d020      	beq.n	8004a3a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049f8:	4b34      	ldr	r3, [pc, #208]	@ (8004acc <HAL_RCC_OscConfig+0x244>)
 80049fa:	2201      	movs	r2, #1
 80049fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049fe:	f7fe f8cf 	bl	8002ba0 <HAL_GetTick>
 8004a02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a04:	e008      	b.n	8004a18 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a06:	f7fe f8cb 	bl	8002ba0 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d901      	bls.n	8004a18 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e1a8      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a18:	4b2b      	ldr	r3, [pc, #172]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0302 	and.w	r3, r3, #2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d0f0      	beq.n	8004a06 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a24:	4b28      	ldr	r3, [pc, #160]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	691b      	ldr	r3, [r3, #16]
 8004a30:	00db      	lsls	r3, r3, #3
 8004a32:	4925      	ldr	r1, [pc, #148]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	600b      	str	r3, [r1, #0]
 8004a38:	e015      	b.n	8004a66 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a3a:	4b24      	ldr	r3, [pc, #144]	@ (8004acc <HAL_RCC_OscConfig+0x244>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a40:	f7fe f8ae 	bl	8002ba0 <HAL_GetTick>
 8004a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a46:	e008      	b.n	8004a5a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a48:	f7fe f8aa 	bl	8002ba0 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e187      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a5a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1f0      	bne.n	8004a48 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0308 	and.w	r3, r3, #8
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d036      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d016      	beq.n	8004aa8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a7a:	4b15      	ldr	r3, [pc, #84]	@ (8004ad0 <HAL_RCC_OscConfig+0x248>)
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a80:	f7fe f88e 	bl	8002ba0 <HAL_GetTick>
 8004a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a86:	e008      	b.n	8004a9a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a88:	f7fe f88a 	bl	8002ba0 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d901      	bls.n	8004a9a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e167      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac8 <HAL_RCC_OscConfig+0x240>)
 8004a9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a9e:	f003 0302 	and.w	r3, r3, #2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d0f0      	beq.n	8004a88 <HAL_RCC_OscConfig+0x200>
 8004aa6:	e01b      	b.n	8004ae0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004aa8:	4b09      	ldr	r3, [pc, #36]	@ (8004ad0 <HAL_RCC_OscConfig+0x248>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aae:	f7fe f877 	bl	8002ba0 <HAL_GetTick>
 8004ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ab4:	e00e      	b.n	8004ad4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ab6:	f7fe f873 	bl	8002ba0 <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d907      	bls.n	8004ad4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e150      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
 8004ac8:	40023800 	.word	0x40023800
 8004acc:	42470000 	.word	0x42470000
 8004ad0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ad4:	4b88      	ldr	r3, [pc, #544]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004ad6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1ea      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0304 	and.w	r3, r3, #4
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	f000 8097 	beq.w	8004c1c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aee:	2300      	movs	r3, #0
 8004af0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004af2:	4b81      	ldr	r3, [pc, #516]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10f      	bne.n	8004b1e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004afe:	2300      	movs	r3, #0
 8004b00:	60bb      	str	r3, [r7, #8]
 8004b02:	4b7d      	ldr	r3, [pc, #500]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b06:	4a7c      	ldr	r2, [pc, #496]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b0e:	4b7a      	ldr	r3, [pc, #488]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b16:	60bb      	str	r3, [r7, #8]
 8004b18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b1e:	4b77      	ldr	r3, [pc, #476]	@ (8004cfc <HAL_RCC_OscConfig+0x474>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d118      	bne.n	8004b5c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b2a:	4b74      	ldr	r3, [pc, #464]	@ (8004cfc <HAL_RCC_OscConfig+0x474>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a73      	ldr	r2, [pc, #460]	@ (8004cfc <HAL_RCC_OscConfig+0x474>)
 8004b30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b36:	f7fe f833 	bl	8002ba0 <HAL_GetTick>
 8004b3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b3c:	e008      	b.n	8004b50 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b3e:	f7fe f82f 	bl	8002ba0 <HAL_GetTick>
 8004b42:	4602      	mov	r2, r0
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d901      	bls.n	8004b50 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e10c      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b50:	4b6a      	ldr	r3, [pc, #424]	@ (8004cfc <HAL_RCC_OscConfig+0x474>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d0f0      	beq.n	8004b3e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d106      	bne.n	8004b72 <HAL_RCC_OscConfig+0x2ea>
 8004b64:	4b64      	ldr	r3, [pc, #400]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b68:	4a63      	ldr	r2, [pc, #396]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b6a:	f043 0301 	orr.w	r3, r3, #1
 8004b6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b70:	e01c      	b.n	8004bac <HAL_RCC_OscConfig+0x324>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	2b05      	cmp	r3, #5
 8004b78:	d10c      	bne.n	8004b94 <HAL_RCC_OscConfig+0x30c>
 8004b7a:	4b5f      	ldr	r3, [pc, #380]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b7e:	4a5e      	ldr	r2, [pc, #376]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b80:	f043 0304 	orr.w	r3, r3, #4
 8004b84:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b86:	4b5c      	ldr	r3, [pc, #368]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b8a:	4a5b      	ldr	r2, [pc, #364]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b8c:	f043 0301 	orr.w	r3, r3, #1
 8004b90:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b92:	e00b      	b.n	8004bac <HAL_RCC_OscConfig+0x324>
 8004b94:	4b58      	ldr	r3, [pc, #352]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b98:	4a57      	ldr	r2, [pc, #348]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004b9a:	f023 0301 	bic.w	r3, r3, #1
 8004b9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ba0:	4b55      	ldr	r3, [pc, #340]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba4:	4a54      	ldr	r2, [pc, #336]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004ba6:	f023 0304 	bic.w	r3, r3, #4
 8004baa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d015      	beq.n	8004be0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bb4:	f7fd fff4 	bl	8002ba0 <HAL_GetTick>
 8004bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bba:	e00a      	b.n	8004bd2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bbc:	f7fd fff0 	bl	8002ba0 <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d901      	bls.n	8004bd2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004bce:	2303      	movs	r3, #3
 8004bd0:	e0cb      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bd2:	4b49      	ldr	r3, [pc, #292]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd6:	f003 0302 	and.w	r3, r3, #2
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d0ee      	beq.n	8004bbc <HAL_RCC_OscConfig+0x334>
 8004bde:	e014      	b.n	8004c0a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004be0:	f7fd ffde 	bl	8002ba0 <HAL_GetTick>
 8004be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004be6:	e00a      	b.n	8004bfe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004be8:	f7fd ffda 	bl	8002ba0 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d901      	bls.n	8004bfe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e0b5      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bfe:	4b3e      	ldr	r3, [pc, #248]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004c00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1ee      	bne.n	8004be8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c0a:	7dfb      	ldrb	r3, [r7, #23]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d105      	bne.n	8004c1c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c10:	4b39      	ldr	r3, [pc, #228]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c14:	4a38      	ldr	r2, [pc, #224]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004c16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c1a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	f000 80a1 	beq.w	8004d68 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c26:	4b34      	ldr	r3, [pc, #208]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f003 030c 	and.w	r3, r3, #12
 8004c2e:	2b08      	cmp	r3, #8
 8004c30:	d05c      	beq.n	8004cec <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	699b      	ldr	r3, [r3, #24]
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d141      	bne.n	8004cbe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c3a:	4b31      	ldr	r3, [pc, #196]	@ (8004d00 <HAL_RCC_OscConfig+0x478>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c40:	f7fd ffae 	bl	8002ba0 <HAL_GetTick>
 8004c44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c46:	e008      	b.n	8004c5a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c48:	f7fd ffaa 	bl	8002ba0 <HAL_GetTick>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d901      	bls.n	8004c5a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e087      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c5a:	4b27      	ldr	r3, [pc, #156]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1f0      	bne.n	8004c48 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69da      	ldr	r2, [r3, #28]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6a1b      	ldr	r3, [r3, #32]
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c74:	019b      	lsls	r3, r3, #6
 8004c76:	431a      	orrs	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c7c:	085b      	lsrs	r3, r3, #1
 8004c7e:	3b01      	subs	r3, #1
 8004c80:	041b      	lsls	r3, r3, #16
 8004c82:	431a      	orrs	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c88:	061b      	lsls	r3, r3, #24
 8004c8a:	491b      	ldr	r1, [pc, #108]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c90:	4b1b      	ldr	r3, [pc, #108]	@ (8004d00 <HAL_RCC_OscConfig+0x478>)
 8004c92:	2201      	movs	r2, #1
 8004c94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c96:	f7fd ff83 	bl	8002ba0 <HAL_GetTick>
 8004c9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c9c:	e008      	b.n	8004cb0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c9e:	f7fd ff7f 	bl	8002ba0 <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e05c      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cb0:	4b11      	ldr	r3, [pc, #68]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0f0      	beq.n	8004c9e <HAL_RCC_OscConfig+0x416>
 8004cbc:	e054      	b.n	8004d68 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cbe:	4b10      	ldr	r3, [pc, #64]	@ (8004d00 <HAL_RCC_OscConfig+0x478>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cc4:	f7fd ff6c 	bl	8002ba0 <HAL_GetTick>
 8004cc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cca:	e008      	b.n	8004cde <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ccc:	f7fd ff68 	bl	8002ba0 <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d901      	bls.n	8004cde <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e045      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cde:	4b06      	ldr	r3, [pc, #24]	@ (8004cf8 <HAL_RCC_OscConfig+0x470>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1f0      	bne.n	8004ccc <HAL_RCC_OscConfig+0x444>
 8004cea:	e03d      	b.n	8004d68 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	699b      	ldr	r3, [r3, #24]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d107      	bne.n	8004d04 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e038      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
 8004cf8:	40023800 	.word	0x40023800
 8004cfc:	40007000 	.word	0x40007000
 8004d00:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d04:	4b1b      	ldr	r3, [pc, #108]	@ (8004d74 <HAL_RCC_OscConfig+0x4ec>)
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	699b      	ldr	r3, [r3, #24]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d028      	beq.n	8004d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d121      	bne.n	8004d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d11a      	bne.n	8004d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004d34:	4013      	ands	r3, r2
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d3a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d111      	bne.n	8004d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d4a:	085b      	lsrs	r3, r3, #1
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d107      	bne.n	8004d64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d5e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d001      	beq.n	8004d68 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e000      	b.n	8004d6a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	40023800 	.word	0x40023800

08004d78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d101      	bne.n	8004d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e0cc      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d8c:	4b68      	ldr	r3, [pc, #416]	@ (8004f30 <HAL_RCC_ClockConfig+0x1b8>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0307 	and.w	r3, r3, #7
 8004d94:	683a      	ldr	r2, [r7, #0]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d90c      	bls.n	8004db4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d9a:	4b65      	ldr	r3, [pc, #404]	@ (8004f30 <HAL_RCC_ClockConfig+0x1b8>)
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	b2d2      	uxtb	r2, r2
 8004da0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004da2:	4b63      	ldr	r3, [pc, #396]	@ (8004f30 <HAL_RCC_ClockConfig+0x1b8>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f003 0307 	and.w	r3, r3, #7
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d001      	beq.n	8004db4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e0b8      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0302 	and.w	r3, r3, #2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d020      	beq.n	8004e02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0304 	and.w	r3, r3, #4
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d005      	beq.n	8004dd8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004dcc:	4b59      	ldr	r3, [pc, #356]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	4a58      	ldr	r2, [pc, #352]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004dd6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0308 	and.w	r3, r3, #8
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d005      	beq.n	8004df0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004de4:	4b53      	ldr	r3, [pc, #332]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	4a52      	ldr	r2, [pc, #328]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004dea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004dee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004df0:	4b50      	ldr	r3, [pc, #320]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	494d      	ldr	r1, [pc, #308]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 0301 	and.w	r3, r3, #1
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d044      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d107      	bne.n	8004e26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e16:	4b47      	ldr	r3, [pc, #284]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d119      	bne.n	8004e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e07f      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d003      	beq.n	8004e36 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e32:	2b03      	cmp	r3, #3
 8004e34:	d107      	bne.n	8004e46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e36:	4b3f      	ldr	r3, [pc, #252]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d109      	bne.n	8004e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e06f      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e46:	4b3b      	ldr	r3, [pc, #236]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0302 	and.w	r3, r3, #2
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e067      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e56:	4b37      	ldr	r3, [pc, #220]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f023 0203 	bic.w	r2, r3, #3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	4934      	ldr	r1, [pc, #208]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e68:	f7fd fe9a 	bl	8002ba0 <HAL_GetTick>
 8004e6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e6e:	e00a      	b.n	8004e86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e70:	f7fd fe96 	bl	8002ba0 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d901      	bls.n	8004e86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e04f      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e86:	4b2b      	ldr	r3, [pc, #172]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 020c 	and.w	r2, r3, #12
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d1eb      	bne.n	8004e70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e98:	4b25      	ldr	r3, [pc, #148]	@ (8004f30 <HAL_RCC_ClockConfig+0x1b8>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0307 	and.w	r3, r3, #7
 8004ea0:	683a      	ldr	r2, [r7, #0]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d20c      	bcs.n	8004ec0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ea6:	4b22      	ldr	r3, [pc, #136]	@ (8004f30 <HAL_RCC_ClockConfig+0x1b8>)
 8004ea8:	683a      	ldr	r2, [r7, #0]
 8004eaa:	b2d2      	uxtb	r2, r2
 8004eac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eae:	4b20      	ldr	r3, [pc, #128]	@ (8004f30 <HAL_RCC_ClockConfig+0x1b8>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f003 0307 	and.w	r3, r3, #7
 8004eb6:	683a      	ldr	r2, [r7, #0]
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d001      	beq.n	8004ec0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e032      	b.n	8004f26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 0304 	and.w	r3, r3, #4
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d008      	beq.n	8004ede <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ecc:	4b19      	ldr	r3, [pc, #100]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	4916      	ldr	r1, [pc, #88]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004eda:	4313      	orrs	r3, r2
 8004edc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0308 	and.w	r3, r3, #8
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d009      	beq.n	8004efe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004eea:	4b12      	ldr	r3, [pc, #72]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	00db      	lsls	r3, r3, #3
 8004ef8:	490e      	ldr	r1, [pc, #56]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004efa:	4313      	orrs	r3, r2
 8004efc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004efe:	f000 f821 	bl	8004f44 <HAL_RCC_GetSysClockFreq>
 8004f02:	4602      	mov	r2, r0
 8004f04:	4b0b      	ldr	r3, [pc, #44]	@ (8004f34 <HAL_RCC_ClockConfig+0x1bc>)
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	091b      	lsrs	r3, r3, #4
 8004f0a:	f003 030f 	and.w	r3, r3, #15
 8004f0e:	490a      	ldr	r1, [pc, #40]	@ (8004f38 <HAL_RCC_ClockConfig+0x1c0>)
 8004f10:	5ccb      	ldrb	r3, [r1, r3]
 8004f12:	fa22 f303 	lsr.w	r3, r2, r3
 8004f16:	4a09      	ldr	r2, [pc, #36]	@ (8004f3c <HAL_RCC_ClockConfig+0x1c4>)
 8004f18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004f1a:	4b09      	ldr	r3, [pc, #36]	@ (8004f40 <HAL_RCC_ClockConfig+0x1c8>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f7fd fdfa 	bl	8002b18 <HAL_InitTick>

  return HAL_OK;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	40023c00 	.word	0x40023c00
 8004f34:	40023800 	.word	0x40023800
 8004f38:	08009cfc 	.word	0x08009cfc
 8004f3c:	20000000 	.word	0x20000000
 8004f40:	20000004 	.word	0x20000004

08004f44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f48:	b094      	sub	sp, #80	@ 0x50
 8004f4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004f50:	2300      	movs	r3, #0
 8004f52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004f54:	2300      	movs	r3, #0
 8004f56:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f5c:	4b79      	ldr	r3, [pc, #484]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	f003 030c 	and.w	r3, r3, #12
 8004f64:	2b08      	cmp	r3, #8
 8004f66:	d00d      	beq.n	8004f84 <HAL_RCC_GetSysClockFreq+0x40>
 8004f68:	2b08      	cmp	r3, #8
 8004f6a:	f200 80e1 	bhi.w	8005130 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d002      	beq.n	8004f78 <HAL_RCC_GetSysClockFreq+0x34>
 8004f72:	2b04      	cmp	r3, #4
 8004f74:	d003      	beq.n	8004f7e <HAL_RCC_GetSysClockFreq+0x3a>
 8004f76:	e0db      	b.n	8005130 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f78:	4b73      	ldr	r3, [pc, #460]	@ (8005148 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f7a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f7c:	e0db      	b.n	8005136 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f7e:	4b73      	ldr	r3, [pc, #460]	@ (800514c <HAL_RCC_GetSysClockFreq+0x208>)
 8004f80:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f82:	e0d8      	b.n	8005136 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f84:	4b6f      	ldr	r3, [pc, #444]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f8c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f8e:	4b6d      	ldr	r3, [pc, #436]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d063      	beq.n	8005062 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f9a:	4b6a      	ldr	r3, [pc, #424]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	099b      	lsrs	r3, r3, #6
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004fa4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004fa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fac:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fae:	2300      	movs	r3, #0
 8004fb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fb2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004fb6:	4622      	mov	r2, r4
 8004fb8:	462b      	mov	r3, r5
 8004fba:	f04f 0000 	mov.w	r0, #0
 8004fbe:	f04f 0100 	mov.w	r1, #0
 8004fc2:	0159      	lsls	r1, r3, #5
 8004fc4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fc8:	0150      	lsls	r0, r2, #5
 8004fca:	4602      	mov	r2, r0
 8004fcc:	460b      	mov	r3, r1
 8004fce:	4621      	mov	r1, r4
 8004fd0:	1a51      	subs	r1, r2, r1
 8004fd2:	6139      	str	r1, [r7, #16]
 8004fd4:	4629      	mov	r1, r5
 8004fd6:	eb63 0301 	sbc.w	r3, r3, r1
 8004fda:	617b      	str	r3, [r7, #20]
 8004fdc:	f04f 0200 	mov.w	r2, #0
 8004fe0:	f04f 0300 	mov.w	r3, #0
 8004fe4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fe8:	4659      	mov	r1, fp
 8004fea:	018b      	lsls	r3, r1, #6
 8004fec:	4651      	mov	r1, sl
 8004fee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ff2:	4651      	mov	r1, sl
 8004ff4:	018a      	lsls	r2, r1, #6
 8004ff6:	4651      	mov	r1, sl
 8004ff8:	ebb2 0801 	subs.w	r8, r2, r1
 8004ffc:	4659      	mov	r1, fp
 8004ffe:	eb63 0901 	sbc.w	r9, r3, r1
 8005002:	f04f 0200 	mov.w	r2, #0
 8005006:	f04f 0300 	mov.w	r3, #0
 800500a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800500e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005012:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005016:	4690      	mov	r8, r2
 8005018:	4699      	mov	r9, r3
 800501a:	4623      	mov	r3, r4
 800501c:	eb18 0303 	adds.w	r3, r8, r3
 8005020:	60bb      	str	r3, [r7, #8]
 8005022:	462b      	mov	r3, r5
 8005024:	eb49 0303 	adc.w	r3, r9, r3
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	f04f 0200 	mov.w	r2, #0
 800502e:	f04f 0300 	mov.w	r3, #0
 8005032:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005036:	4629      	mov	r1, r5
 8005038:	024b      	lsls	r3, r1, #9
 800503a:	4621      	mov	r1, r4
 800503c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005040:	4621      	mov	r1, r4
 8005042:	024a      	lsls	r2, r1, #9
 8005044:	4610      	mov	r0, r2
 8005046:	4619      	mov	r1, r3
 8005048:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800504a:	2200      	movs	r2, #0
 800504c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800504e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005050:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005054:	f7fb fde2 	bl	8000c1c <__aeabi_uldivmod>
 8005058:	4602      	mov	r2, r0
 800505a:	460b      	mov	r3, r1
 800505c:	4613      	mov	r3, r2
 800505e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005060:	e058      	b.n	8005114 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005062:	4b38      	ldr	r3, [pc, #224]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x200>)
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	099b      	lsrs	r3, r3, #6
 8005068:	2200      	movs	r2, #0
 800506a:	4618      	mov	r0, r3
 800506c:	4611      	mov	r1, r2
 800506e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005072:	623b      	str	r3, [r7, #32]
 8005074:	2300      	movs	r3, #0
 8005076:	627b      	str	r3, [r7, #36]	@ 0x24
 8005078:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800507c:	4642      	mov	r2, r8
 800507e:	464b      	mov	r3, r9
 8005080:	f04f 0000 	mov.w	r0, #0
 8005084:	f04f 0100 	mov.w	r1, #0
 8005088:	0159      	lsls	r1, r3, #5
 800508a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800508e:	0150      	lsls	r0, r2, #5
 8005090:	4602      	mov	r2, r0
 8005092:	460b      	mov	r3, r1
 8005094:	4641      	mov	r1, r8
 8005096:	ebb2 0a01 	subs.w	sl, r2, r1
 800509a:	4649      	mov	r1, r9
 800509c:	eb63 0b01 	sbc.w	fp, r3, r1
 80050a0:	f04f 0200 	mov.w	r2, #0
 80050a4:	f04f 0300 	mov.w	r3, #0
 80050a8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80050ac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80050b0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80050b4:	ebb2 040a 	subs.w	r4, r2, sl
 80050b8:	eb63 050b 	sbc.w	r5, r3, fp
 80050bc:	f04f 0200 	mov.w	r2, #0
 80050c0:	f04f 0300 	mov.w	r3, #0
 80050c4:	00eb      	lsls	r3, r5, #3
 80050c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050ca:	00e2      	lsls	r2, r4, #3
 80050cc:	4614      	mov	r4, r2
 80050ce:	461d      	mov	r5, r3
 80050d0:	4643      	mov	r3, r8
 80050d2:	18e3      	adds	r3, r4, r3
 80050d4:	603b      	str	r3, [r7, #0]
 80050d6:	464b      	mov	r3, r9
 80050d8:	eb45 0303 	adc.w	r3, r5, r3
 80050dc:	607b      	str	r3, [r7, #4]
 80050de:	f04f 0200 	mov.w	r2, #0
 80050e2:	f04f 0300 	mov.w	r3, #0
 80050e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80050ea:	4629      	mov	r1, r5
 80050ec:	028b      	lsls	r3, r1, #10
 80050ee:	4621      	mov	r1, r4
 80050f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80050f4:	4621      	mov	r1, r4
 80050f6:	028a      	lsls	r2, r1, #10
 80050f8:	4610      	mov	r0, r2
 80050fa:	4619      	mov	r1, r3
 80050fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050fe:	2200      	movs	r2, #0
 8005100:	61bb      	str	r3, [r7, #24]
 8005102:	61fa      	str	r2, [r7, #28]
 8005104:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005108:	f7fb fd88 	bl	8000c1c <__aeabi_uldivmod>
 800510c:	4602      	mov	r2, r0
 800510e:	460b      	mov	r3, r1
 8005110:	4613      	mov	r3, r2
 8005112:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005114:	4b0b      	ldr	r3, [pc, #44]	@ (8005144 <HAL_RCC_GetSysClockFreq+0x200>)
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	0c1b      	lsrs	r3, r3, #16
 800511a:	f003 0303 	and.w	r3, r3, #3
 800511e:	3301      	adds	r3, #1
 8005120:	005b      	lsls	r3, r3, #1
 8005122:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005124:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005126:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005128:	fbb2 f3f3 	udiv	r3, r2, r3
 800512c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800512e:	e002      	b.n	8005136 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005130:	4b05      	ldr	r3, [pc, #20]	@ (8005148 <HAL_RCC_GetSysClockFreq+0x204>)
 8005132:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005134:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005136:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005138:	4618      	mov	r0, r3
 800513a:	3750      	adds	r7, #80	@ 0x50
 800513c:	46bd      	mov	sp, r7
 800513e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005142:	bf00      	nop
 8005144:	40023800 	.word	0x40023800
 8005148:	00f42400 	.word	0x00f42400
 800514c:	007a1200 	.word	0x007a1200

08005150 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005154:	4b03      	ldr	r3, [pc, #12]	@ (8005164 <HAL_RCC_GetHCLKFreq+0x14>)
 8005156:	681b      	ldr	r3, [r3, #0]
}
 8005158:	4618      	mov	r0, r3
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	20000000 	.word	0x20000000

08005168 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800516c:	f7ff fff0 	bl	8005150 <HAL_RCC_GetHCLKFreq>
 8005170:	4602      	mov	r2, r0
 8005172:	4b05      	ldr	r3, [pc, #20]	@ (8005188 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	0a9b      	lsrs	r3, r3, #10
 8005178:	f003 0307 	and.w	r3, r3, #7
 800517c:	4903      	ldr	r1, [pc, #12]	@ (800518c <HAL_RCC_GetPCLK1Freq+0x24>)
 800517e:	5ccb      	ldrb	r3, [r1, r3]
 8005180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005184:	4618      	mov	r0, r3
 8005186:	bd80      	pop	{r7, pc}
 8005188:	40023800 	.word	0x40023800
 800518c:	08009d0c 	.word	0x08009d0c

08005190 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005194:	f7ff ffdc 	bl	8005150 <HAL_RCC_GetHCLKFreq>
 8005198:	4602      	mov	r2, r0
 800519a:	4b05      	ldr	r3, [pc, #20]	@ (80051b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	0b5b      	lsrs	r3, r3, #13
 80051a0:	f003 0307 	and.w	r3, r3, #7
 80051a4:	4903      	ldr	r1, [pc, #12]	@ (80051b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051a6:	5ccb      	ldrb	r3, [r1, r3]
 80051a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	40023800 	.word	0x40023800
 80051b4:	08009d0c 	.word	0x08009d0c

080051b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b082      	sub	sp, #8
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d101      	bne.n	80051ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e041      	b.n	800524e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d106      	bne.n	80051e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f7fd f982 	bl	80024e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2202      	movs	r2, #2
 80051e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	3304      	adds	r3, #4
 80051f4:	4619      	mov	r1, r3
 80051f6:	4610      	mov	r0, r2
 80051f8:	f000 fd70 	bl	8005cdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800524c:	2300      	movs	r3, #0
}
 800524e:	4618      	mov	r0, r3
 8005250:	3708      	adds	r7, #8
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
	...

08005258 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005258:	b480      	push	{r7}
 800525a:	b085      	sub	sp, #20
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005266:	b2db      	uxtb	r3, r3
 8005268:	2b01      	cmp	r3, #1
 800526a:	d001      	beq.n	8005270 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e044      	b.n	80052fa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2202      	movs	r2, #2
 8005274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f042 0201 	orr.w	r2, r2, #1
 8005286:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a1e      	ldr	r2, [pc, #120]	@ (8005308 <HAL_TIM_Base_Start_IT+0xb0>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d018      	beq.n	80052c4 <HAL_TIM_Base_Start_IT+0x6c>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800529a:	d013      	beq.n	80052c4 <HAL_TIM_Base_Start_IT+0x6c>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a1a      	ldr	r2, [pc, #104]	@ (800530c <HAL_TIM_Base_Start_IT+0xb4>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d00e      	beq.n	80052c4 <HAL_TIM_Base_Start_IT+0x6c>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a19      	ldr	r2, [pc, #100]	@ (8005310 <HAL_TIM_Base_Start_IT+0xb8>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d009      	beq.n	80052c4 <HAL_TIM_Base_Start_IT+0x6c>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a17      	ldr	r2, [pc, #92]	@ (8005314 <HAL_TIM_Base_Start_IT+0xbc>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d004      	beq.n	80052c4 <HAL_TIM_Base_Start_IT+0x6c>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a16      	ldr	r2, [pc, #88]	@ (8005318 <HAL_TIM_Base_Start_IT+0xc0>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d111      	bne.n	80052e8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f003 0307 	and.w	r3, r3, #7
 80052ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2b06      	cmp	r3, #6
 80052d4:	d010      	beq.n	80052f8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f042 0201 	orr.w	r2, r2, #1
 80052e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052e6:	e007      	b.n	80052f8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f042 0201 	orr.w	r2, r2, #1
 80052f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3714      	adds	r7, #20
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	40010000 	.word	0x40010000
 800530c:	40000400 	.word	0x40000400
 8005310:	40000800 	.word	0x40000800
 8005314:	40000c00 	.word	0x40000c00
 8005318:	40014000 	.word	0x40014000

0800531c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d101      	bne.n	800532e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e041      	b.n	80053b2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005334:	b2db      	uxtb	r3, r3
 8005336:	2b00      	cmp	r3, #0
 8005338:	d106      	bne.n	8005348 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f839 	bl	80053ba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2202      	movs	r2, #2
 800534c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	3304      	adds	r3, #4
 8005358:	4619      	mov	r1, r3
 800535a:	4610      	mov	r0, r2
 800535c:	f000 fcbe 	bl	8005cdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3708      	adds	r7, #8
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}

080053ba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053ba:	b480      	push	{r7}
 80053bc:	b083      	sub	sp, #12
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053c2:	bf00      	nop
 80053c4:	370c      	adds	r7, #12
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
	...

080053d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d109      	bne.n	80053f4 <HAL_TIM_PWM_Start+0x24>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	bf14      	ite	ne
 80053ec:	2301      	movne	r3, #1
 80053ee:	2300      	moveq	r3, #0
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	e022      	b.n	800543a <HAL_TIM_PWM_Start+0x6a>
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	2b04      	cmp	r3, #4
 80053f8:	d109      	bne.n	800540e <HAL_TIM_PWM_Start+0x3e>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005400:	b2db      	uxtb	r3, r3
 8005402:	2b01      	cmp	r3, #1
 8005404:	bf14      	ite	ne
 8005406:	2301      	movne	r3, #1
 8005408:	2300      	moveq	r3, #0
 800540a:	b2db      	uxtb	r3, r3
 800540c:	e015      	b.n	800543a <HAL_TIM_PWM_Start+0x6a>
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b08      	cmp	r3, #8
 8005412:	d109      	bne.n	8005428 <HAL_TIM_PWM_Start+0x58>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800541a:	b2db      	uxtb	r3, r3
 800541c:	2b01      	cmp	r3, #1
 800541e:	bf14      	ite	ne
 8005420:	2301      	movne	r3, #1
 8005422:	2300      	moveq	r3, #0
 8005424:	b2db      	uxtb	r3, r3
 8005426:	e008      	b.n	800543a <HAL_TIM_PWM_Start+0x6a>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b01      	cmp	r3, #1
 8005432:	bf14      	ite	ne
 8005434:	2301      	movne	r3, #1
 8005436:	2300      	moveq	r3, #0
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d001      	beq.n	8005442 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e068      	b.n	8005514 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d104      	bne.n	8005452 <HAL_TIM_PWM_Start+0x82>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2202      	movs	r2, #2
 800544c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005450:	e013      	b.n	800547a <HAL_TIM_PWM_Start+0xaa>
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	2b04      	cmp	r3, #4
 8005456:	d104      	bne.n	8005462 <HAL_TIM_PWM_Start+0x92>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2202      	movs	r2, #2
 800545c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005460:	e00b      	b.n	800547a <HAL_TIM_PWM_Start+0xaa>
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	2b08      	cmp	r3, #8
 8005466:	d104      	bne.n	8005472 <HAL_TIM_PWM_Start+0xa2>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2202      	movs	r2, #2
 800546c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005470:	e003      	b.n	800547a <HAL_TIM_PWM_Start+0xaa>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2202      	movs	r2, #2
 8005476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2201      	movs	r2, #1
 8005480:	6839      	ldr	r1, [r7, #0]
 8005482:	4618      	mov	r0, r3
 8005484:	f000 fed6 	bl	8006234 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a23      	ldr	r2, [pc, #140]	@ (800551c <HAL_TIM_PWM_Start+0x14c>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d107      	bne.n	80054a2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80054a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a1d      	ldr	r2, [pc, #116]	@ (800551c <HAL_TIM_PWM_Start+0x14c>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d018      	beq.n	80054de <HAL_TIM_PWM_Start+0x10e>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054b4:	d013      	beq.n	80054de <HAL_TIM_PWM_Start+0x10e>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a19      	ldr	r2, [pc, #100]	@ (8005520 <HAL_TIM_PWM_Start+0x150>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d00e      	beq.n	80054de <HAL_TIM_PWM_Start+0x10e>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a17      	ldr	r2, [pc, #92]	@ (8005524 <HAL_TIM_PWM_Start+0x154>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d009      	beq.n	80054de <HAL_TIM_PWM_Start+0x10e>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a16      	ldr	r2, [pc, #88]	@ (8005528 <HAL_TIM_PWM_Start+0x158>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d004      	beq.n	80054de <HAL_TIM_PWM_Start+0x10e>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a14      	ldr	r2, [pc, #80]	@ (800552c <HAL_TIM_PWM_Start+0x15c>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d111      	bne.n	8005502 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f003 0307 	and.w	r3, r3, #7
 80054e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2b06      	cmp	r3, #6
 80054ee:	d010      	beq.n	8005512 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f042 0201 	orr.w	r2, r2, #1
 80054fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005500:	e007      	b.n	8005512 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f042 0201 	orr.w	r2, r2, #1
 8005510:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005512:	2300      	movs	r3, #0
}
 8005514:	4618      	mov	r0, r3
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}
 800551c:	40010000 	.word	0x40010000
 8005520:	40000400 	.word	0x40000400
 8005524:	40000800 	.word	0x40000800
 8005528:	40000c00 	.word	0x40000c00
 800552c:	40014000 	.word	0x40014000

08005530 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b086      	sub	sp, #24
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d101      	bne.n	8005544 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e097      	b.n	8005674 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800554a:	b2db      	uxtb	r3, r3
 800554c:	2b00      	cmp	r3, #0
 800554e:	d106      	bne.n	800555e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f7fc fed7 	bl	800230c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2202      	movs	r2, #2
 8005562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	6812      	ldr	r2, [r2, #0]
 8005570:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005574:	f023 0307 	bic.w	r3, r3, #7
 8005578:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	3304      	adds	r3, #4
 8005582:	4619      	mov	r1, r3
 8005584:	4610      	mov	r0, r2
 8005586:	f000 fba9 	bl	8005cdc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	699b      	ldr	r3, [r3, #24]
 8005598:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6a1b      	ldr	r3, [r3, #32]
 80055a0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055b2:	f023 0303 	bic.w	r3, r3, #3
 80055b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	689a      	ldr	r2, [r3, #8]
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	699b      	ldr	r3, [r3, #24]
 80055c0:	021b      	lsls	r3, r3, #8
 80055c2:	4313      	orrs	r3, r2
 80055c4:	693a      	ldr	r2, [r7, #16]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80055d0:	f023 030c 	bic.w	r3, r3, #12
 80055d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80055dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	68da      	ldr	r2, [r3, #12]
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	69db      	ldr	r3, [r3, #28]
 80055ea:	021b      	lsls	r3, r3, #8
 80055ec:	4313      	orrs	r3, r2
 80055ee:	693a      	ldr	r2, [r7, #16]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	011a      	lsls	r2, r3, #4
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	031b      	lsls	r3, r3, #12
 8005600:	4313      	orrs	r3, r2
 8005602:	693a      	ldr	r2, [r7, #16]
 8005604:	4313      	orrs	r3, r2
 8005606:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800560e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005616:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	685a      	ldr	r2, [r3, #4]
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	695b      	ldr	r3, [r3, #20]
 8005620:	011b      	lsls	r3, r3, #4
 8005622:	4313      	orrs	r3, r2
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	4313      	orrs	r3, r2
 8005628:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2201      	movs	r2, #1
 800564e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2201      	movs	r2, #1
 8005656:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2201      	movs	r2, #1
 800565e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2201      	movs	r2, #1
 8005666:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2201      	movs	r2, #1
 800566e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	3718      	adds	r7, #24
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800568c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005694:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800569c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80056a4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d110      	bne.n	80056ce <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80056ac:	7bfb      	ldrb	r3, [r7, #15]
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d102      	bne.n	80056b8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80056b2:	7b7b      	ldrb	r3, [r7, #13]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d001      	beq.n	80056bc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e069      	b.n	8005790 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2202      	movs	r2, #2
 80056c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2202      	movs	r2, #2
 80056c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056cc:	e031      	b.n	8005732 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	2b04      	cmp	r3, #4
 80056d2:	d110      	bne.n	80056f6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80056d4:	7bbb      	ldrb	r3, [r7, #14]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d102      	bne.n	80056e0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80056da:	7b3b      	ldrb	r3, [r7, #12]
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d001      	beq.n	80056e4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e055      	b.n	8005790 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2202      	movs	r2, #2
 80056f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056f4:	e01d      	b.n	8005732 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80056f6:	7bfb      	ldrb	r3, [r7, #15]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d108      	bne.n	800570e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80056fc:	7bbb      	ldrb	r3, [r7, #14]
 80056fe:	2b01      	cmp	r3, #1
 8005700:	d105      	bne.n	800570e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005702:	7b7b      	ldrb	r3, [r7, #13]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d102      	bne.n	800570e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005708:	7b3b      	ldrb	r3, [r7, #12]
 800570a:	2b01      	cmp	r3, #1
 800570c:	d001      	beq.n	8005712 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e03e      	b.n	8005790 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2202      	movs	r2, #2
 8005716:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2202      	movs	r2, #2
 800571e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2202      	movs	r2, #2
 8005726:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2202      	movs	r2, #2
 800572e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d003      	beq.n	8005740 <HAL_TIM_Encoder_Start+0xc4>
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	2b04      	cmp	r3, #4
 800573c:	d008      	beq.n	8005750 <HAL_TIM_Encoder_Start+0xd4>
 800573e:	e00f      	b.n	8005760 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2201      	movs	r2, #1
 8005746:	2100      	movs	r1, #0
 8005748:	4618      	mov	r0, r3
 800574a:	f000 fd73 	bl	8006234 <TIM_CCxChannelCmd>
      break;
 800574e:	e016      	b.n	800577e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2201      	movs	r2, #1
 8005756:	2104      	movs	r1, #4
 8005758:	4618      	mov	r0, r3
 800575a:	f000 fd6b 	bl	8006234 <TIM_CCxChannelCmd>
      break;
 800575e:	e00e      	b.n	800577e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2201      	movs	r2, #1
 8005766:	2100      	movs	r1, #0
 8005768:	4618      	mov	r0, r3
 800576a:	f000 fd63 	bl	8006234 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2201      	movs	r2, #1
 8005774:	2104      	movs	r1, #4
 8005776:	4618      	mov	r0, r3
 8005778:	f000 fd5c 	bl	8006234 <TIM_CCxChannelCmd>
      break;
 800577c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f042 0201 	orr.w	r2, r2, #1
 800578c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800578e:	2300      	movs	r3, #0
}
 8005790:	4618      	mov	r0, r3
 8005792:	3710      	adds	r7, #16
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	691b      	ldr	r3, [r3, #16]
 80057ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	f003 0302 	and.w	r3, r3, #2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d020      	beq.n	80057fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f003 0302 	and.w	r3, r3, #2
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d01b      	beq.n	80057fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f06f 0202 	mvn.w	r2, #2
 80057cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2201      	movs	r2, #1
 80057d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	f003 0303 	and.w	r3, r3, #3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d003      	beq.n	80057ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 fa5b 	bl	8005c9e <HAL_TIM_IC_CaptureCallback>
 80057e8:	e005      	b.n	80057f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 fa4d 	bl	8005c8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 fa5e 	bl	8005cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b00      	cmp	r3, #0
 8005804:	d020      	beq.n	8005848 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f003 0304 	and.w	r3, r3, #4
 800580c:	2b00      	cmp	r3, #0
 800580e:	d01b      	beq.n	8005848 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f06f 0204 	mvn.w	r2, #4
 8005818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2202      	movs	r2, #2
 800581e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800582a:	2b00      	cmp	r3, #0
 800582c:	d003      	beq.n	8005836 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 fa35 	bl	8005c9e <HAL_TIM_IC_CaptureCallback>
 8005834:	e005      	b.n	8005842 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 fa27 	bl	8005c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800583c:	6878      	ldr	r0, [r7, #4]
 800583e:	f000 fa38 	bl	8005cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	f003 0308 	and.w	r3, r3, #8
 800584e:	2b00      	cmp	r3, #0
 8005850:	d020      	beq.n	8005894 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f003 0308 	and.w	r3, r3, #8
 8005858:	2b00      	cmp	r3, #0
 800585a:	d01b      	beq.n	8005894 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f06f 0208 	mvn.w	r2, #8
 8005864:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2204      	movs	r2, #4
 800586a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	69db      	ldr	r3, [r3, #28]
 8005872:	f003 0303 	and.w	r3, r3, #3
 8005876:	2b00      	cmp	r3, #0
 8005878:	d003      	beq.n	8005882 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 fa0f 	bl	8005c9e <HAL_TIM_IC_CaptureCallback>
 8005880:	e005      	b.n	800588e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 fa01 	bl	8005c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005888:	6878      	ldr	r0, [r7, #4]
 800588a:	f000 fa12 	bl	8005cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	f003 0310 	and.w	r3, r3, #16
 800589a:	2b00      	cmp	r3, #0
 800589c:	d020      	beq.n	80058e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f003 0310 	and.w	r3, r3, #16
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d01b      	beq.n	80058e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f06f 0210 	mvn.w	r2, #16
 80058b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2208      	movs	r2, #8
 80058b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d003      	beq.n	80058ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 f9e9 	bl	8005c9e <HAL_TIM_IC_CaptureCallback>
 80058cc:	e005      	b.n	80058da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 f9db 	bl	8005c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 f9ec 	bl	8005cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	f003 0301 	and.w	r3, r3, #1
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00c      	beq.n	8005904 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f003 0301 	and.w	r3, r3, #1
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d007      	beq.n	8005904 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f06f 0201 	mvn.w	r2, #1
 80058fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7fb fb58 	bl	8000fb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00c      	beq.n	8005928 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005914:	2b00      	cmp	r3, #0
 8005916:	d007      	beq.n	8005928 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 fd24 	bl	8006370 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800592e:	2b00      	cmp	r3, #0
 8005930:	d00c      	beq.n	800594c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005938:	2b00      	cmp	r3, #0
 800593a:	d007      	beq.n	800594c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 f9bd 	bl	8005cc6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	f003 0320 	and.w	r3, r3, #32
 8005952:	2b00      	cmp	r3, #0
 8005954:	d00c      	beq.n	8005970 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f003 0320 	and.w	r3, r3, #32
 800595c:	2b00      	cmp	r3, #0
 800595e:	d007      	beq.n	8005970 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f06f 0220 	mvn.w	r2, #32
 8005968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 fcf6 	bl	800635c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005970:	bf00      	nop
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b086      	sub	sp, #24
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005984:	2300      	movs	r3, #0
 8005986:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800598e:	2b01      	cmp	r3, #1
 8005990:	d101      	bne.n	8005996 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005992:	2302      	movs	r3, #2
 8005994:	e0ae      	b.n	8005af4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2201      	movs	r2, #1
 800599a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2b0c      	cmp	r3, #12
 80059a2:	f200 809f 	bhi.w	8005ae4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80059a6:	a201      	add	r2, pc, #4	@ (adr r2, 80059ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80059a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ac:	080059e1 	.word	0x080059e1
 80059b0:	08005ae5 	.word	0x08005ae5
 80059b4:	08005ae5 	.word	0x08005ae5
 80059b8:	08005ae5 	.word	0x08005ae5
 80059bc:	08005a21 	.word	0x08005a21
 80059c0:	08005ae5 	.word	0x08005ae5
 80059c4:	08005ae5 	.word	0x08005ae5
 80059c8:	08005ae5 	.word	0x08005ae5
 80059cc:	08005a63 	.word	0x08005a63
 80059d0:	08005ae5 	.word	0x08005ae5
 80059d4:	08005ae5 	.word	0x08005ae5
 80059d8:	08005ae5 	.word	0x08005ae5
 80059dc:	08005aa3 	.word	0x08005aa3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68b9      	ldr	r1, [r7, #8]
 80059e6:	4618      	mov	r0, r3
 80059e8:	f000 f9fe 	bl	8005de8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	699a      	ldr	r2, [r3, #24]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f042 0208 	orr.w	r2, r2, #8
 80059fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	699a      	ldr	r2, [r3, #24]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f022 0204 	bic.w	r2, r2, #4
 8005a0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6999      	ldr	r1, [r3, #24]
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	691a      	ldr	r2, [r3, #16]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	619a      	str	r2, [r3, #24]
      break;
 8005a1e:	e064      	b.n	8005aea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	68b9      	ldr	r1, [r7, #8]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f000 fa44 	bl	8005eb4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	699a      	ldr	r2, [r3, #24]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	699a      	ldr	r2, [r3, #24]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6999      	ldr	r1, [r3, #24]
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	021a      	lsls	r2, r3, #8
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	430a      	orrs	r2, r1
 8005a5e:	619a      	str	r2, [r3, #24]
      break;
 8005a60:	e043      	b.n	8005aea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68b9      	ldr	r1, [r7, #8]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f000 fa8f 	bl	8005f8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	69da      	ldr	r2, [r3, #28]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f042 0208 	orr.w	r2, r2, #8
 8005a7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	69da      	ldr	r2, [r3, #28]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f022 0204 	bic.w	r2, r2, #4
 8005a8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	69d9      	ldr	r1, [r3, #28]
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	691a      	ldr	r2, [r3, #16]
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	61da      	str	r2, [r3, #28]
      break;
 8005aa0:	e023      	b.n	8005aea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68b9      	ldr	r1, [r7, #8]
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	f000 fad9 	bl	8006060 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	69da      	ldr	r2, [r3, #28]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005abc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	69da      	ldr	r2, [r3, #28]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005acc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	69d9      	ldr	r1, [r3, #28]
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	021a      	lsls	r2, r3, #8
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	61da      	str	r2, [r3, #28]
      break;
 8005ae2:	e002      	b.n	8005aea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	75fb      	strb	r3, [r7, #23]
      break;
 8005ae8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3718      	adds	r7, #24
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b06:	2300      	movs	r3, #0
 8005b08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d101      	bne.n	8005b18 <HAL_TIM_ConfigClockSource+0x1c>
 8005b14:	2302      	movs	r3, #2
 8005b16:	e0b4      	b.n	8005c82 <HAL_TIM_ConfigClockSource+0x186>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2202      	movs	r2, #2
 8005b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005b36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68ba      	ldr	r2, [r7, #8]
 8005b46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b50:	d03e      	beq.n	8005bd0 <HAL_TIM_ConfigClockSource+0xd4>
 8005b52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b56:	f200 8087 	bhi.w	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b5e:	f000 8086 	beq.w	8005c6e <HAL_TIM_ConfigClockSource+0x172>
 8005b62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b66:	d87f      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b68:	2b70      	cmp	r3, #112	@ 0x70
 8005b6a:	d01a      	beq.n	8005ba2 <HAL_TIM_ConfigClockSource+0xa6>
 8005b6c:	2b70      	cmp	r3, #112	@ 0x70
 8005b6e:	d87b      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b70:	2b60      	cmp	r3, #96	@ 0x60
 8005b72:	d050      	beq.n	8005c16 <HAL_TIM_ConfigClockSource+0x11a>
 8005b74:	2b60      	cmp	r3, #96	@ 0x60
 8005b76:	d877      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b78:	2b50      	cmp	r3, #80	@ 0x50
 8005b7a:	d03c      	beq.n	8005bf6 <HAL_TIM_ConfigClockSource+0xfa>
 8005b7c:	2b50      	cmp	r3, #80	@ 0x50
 8005b7e:	d873      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b80:	2b40      	cmp	r3, #64	@ 0x40
 8005b82:	d058      	beq.n	8005c36 <HAL_TIM_ConfigClockSource+0x13a>
 8005b84:	2b40      	cmp	r3, #64	@ 0x40
 8005b86:	d86f      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b88:	2b30      	cmp	r3, #48	@ 0x30
 8005b8a:	d064      	beq.n	8005c56 <HAL_TIM_ConfigClockSource+0x15a>
 8005b8c:	2b30      	cmp	r3, #48	@ 0x30
 8005b8e:	d86b      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b90:	2b20      	cmp	r3, #32
 8005b92:	d060      	beq.n	8005c56 <HAL_TIM_ConfigClockSource+0x15a>
 8005b94:	2b20      	cmp	r3, #32
 8005b96:	d867      	bhi.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d05c      	beq.n	8005c56 <HAL_TIM_ConfigClockSource+0x15a>
 8005b9c:	2b10      	cmp	r3, #16
 8005b9e:	d05a      	beq.n	8005c56 <HAL_TIM_ConfigClockSource+0x15a>
 8005ba0:	e062      	b.n	8005c68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bb2:	f000 fb1f 	bl	80061f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005bc4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68ba      	ldr	r2, [r7, #8]
 8005bcc:	609a      	str	r2, [r3, #8]
      break;
 8005bce:	e04f      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005be0:	f000 fb08 	bl	80061f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689a      	ldr	r2, [r3, #8]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bf2:	609a      	str	r2, [r3, #8]
      break;
 8005bf4:	e03c      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c02:	461a      	mov	r2, r3
 8005c04:	f000 fa7c 	bl	8006100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2150      	movs	r1, #80	@ 0x50
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f000 fad5 	bl	80061be <TIM_ITRx_SetConfig>
      break;
 8005c14:	e02c      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c22:	461a      	mov	r2, r3
 8005c24:	f000 fa9b 	bl	800615e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2160      	movs	r1, #96	@ 0x60
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f000 fac5 	bl	80061be <TIM_ITRx_SetConfig>
      break;
 8005c34:	e01c      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c42:	461a      	mov	r2, r3
 8005c44:	f000 fa5c 	bl	8006100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2140      	movs	r1, #64	@ 0x40
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f000 fab5 	bl	80061be <TIM_ITRx_SetConfig>
      break;
 8005c54:	e00c      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4619      	mov	r1, r3
 8005c60:	4610      	mov	r0, r2
 8005c62:	f000 faac 	bl	80061be <TIM_ITRx_SetConfig>
      break;
 8005c66:	e003      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	73fb      	strb	r3, [r7, #15]
      break;
 8005c6c:	e000      	b.n	8005c70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005c6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}

08005c8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c8a:	b480      	push	{r7}
 8005c8c:	b083      	sub	sp, #12
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c92:	bf00      	nop
 8005c94:	370c      	adds	r7, #12
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr

08005c9e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c9e:	b480      	push	{r7}
 8005ca0:	b083      	sub	sp, #12
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ca6:	bf00      	nop
 8005ca8:	370c      	adds	r7, #12
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr

08005cb2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005cb2:	b480      	push	{r7}
 8005cb4:	b083      	sub	sp, #12
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005cba:	bf00      	nop
 8005cbc:	370c      	adds	r7, #12
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr

08005cc6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	b083      	sub	sp, #12
 8005cca:	af00      	add	r7, sp, #0
 8005ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005cce:	bf00      	nop
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr
	...

08005cdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	4a37      	ldr	r2, [pc, #220]	@ (8005dcc <TIM_Base_SetConfig+0xf0>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d00f      	beq.n	8005d14 <TIM_Base_SetConfig+0x38>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cfa:	d00b      	beq.n	8005d14 <TIM_Base_SetConfig+0x38>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a34      	ldr	r2, [pc, #208]	@ (8005dd0 <TIM_Base_SetConfig+0xf4>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d007      	beq.n	8005d14 <TIM_Base_SetConfig+0x38>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	4a33      	ldr	r2, [pc, #204]	@ (8005dd4 <TIM_Base_SetConfig+0xf8>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d003      	beq.n	8005d14 <TIM_Base_SetConfig+0x38>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	4a32      	ldr	r2, [pc, #200]	@ (8005dd8 <TIM_Base_SetConfig+0xfc>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d108      	bne.n	8005d26 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a28      	ldr	r2, [pc, #160]	@ (8005dcc <TIM_Base_SetConfig+0xf0>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d01b      	beq.n	8005d66 <TIM_Base_SetConfig+0x8a>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d34:	d017      	beq.n	8005d66 <TIM_Base_SetConfig+0x8a>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a25      	ldr	r2, [pc, #148]	@ (8005dd0 <TIM_Base_SetConfig+0xf4>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d013      	beq.n	8005d66 <TIM_Base_SetConfig+0x8a>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a24      	ldr	r2, [pc, #144]	@ (8005dd4 <TIM_Base_SetConfig+0xf8>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d00f      	beq.n	8005d66 <TIM_Base_SetConfig+0x8a>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a23      	ldr	r2, [pc, #140]	@ (8005dd8 <TIM_Base_SetConfig+0xfc>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d00b      	beq.n	8005d66 <TIM_Base_SetConfig+0x8a>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	4a22      	ldr	r2, [pc, #136]	@ (8005ddc <TIM_Base_SetConfig+0x100>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d007      	beq.n	8005d66 <TIM_Base_SetConfig+0x8a>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	4a21      	ldr	r2, [pc, #132]	@ (8005de0 <TIM_Base_SetConfig+0x104>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d003      	beq.n	8005d66 <TIM_Base_SetConfig+0x8a>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4a20      	ldr	r2, [pc, #128]	@ (8005de4 <TIM_Base_SetConfig+0x108>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d108      	bne.n	8005d78 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	689a      	ldr	r2, [r3, #8]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	4a0c      	ldr	r2, [pc, #48]	@ (8005dcc <TIM_Base_SetConfig+0xf0>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d103      	bne.n	8005da6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	691a      	ldr	r2, [r3, #16]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f043 0204 	orr.w	r2, r3, #4
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2201      	movs	r2, #1
 8005db6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	601a      	str	r2, [r3, #0]
}
 8005dbe:	bf00      	nop
 8005dc0:	3714      	adds	r7, #20
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	40010000 	.word	0x40010000
 8005dd0:	40000400 	.word	0x40000400
 8005dd4:	40000800 	.word	0x40000800
 8005dd8:	40000c00 	.word	0x40000c00
 8005ddc:	40014000 	.word	0x40014000
 8005de0:	40014400 	.word	0x40014400
 8005de4:	40014800 	.word	0x40014800

08005de8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b087      	sub	sp, #28
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6a1b      	ldr	r3, [r3, #32]
 8005df6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6a1b      	ldr	r3, [r3, #32]
 8005dfc:	f023 0201 	bic.w	r2, r3, #1
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	699b      	ldr	r3, [r3, #24]
 8005e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f023 0303 	bic.w	r3, r3, #3
 8005e1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f023 0302 	bic.w	r3, r3, #2
 8005e30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a1c      	ldr	r2, [pc, #112]	@ (8005eb0 <TIM_OC1_SetConfig+0xc8>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d10c      	bne.n	8005e5e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	f023 0308 	bic.w	r3, r3, #8
 8005e4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	697a      	ldr	r2, [r7, #20]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	f023 0304 	bic.w	r3, r3, #4
 8005e5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a13      	ldr	r2, [pc, #76]	@ (8005eb0 <TIM_OC1_SetConfig+0xc8>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d111      	bne.n	8005e8a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	695b      	ldr	r3, [r3, #20]
 8005e7a:	693a      	ldr	r2, [r7, #16]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	693a      	ldr	r2, [r7, #16]
 8005e8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	685a      	ldr	r2, [r3, #4]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	697a      	ldr	r2, [r7, #20]
 8005ea2:	621a      	str	r2, [r3, #32]
}
 8005ea4:	bf00      	nop
 8005ea6:	371c      	adds	r7, #28
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr
 8005eb0:	40010000 	.word	0x40010000

08005eb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b087      	sub	sp, #28
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a1b      	ldr	r3, [r3, #32]
 8005ec2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a1b      	ldr	r3, [r3, #32]
 8005ec8:	f023 0210 	bic.w	r2, r3, #16
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	699b      	ldr	r3, [r3, #24]
 8005eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ee2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005eea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	021b      	lsls	r3, r3, #8
 8005ef2:	68fa      	ldr	r2, [r7, #12]
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	f023 0320 	bic.w	r3, r3, #32
 8005efe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	011b      	lsls	r3, r3, #4
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a1e      	ldr	r2, [pc, #120]	@ (8005f88 <TIM_OC2_SetConfig+0xd4>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d10d      	bne.n	8005f30 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	011b      	lsls	r3, r3, #4
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f2e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a15      	ldr	r2, [pc, #84]	@ (8005f88 <TIM_OC2_SetConfig+0xd4>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d113      	bne.n	8005f60 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	695b      	ldr	r3, [r3, #20]
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	693a      	ldr	r2, [r7, #16]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	699b      	ldr	r3, [r3, #24]
 8005f58:	009b      	lsls	r3, r3, #2
 8005f5a:	693a      	ldr	r2, [r7, #16]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	693a      	ldr	r2, [r7, #16]
 8005f64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	68fa      	ldr	r2, [r7, #12]
 8005f6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	685a      	ldr	r2, [r3, #4]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	697a      	ldr	r2, [r7, #20]
 8005f78:	621a      	str	r2, [r3, #32]
}
 8005f7a:	bf00      	nop
 8005f7c:	371c      	adds	r7, #28
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	40010000 	.word	0x40010000

08005f8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b087      	sub	sp, #28
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a1b      	ldr	r3, [r3, #32]
 8005f9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6a1b      	ldr	r3, [r3, #32]
 8005fa0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	69db      	ldr	r3, [r3, #28]
 8005fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f023 0303 	bic.w	r3, r3, #3
 8005fc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	68fa      	ldr	r2, [r7, #12]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005fd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	021b      	lsls	r3, r3, #8
 8005fdc:	697a      	ldr	r2, [r7, #20]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800605c <TIM_OC3_SetConfig+0xd0>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d10d      	bne.n	8006006 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ff0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	68db      	ldr	r3, [r3, #12]
 8005ff6:	021b      	lsls	r3, r3, #8
 8005ff8:	697a      	ldr	r2, [r7, #20]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006004:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a14      	ldr	r2, [pc, #80]	@ (800605c <TIM_OC3_SetConfig+0xd0>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d113      	bne.n	8006036 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006014:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800601c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	695b      	ldr	r3, [r3, #20]
 8006022:	011b      	lsls	r3, r3, #4
 8006024:	693a      	ldr	r2, [r7, #16]
 8006026:	4313      	orrs	r3, r2
 8006028:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	011b      	lsls	r3, r3, #4
 8006030:	693a      	ldr	r2, [r7, #16]
 8006032:	4313      	orrs	r3, r2
 8006034:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	693a      	ldr	r2, [r7, #16]
 800603a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	68fa      	ldr	r2, [r7, #12]
 8006040:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	697a      	ldr	r2, [r7, #20]
 800604e:	621a      	str	r2, [r3, #32]
}
 8006050:	bf00      	nop
 8006052:	371c      	adds	r7, #28
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr
 800605c:	40010000 	.word	0x40010000

08006060 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006060:	b480      	push	{r7}
 8006062:	b087      	sub	sp, #28
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6a1b      	ldr	r3, [r3, #32]
 8006074:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	69db      	ldr	r3, [r3, #28]
 8006086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800608e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006096:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	021b      	lsls	r3, r3, #8
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80060aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	031b      	lsls	r3, r3, #12
 80060b2:	693a      	ldr	r2, [r7, #16]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	4a10      	ldr	r2, [pc, #64]	@ (80060fc <TIM_OC4_SetConfig+0x9c>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d109      	bne.n	80060d4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80060c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	695b      	ldr	r3, [r3, #20]
 80060cc:	019b      	lsls	r3, r3, #6
 80060ce:	697a      	ldr	r2, [r7, #20]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	697a      	ldr	r2, [r7, #20]
 80060d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	68fa      	ldr	r2, [r7, #12]
 80060de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	685a      	ldr	r2, [r3, #4]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	693a      	ldr	r2, [r7, #16]
 80060ec:	621a      	str	r2, [r3, #32]
}
 80060ee:	bf00      	nop
 80060f0:	371c      	adds	r7, #28
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	40010000 	.word	0x40010000

08006100 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006100:	b480      	push	{r7}
 8006102:	b087      	sub	sp, #28
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6a1b      	ldr	r3, [r3, #32]
 8006110:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	f023 0201 	bic.w	r2, r3, #1
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	699b      	ldr	r3, [r3, #24]
 8006122:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800612a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	011b      	lsls	r3, r3, #4
 8006130:	693a      	ldr	r2, [r7, #16]
 8006132:	4313      	orrs	r3, r2
 8006134:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	f023 030a 	bic.w	r3, r3, #10
 800613c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800613e:	697a      	ldr	r2, [r7, #20]
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	4313      	orrs	r3, r2
 8006144:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	693a      	ldr	r2, [r7, #16]
 800614a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	621a      	str	r2, [r3, #32]
}
 8006152:	bf00      	nop
 8006154:	371c      	adds	r7, #28
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr

0800615e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800615e:	b480      	push	{r7}
 8006160:	b087      	sub	sp, #28
 8006162:	af00      	add	r7, sp, #0
 8006164:	60f8      	str	r0, [r7, #12]
 8006166:	60b9      	str	r1, [r7, #8]
 8006168:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6a1b      	ldr	r3, [r3, #32]
 800616e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6a1b      	ldr	r3, [r3, #32]
 8006174:	f023 0210 	bic.w	r2, r3, #16
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	699b      	ldr	r3, [r3, #24]
 8006180:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006188:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	031b      	lsls	r3, r3, #12
 800618e:	693a      	ldr	r2, [r7, #16]
 8006190:	4313      	orrs	r3, r2
 8006192:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800619a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	011b      	lsls	r3, r3, #4
 80061a0:	697a      	ldr	r2, [r7, #20]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	693a      	ldr	r2, [r7, #16]
 80061aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	621a      	str	r2, [r3, #32]
}
 80061b2:	bf00      	nop
 80061b4:	371c      	adds	r7, #28
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr

080061be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061be:	b480      	push	{r7}
 80061c0:	b085      	sub	sp, #20
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
 80061c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061d6:	683a      	ldr	r2, [r7, #0]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	4313      	orrs	r3, r2
 80061dc:	f043 0307 	orr.w	r3, r3, #7
 80061e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	68fa      	ldr	r2, [r7, #12]
 80061e6:	609a      	str	r2, [r3, #8]
}
 80061e8:	bf00      	nop
 80061ea:	3714      	adds	r7, #20
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b087      	sub	sp, #28
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	607a      	str	r2, [r7, #4]
 8006200:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800620e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	021a      	lsls	r2, r3, #8
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	431a      	orrs	r2, r3
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	4313      	orrs	r3, r2
 800621c:	697a      	ldr	r2, [r7, #20]
 800621e:	4313      	orrs	r3, r2
 8006220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	609a      	str	r2, [r3, #8]
}
 8006228:	bf00      	nop
 800622a:	371c      	adds	r7, #28
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr

08006234 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006234:	b480      	push	{r7}
 8006236:	b087      	sub	sp, #28
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	f003 031f 	and.w	r3, r3, #31
 8006246:	2201      	movs	r2, #1
 8006248:	fa02 f303 	lsl.w	r3, r2, r3
 800624c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6a1a      	ldr	r2, [r3, #32]
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	43db      	mvns	r3, r3
 8006256:	401a      	ands	r2, r3
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6a1a      	ldr	r2, [r3, #32]
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	f003 031f 	and.w	r3, r3, #31
 8006266:	6879      	ldr	r1, [r7, #4]
 8006268:	fa01 f303 	lsl.w	r3, r1, r3
 800626c:	431a      	orrs	r2, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	621a      	str	r2, [r3, #32]
}
 8006272:	bf00      	nop
 8006274:	371c      	adds	r7, #28
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
	...

08006280 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006280:	b480      	push	{r7}
 8006282:	b085      	sub	sp, #20
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006290:	2b01      	cmp	r3, #1
 8006292:	d101      	bne.n	8006298 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006294:	2302      	movs	r3, #2
 8006296:	e050      	b.n	800633a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2202      	movs	r2, #2
 80062a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	689b      	ldr	r3, [r3, #8]
 80062b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	68fa      	ldr	r2, [r7, #12]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	68fa      	ldr	r2, [r7, #12]
 80062d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a1c      	ldr	r2, [pc, #112]	@ (8006348 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d018      	beq.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062e4:	d013      	beq.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a18      	ldr	r2, [pc, #96]	@ (800634c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d00e      	beq.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a16      	ldr	r2, [pc, #88]	@ (8006350 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d009      	beq.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a15      	ldr	r2, [pc, #84]	@ (8006354 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d004      	beq.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a13      	ldr	r2, [pc, #76]	@ (8006358 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d10c      	bne.n	8006328 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006314:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	68ba      	ldr	r2, [r7, #8]
 800631c:	4313      	orrs	r3, r2
 800631e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	68ba      	ldr	r2, [r7, #8]
 8006326:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006338:	2300      	movs	r3, #0
}
 800633a:	4618      	mov	r0, r3
 800633c:	3714      	adds	r7, #20
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr
 8006346:	bf00      	nop
 8006348:	40010000 	.word	0x40010000
 800634c:	40000400 	.word	0x40000400
 8006350:	40000800 	.word	0x40000800
 8006354:	40000c00 	.word	0x40000c00
 8006358:	40014000 	.word	0x40014000

0800635c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006364:	bf00      	nop
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006378:	bf00      	nop
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b082      	sub	sp, #8
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d101      	bne.n	8006396 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e042      	b.n	800641c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800639c:	b2db      	uxtb	r3, r3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d106      	bne.n	80063b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f7fc f990 	bl	80026d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2224      	movs	r2, #36	@ 0x24
 80063b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	68da      	ldr	r2, [r3, #12]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 fb8b 	bl	8006ae4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	691a      	ldr	r2, [r3, #16]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	695a      	ldr	r2, [r3, #20]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68da      	ldr	r2, [r3, #12]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2220      	movs	r2, #32
 8006408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2220      	movs	r2, #32
 8006410:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800641a:	2300      	movs	r3, #0
}
 800641c:	4618      	mov	r0, r3
 800641e:	3708      	adds	r7, #8
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b08c      	sub	sp, #48	@ 0x30
 8006428:	af00      	add	r7, sp, #0
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	4613      	mov	r3, r2
 8006430:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006438:	b2db      	uxtb	r3, r3
 800643a:	2b20      	cmp	r3, #32
 800643c:	d162      	bne.n	8006504 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d002      	beq.n	800644a <HAL_UART_Transmit_DMA+0x26>
 8006444:	88fb      	ldrh	r3, [r7, #6]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d101      	bne.n	800644e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e05b      	b.n	8006506 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800644e:	68ba      	ldr	r2, [r7, #8]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	88fa      	ldrh	r2, [r7, #6]
 8006458:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	88fa      	ldrh	r2, [r7, #6]
 800645e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2221      	movs	r2, #33	@ 0x21
 800646a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006472:	4a27      	ldr	r2, [pc, #156]	@ (8006510 <HAL_UART_Transmit_DMA+0xec>)
 8006474:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800647a:	4a26      	ldr	r2, [pc, #152]	@ (8006514 <HAL_UART_Transmit_DMA+0xf0>)
 800647c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006482:	4a25      	ldr	r2, [pc, #148]	@ (8006518 <HAL_UART_Transmit_DMA+0xf4>)
 8006484:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800648a:	2200      	movs	r2, #0
 800648c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800648e:	f107 0308 	add.w	r3, r7, #8
 8006492:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800649a:	6819      	ldr	r1, [r3, #0]
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	3304      	adds	r3, #4
 80064a2:	461a      	mov	r2, r3
 80064a4:	88fb      	ldrh	r3, [r7, #6]
 80064a6:	f7fc fd6b 	bl	8002f80 <HAL_DMA_Start_IT>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d008      	beq.n	80064c2 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2210      	movs	r2, #16
 80064b4:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2220      	movs	r2, #32
 80064ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e021      	b.n	8006506 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80064ca:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	3314      	adds	r3, #20
 80064d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	e853 3f00 	ldrex	r3, [r3]
 80064da:	617b      	str	r3, [r7, #20]
   return(result);
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	3314      	adds	r3, #20
 80064ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064ec:	627a      	str	r2, [r7, #36]	@ 0x24
 80064ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f0:	6a39      	ldr	r1, [r7, #32]
 80064f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064f4:	e841 2300 	strex	r3, r2, [r1]
 80064f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1e5      	bne.n	80064cc <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8006500:	2300      	movs	r3, #0
 8006502:	e000      	b.n	8006506 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006504:	2302      	movs	r3, #2
  }
}
 8006506:	4618      	mov	r0, r3
 8006508:	3730      	adds	r7, #48	@ 0x30
 800650a:	46bd      	mov	sp, r7
 800650c:	bd80      	pop	{r7, pc}
 800650e:	bf00      	nop
 8006510:	080065cf 	.word	0x080065cf
 8006514:	08006669 	.word	0x08006669
 8006518:	080067ed 	.word	0x080067ed

0800651c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	4613      	mov	r3, r2
 8006528:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006530:	b2db      	uxtb	r3, r3
 8006532:	2b20      	cmp	r3, #32
 8006534:	d112      	bne.n	800655c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d002      	beq.n	8006542 <HAL_UART_Receive_DMA+0x26>
 800653c:	88fb      	ldrh	r3, [r7, #6]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e00b      	b.n	800655e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800654c:	88fb      	ldrh	r3, [r7, #6]
 800654e:	461a      	mov	r2, r3
 8006550:	68b9      	ldr	r1, [r7, #8]
 8006552:	68f8      	ldr	r0, [r7, #12]
 8006554:	f000 f994 	bl	8006880 <UART_Start_Receive_DMA>
 8006558:	4603      	mov	r3, r0
 800655a:	e000      	b.n	800655e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800655c:	2302      	movs	r3, #2
  }
}
 800655e:	4618      	mov	r0, r3
 8006560:	3710      	adds	r7, #16
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}

08006566 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006566:	b480      	push	{r7}
 8006568:	b083      	sub	sp, #12
 800656a:	af00      	add	r7, sp, #0
 800656c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800656e:	bf00      	nop
 8006570:	370c      	adds	r7, #12
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr

0800657a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800657a:	b480      	push	{r7}
 800657c:	b083      	sub	sp, #12
 800657e:	af00      	add	r7, sp, #0
 8006580:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006582:	bf00      	nop
 8006584:	370c      	adds	r7, #12
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr

0800658e <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800658e:	b480      	push	{r7}
 8006590:	b083      	sub	sp, #12
 8006592:	af00      	add	r7, sp, #0
 8006594:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006596:	bf00      	nop
 8006598:	370c      	adds	r7, #12
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr

080065a2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065a2:	b480      	push	{r7}
 80065a4:	b083      	sub	sp, #12
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80065aa:	bf00      	nop
 80065ac:	370c      	adds	r7, #12
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr

080065b6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80065b6:	b480      	push	{r7}
 80065b8:	b083      	sub	sp, #12
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	6078      	str	r0, [r7, #4]
 80065be:	460b      	mov	r3, r1
 80065c0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80065c2:	bf00      	nop
 80065c4:	370c      	adds	r7, #12
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr

080065ce <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80065ce:	b580      	push	{r7, lr}
 80065d0:	b090      	sub	sp, #64	@ 0x40
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d137      	bne.n	800665a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80065ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065ec:	2200      	movs	r2, #0
 80065ee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80065f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	3314      	adds	r3, #20
 80065f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065fa:	e853 3f00 	ldrex	r3, [r3]
 80065fe:	623b      	str	r3, [r7, #32]
   return(result);
 8006600:	6a3b      	ldr	r3, [r7, #32]
 8006602:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006606:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3314      	adds	r3, #20
 800660e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006610:	633a      	str	r2, [r7, #48]	@ 0x30
 8006612:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006614:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006618:	e841 2300 	strex	r3, r2, [r1]
 800661c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800661e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1e5      	bne.n	80065f0 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	330c      	adds	r3, #12
 800662a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	e853 3f00 	ldrex	r3, [r3]
 8006632:	60fb      	str	r3, [r7, #12]
   return(result);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800663a:	637b      	str	r3, [r7, #52]	@ 0x34
 800663c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	330c      	adds	r3, #12
 8006642:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006644:	61fa      	str	r2, [r7, #28]
 8006646:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006648:	69b9      	ldr	r1, [r7, #24]
 800664a:	69fa      	ldr	r2, [r7, #28]
 800664c:	e841 2300 	strex	r3, r2, [r1]
 8006650:	617b      	str	r3, [r7, #20]
   return(result);
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d1e5      	bne.n	8006624 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006658:	e002      	b.n	8006660 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800665a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800665c:	f7fa fcbe 	bl	8000fdc <HAL_UART_TxCpltCallback>
}
 8006660:	bf00      	nop
 8006662:	3740      	adds	r7, #64	@ 0x40
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}

08006668 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b084      	sub	sp, #16
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006674:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006676:	68f8      	ldr	r0, [r7, #12]
 8006678:	f7ff ff75 	bl	8006566 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800667c:	bf00      	nop
 800667e:	3710      	adds	r7, #16
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}

08006684 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b09c      	sub	sp, #112	@ 0x70
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006690:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800669c:	2b00      	cmp	r3, #0
 800669e:	d172      	bne.n	8006786 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80066a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066a2:	2200      	movs	r2, #0
 80066a4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	330c      	adds	r3, #12
 80066ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066b0:	e853 3f00 	ldrex	r3, [r3]
 80066b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80066b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	330c      	adds	r3, #12
 80066c4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80066c6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80066c8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80066cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80066ce:	e841 2300 	strex	r3, r2, [r1]
 80066d2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80066d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d1e5      	bne.n	80066a6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	3314      	adds	r3, #20
 80066e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e4:	e853 3f00 	ldrex	r3, [r3]
 80066e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066ec:	f023 0301 	bic.w	r3, r3, #1
 80066f0:	667b      	str	r3, [r7, #100]	@ 0x64
 80066f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	3314      	adds	r3, #20
 80066f8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80066fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80066fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006700:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006702:	e841 2300 	strex	r3, r2, [r1]
 8006706:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800670a:	2b00      	cmp	r3, #0
 800670c:	d1e5      	bne.n	80066da <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800670e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3314      	adds	r3, #20
 8006714:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006718:	e853 3f00 	ldrex	r3, [r3]
 800671c:	623b      	str	r3, [r7, #32]
   return(result);
 800671e:	6a3b      	ldr	r3, [r7, #32]
 8006720:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006724:	663b      	str	r3, [r7, #96]	@ 0x60
 8006726:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	3314      	adds	r3, #20
 800672c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800672e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006730:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006732:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006734:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006736:	e841 2300 	strex	r3, r2, [r1]
 800673a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800673c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1e5      	bne.n	800670e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006742:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006744:	2220      	movs	r2, #32
 8006746:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800674a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800674c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800674e:	2b01      	cmp	r3, #1
 8006750:	d119      	bne.n	8006786 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006752:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	330c      	adds	r3, #12
 8006758:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	e853 3f00 	ldrex	r3, [r3]
 8006760:	60fb      	str	r3, [r7, #12]
   return(result);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f023 0310 	bic.w	r3, r3, #16
 8006768:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800676a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	330c      	adds	r3, #12
 8006770:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006772:	61fa      	str	r2, [r7, #28]
 8006774:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006776:	69b9      	ldr	r1, [r7, #24]
 8006778:	69fa      	ldr	r2, [r7, #28]
 800677a:	e841 2300 	strex	r3, r2, [r1]
 800677e:	617b      	str	r3, [r7, #20]
   return(result);
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d1e5      	bne.n	8006752 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006786:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006788:	2200      	movs	r2, #0
 800678a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800678c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800678e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006790:	2b01      	cmp	r3, #1
 8006792:	d106      	bne.n	80067a2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006794:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006796:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006798:	4619      	mov	r1, r3
 800679a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800679c:	f7ff ff0b 	bl	80065b6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80067a0:	e002      	b.n	80067a8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80067a2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80067a4:	f7ff fee9 	bl	800657a <HAL_UART_RxCpltCallback>
}
 80067a8:	bf00      	nop
 80067aa:	3770      	adds	r7, #112	@ 0x70
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b084      	sub	sp, #16
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067bc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2201      	movs	r2, #1
 80067c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d108      	bne.n	80067de <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80067d0:	085b      	lsrs	r3, r3, #1
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	4619      	mov	r1, r3
 80067d6:	68f8      	ldr	r0, [r7, #12]
 80067d8:	f7ff feed 	bl	80065b6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80067dc:	e002      	b.n	80067e4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80067de:	68f8      	ldr	r0, [r7, #12]
 80067e0:	f7ff fed5 	bl	800658e <HAL_UART_RxHalfCpltCallback>
}
 80067e4:	bf00      	nop
 80067e6:	3710      	adds	r7, #16
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80067f4:	2300      	movs	r3, #0
 80067f6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067fc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	695b      	ldr	r3, [r3, #20]
 8006804:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006808:	2b80      	cmp	r3, #128	@ 0x80
 800680a:	bf0c      	ite	eq
 800680c:	2301      	moveq	r3, #1
 800680e:	2300      	movne	r3, #0
 8006810:	b2db      	uxtb	r3, r3
 8006812:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800681a:	b2db      	uxtb	r3, r3
 800681c:	2b21      	cmp	r3, #33	@ 0x21
 800681e:	d108      	bne.n	8006832 <UART_DMAError+0x46>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d005      	beq.n	8006832 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	2200      	movs	r2, #0
 800682a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800682c:	68b8      	ldr	r0, [r7, #8]
 800682e:	f000 f8cd 	bl	80069cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	695b      	ldr	r3, [r3, #20]
 8006838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800683c:	2b40      	cmp	r3, #64	@ 0x40
 800683e:	bf0c      	ite	eq
 8006840:	2301      	moveq	r3, #1
 8006842:	2300      	movne	r3, #0
 8006844:	b2db      	uxtb	r3, r3
 8006846:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800684e:	b2db      	uxtb	r3, r3
 8006850:	2b22      	cmp	r3, #34	@ 0x22
 8006852:	d108      	bne.n	8006866 <UART_DMAError+0x7a>
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d005      	beq.n	8006866 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	2200      	movs	r2, #0
 800685e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006860:	68b8      	ldr	r0, [r7, #8]
 8006862:	f000 f8db 	bl	8006a1c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800686a:	f043 0210 	orr.w	r2, r3, #16
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006872:	68b8      	ldr	r0, [r7, #8]
 8006874:	f7ff fe95 	bl	80065a2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006878:	bf00      	nop
 800687a:	3710      	adds	r7, #16
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}

08006880 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b098      	sub	sp, #96	@ 0x60
 8006884:	af00      	add	r7, sp, #0
 8006886:	60f8      	str	r0, [r7, #12]
 8006888:	60b9      	str	r1, [r7, #8]
 800688a:	4613      	mov	r3, r2
 800688c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800688e:	68ba      	ldr	r2, [r7, #8]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	88fa      	ldrh	r2, [r7, #6]
 8006898:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2200      	movs	r2, #0
 800689e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2222      	movs	r2, #34	@ 0x22
 80068a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068ac:	4a44      	ldr	r2, [pc, #272]	@ (80069c0 <UART_Start_Receive_DMA+0x140>)
 80068ae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068b4:	4a43      	ldr	r2, [pc, #268]	@ (80069c4 <UART_Start_Receive_DMA+0x144>)
 80068b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068bc:	4a42      	ldr	r2, [pc, #264]	@ (80069c8 <UART_Start_Receive_DMA+0x148>)
 80068be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068c4:	2200      	movs	r2, #0
 80068c6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80068c8:	f107 0308 	add.w	r3, r7, #8
 80068cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	3304      	adds	r3, #4
 80068d8:	4619      	mov	r1, r3
 80068da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	88fb      	ldrh	r3, [r7, #6]
 80068e0:	f7fc fb4e 	bl	8002f80 <HAL_DMA_Start_IT>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d008      	beq.n	80068fc <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2210      	movs	r2, #16
 80068ee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2220      	movs	r2, #32
 80068f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	e05d      	b.n	80069b8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80068fc:	2300      	movs	r3, #0
 80068fe:	613b      	str	r3, [r7, #16]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	613b      	str	r3, [r7, #16]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	613b      	str	r3, [r7, #16]
 8006910:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	691b      	ldr	r3, [r3, #16]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d019      	beq.n	800694e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	330c      	adds	r3, #12
 8006920:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006924:	e853 3f00 	ldrex	r3, [r3]
 8006928:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800692a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800692c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006930:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	330c      	adds	r3, #12
 8006938:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800693a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800693c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800693e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006940:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006942:	e841 2300 	strex	r3, r2, [r1]
 8006946:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006948:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1e5      	bne.n	800691a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	3314      	adds	r3, #20
 8006954:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006958:	e853 3f00 	ldrex	r3, [r3]
 800695c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800695e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006960:	f043 0301 	orr.w	r3, r3, #1
 8006964:	657b      	str	r3, [r7, #84]	@ 0x54
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	3314      	adds	r3, #20
 800696c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800696e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006970:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006972:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006974:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006976:	e841 2300 	strex	r3, r2, [r1]
 800697a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800697c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800697e:	2b00      	cmp	r3, #0
 8006980:	d1e5      	bne.n	800694e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	3314      	adds	r3, #20
 8006988:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698a:	69bb      	ldr	r3, [r7, #24]
 800698c:	e853 3f00 	ldrex	r3, [r3]
 8006990:	617b      	str	r3, [r7, #20]
   return(result);
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006998:	653b      	str	r3, [r7, #80]	@ 0x50
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	3314      	adds	r3, #20
 80069a0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80069a2:	627a      	str	r2, [r7, #36]	@ 0x24
 80069a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a6:	6a39      	ldr	r1, [r7, #32]
 80069a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069aa:	e841 2300 	strex	r3, r2, [r1]
 80069ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80069b0:	69fb      	ldr	r3, [r7, #28]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1e5      	bne.n	8006982 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80069b6:	2300      	movs	r3, #0
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3760      	adds	r7, #96	@ 0x60
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}
 80069c0:	08006685 	.word	0x08006685
 80069c4:	080067b1 	.word	0x080067b1
 80069c8:	080067ed 	.word	0x080067ed

080069cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b089      	sub	sp, #36	@ 0x24
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	330c      	adds	r3, #12
 80069da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	e853 3f00 	ldrex	r3, [r3]
 80069e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80069ea:	61fb      	str	r3, [r7, #28]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	330c      	adds	r3, #12
 80069f2:	69fa      	ldr	r2, [r7, #28]
 80069f4:	61ba      	str	r2, [r7, #24]
 80069f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f8:	6979      	ldr	r1, [r7, #20]
 80069fa:	69ba      	ldr	r2, [r7, #24]
 80069fc:	e841 2300 	strex	r3, r2, [r1]
 8006a00:	613b      	str	r3, [r7, #16]
   return(result);
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d1e5      	bne.n	80069d4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2220      	movs	r2, #32
 8006a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006a10:	bf00      	nop
 8006a12:	3724      	adds	r7, #36	@ 0x24
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr

08006a1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b095      	sub	sp, #84	@ 0x54
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	330c      	adds	r3, #12
 8006a2a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a2e:	e853 3f00 	ldrex	r3, [r3]
 8006a32:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	330c      	adds	r3, #12
 8006a42:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006a44:	643a      	str	r2, [r7, #64]	@ 0x40
 8006a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a48:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a4a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a4c:	e841 2300 	strex	r3, r2, [r1]
 8006a50:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d1e5      	bne.n	8006a24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	3314      	adds	r3, #20
 8006a5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a60:	6a3b      	ldr	r3, [r7, #32]
 8006a62:	e853 3f00 	ldrex	r3, [r3]
 8006a66:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a68:	69fb      	ldr	r3, [r7, #28]
 8006a6a:	f023 0301 	bic.w	r3, r3, #1
 8006a6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	3314      	adds	r3, #20
 8006a76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a78:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a80:	e841 2300 	strex	r3, r2, [r1]
 8006a84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d1e5      	bne.n	8006a58 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d119      	bne.n	8006ac8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	330c      	adds	r3, #12
 8006a9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	e853 3f00 	ldrex	r3, [r3]
 8006aa2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	f023 0310 	bic.w	r3, r3, #16
 8006aaa:	647b      	str	r3, [r7, #68]	@ 0x44
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	330c      	adds	r3, #12
 8006ab2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ab4:	61ba      	str	r2, [r7, #24]
 8006ab6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab8:	6979      	ldr	r1, [r7, #20]
 8006aba:	69ba      	ldr	r2, [r7, #24]
 8006abc:	e841 2300 	strex	r3, r2, [r1]
 8006ac0:	613b      	str	r3, [r7, #16]
   return(result);
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d1e5      	bne.n	8006a94 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2220      	movs	r2, #32
 8006acc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006ad6:	bf00      	nop
 8006ad8:	3754      	adds	r7, #84	@ 0x54
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr
	...

08006ae4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ae4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ae8:	b0c0      	sub	sp, #256	@ 0x100
 8006aea:	af00      	add	r7, sp, #0
 8006aec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	691b      	ldr	r3, [r3, #16]
 8006af8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b00:	68d9      	ldr	r1, [r3, #12]
 8006b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	ea40 0301 	orr.w	r3, r0, r1
 8006b0c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b12:	689a      	ldr	r2, [r3, #8]
 8006b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b20:	695b      	ldr	r3, [r3, #20]
 8006b22:	431a      	orrs	r2, r3
 8006b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006b3c:	f021 010c 	bic.w	r1, r1, #12
 8006b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006b4a:	430b      	orrs	r3, r1
 8006b4c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	695b      	ldr	r3, [r3, #20]
 8006b56:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b5e:	6999      	ldr	r1, [r3, #24]
 8006b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	ea40 0301 	orr.w	r3, r0, r1
 8006b6a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	4b8f      	ldr	r3, [pc, #572]	@ (8006db0 <UART_SetConfig+0x2cc>)
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d005      	beq.n	8006b84 <UART_SetConfig+0xa0>
 8006b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	4b8d      	ldr	r3, [pc, #564]	@ (8006db4 <UART_SetConfig+0x2d0>)
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d104      	bne.n	8006b8e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b84:	f7fe fb04 	bl	8005190 <HAL_RCC_GetPCLK2Freq>
 8006b88:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006b8c:	e003      	b.n	8006b96 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b8e:	f7fe faeb 	bl	8005168 <HAL_RCC_GetPCLK1Freq>
 8006b92:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b9a:	69db      	ldr	r3, [r3, #28]
 8006b9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ba0:	f040 810c 	bne.w	8006dbc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ba4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006bae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006bb2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006bb6:	4622      	mov	r2, r4
 8006bb8:	462b      	mov	r3, r5
 8006bba:	1891      	adds	r1, r2, r2
 8006bbc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006bbe:	415b      	adcs	r3, r3
 8006bc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006bc2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006bc6:	4621      	mov	r1, r4
 8006bc8:	eb12 0801 	adds.w	r8, r2, r1
 8006bcc:	4629      	mov	r1, r5
 8006bce:	eb43 0901 	adc.w	r9, r3, r1
 8006bd2:	f04f 0200 	mov.w	r2, #0
 8006bd6:	f04f 0300 	mov.w	r3, #0
 8006bda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006bde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006be2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006be6:	4690      	mov	r8, r2
 8006be8:	4699      	mov	r9, r3
 8006bea:	4623      	mov	r3, r4
 8006bec:	eb18 0303 	adds.w	r3, r8, r3
 8006bf0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006bf4:	462b      	mov	r3, r5
 8006bf6:	eb49 0303 	adc.w	r3, r9, r3
 8006bfa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	2200      	movs	r2, #0
 8006c06:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006c0a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006c0e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006c12:	460b      	mov	r3, r1
 8006c14:	18db      	adds	r3, r3, r3
 8006c16:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c18:	4613      	mov	r3, r2
 8006c1a:	eb42 0303 	adc.w	r3, r2, r3
 8006c1e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006c20:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006c24:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006c28:	f7f9 fff8 	bl	8000c1c <__aeabi_uldivmod>
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	460b      	mov	r3, r1
 8006c30:	4b61      	ldr	r3, [pc, #388]	@ (8006db8 <UART_SetConfig+0x2d4>)
 8006c32:	fba3 2302 	umull	r2, r3, r3, r2
 8006c36:	095b      	lsrs	r3, r3, #5
 8006c38:	011c      	lsls	r4, r3, #4
 8006c3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006c44:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006c48:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006c4c:	4642      	mov	r2, r8
 8006c4e:	464b      	mov	r3, r9
 8006c50:	1891      	adds	r1, r2, r2
 8006c52:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006c54:	415b      	adcs	r3, r3
 8006c56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c58:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006c5c:	4641      	mov	r1, r8
 8006c5e:	eb12 0a01 	adds.w	sl, r2, r1
 8006c62:	4649      	mov	r1, r9
 8006c64:	eb43 0b01 	adc.w	fp, r3, r1
 8006c68:	f04f 0200 	mov.w	r2, #0
 8006c6c:	f04f 0300 	mov.w	r3, #0
 8006c70:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c74:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c78:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c7c:	4692      	mov	sl, r2
 8006c7e:	469b      	mov	fp, r3
 8006c80:	4643      	mov	r3, r8
 8006c82:	eb1a 0303 	adds.w	r3, sl, r3
 8006c86:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c8a:	464b      	mov	r3, r9
 8006c8c:	eb4b 0303 	adc.w	r3, fp, r3
 8006c90:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ca0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006ca4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006ca8:	460b      	mov	r3, r1
 8006caa:	18db      	adds	r3, r3, r3
 8006cac:	643b      	str	r3, [r7, #64]	@ 0x40
 8006cae:	4613      	mov	r3, r2
 8006cb0:	eb42 0303 	adc.w	r3, r2, r3
 8006cb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cb6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006cba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006cbe:	f7f9 ffad 	bl	8000c1c <__aeabi_uldivmod>
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	460b      	mov	r3, r1
 8006cc6:	4611      	mov	r1, r2
 8006cc8:	4b3b      	ldr	r3, [pc, #236]	@ (8006db8 <UART_SetConfig+0x2d4>)
 8006cca:	fba3 2301 	umull	r2, r3, r3, r1
 8006cce:	095b      	lsrs	r3, r3, #5
 8006cd0:	2264      	movs	r2, #100	@ 0x64
 8006cd2:	fb02 f303 	mul.w	r3, r2, r3
 8006cd6:	1acb      	subs	r3, r1, r3
 8006cd8:	00db      	lsls	r3, r3, #3
 8006cda:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006cde:	4b36      	ldr	r3, [pc, #216]	@ (8006db8 <UART_SetConfig+0x2d4>)
 8006ce0:	fba3 2302 	umull	r2, r3, r3, r2
 8006ce4:	095b      	lsrs	r3, r3, #5
 8006ce6:	005b      	lsls	r3, r3, #1
 8006ce8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006cec:	441c      	add	r4, r3
 8006cee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006cf8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006cfc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006d00:	4642      	mov	r2, r8
 8006d02:	464b      	mov	r3, r9
 8006d04:	1891      	adds	r1, r2, r2
 8006d06:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006d08:	415b      	adcs	r3, r3
 8006d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d0c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006d10:	4641      	mov	r1, r8
 8006d12:	1851      	adds	r1, r2, r1
 8006d14:	6339      	str	r1, [r7, #48]	@ 0x30
 8006d16:	4649      	mov	r1, r9
 8006d18:	414b      	adcs	r3, r1
 8006d1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d1c:	f04f 0200 	mov.w	r2, #0
 8006d20:	f04f 0300 	mov.w	r3, #0
 8006d24:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006d28:	4659      	mov	r1, fp
 8006d2a:	00cb      	lsls	r3, r1, #3
 8006d2c:	4651      	mov	r1, sl
 8006d2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d32:	4651      	mov	r1, sl
 8006d34:	00ca      	lsls	r2, r1, #3
 8006d36:	4610      	mov	r0, r2
 8006d38:	4619      	mov	r1, r3
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	4642      	mov	r2, r8
 8006d3e:	189b      	adds	r3, r3, r2
 8006d40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d44:	464b      	mov	r3, r9
 8006d46:	460a      	mov	r2, r1
 8006d48:	eb42 0303 	adc.w	r3, r2, r3
 8006d4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006d5c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006d60:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006d64:	460b      	mov	r3, r1
 8006d66:	18db      	adds	r3, r3, r3
 8006d68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	eb42 0303 	adc.w	r3, r2, r3
 8006d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006d76:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006d7a:	f7f9 ff4f 	bl	8000c1c <__aeabi_uldivmod>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	460b      	mov	r3, r1
 8006d82:	4b0d      	ldr	r3, [pc, #52]	@ (8006db8 <UART_SetConfig+0x2d4>)
 8006d84:	fba3 1302 	umull	r1, r3, r3, r2
 8006d88:	095b      	lsrs	r3, r3, #5
 8006d8a:	2164      	movs	r1, #100	@ 0x64
 8006d8c:	fb01 f303 	mul.w	r3, r1, r3
 8006d90:	1ad3      	subs	r3, r2, r3
 8006d92:	00db      	lsls	r3, r3, #3
 8006d94:	3332      	adds	r3, #50	@ 0x32
 8006d96:	4a08      	ldr	r2, [pc, #32]	@ (8006db8 <UART_SetConfig+0x2d4>)
 8006d98:	fba2 2303 	umull	r2, r3, r2, r3
 8006d9c:	095b      	lsrs	r3, r3, #5
 8006d9e:	f003 0207 	and.w	r2, r3, #7
 8006da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4422      	add	r2, r4
 8006daa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006dac:	e106      	b.n	8006fbc <UART_SetConfig+0x4d8>
 8006dae:	bf00      	nop
 8006db0:	40011000 	.word	0x40011000
 8006db4:	40011400 	.word	0x40011400
 8006db8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006dbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006dc6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006dca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006dce:	4642      	mov	r2, r8
 8006dd0:	464b      	mov	r3, r9
 8006dd2:	1891      	adds	r1, r2, r2
 8006dd4:	6239      	str	r1, [r7, #32]
 8006dd6:	415b      	adcs	r3, r3
 8006dd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dda:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006dde:	4641      	mov	r1, r8
 8006de0:	1854      	adds	r4, r2, r1
 8006de2:	4649      	mov	r1, r9
 8006de4:	eb43 0501 	adc.w	r5, r3, r1
 8006de8:	f04f 0200 	mov.w	r2, #0
 8006dec:	f04f 0300 	mov.w	r3, #0
 8006df0:	00eb      	lsls	r3, r5, #3
 8006df2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006df6:	00e2      	lsls	r2, r4, #3
 8006df8:	4614      	mov	r4, r2
 8006dfa:	461d      	mov	r5, r3
 8006dfc:	4643      	mov	r3, r8
 8006dfe:	18e3      	adds	r3, r4, r3
 8006e00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006e04:	464b      	mov	r3, r9
 8006e06:	eb45 0303 	adc.w	r3, r5, r3
 8006e0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006e1a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006e1e:	f04f 0200 	mov.w	r2, #0
 8006e22:	f04f 0300 	mov.w	r3, #0
 8006e26:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006e2a:	4629      	mov	r1, r5
 8006e2c:	008b      	lsls	r3, r1, #2
 8006e2e:	4621      	mov	r1, r4
 8006e30:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e34:	4621      	mov	r1, r4
 8006e36:	008a      	lsls	r2, r1, #2
 8006e38:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006e3c:	f7f9 feee 	bl	8000c1c <__aeabi_uldivmod>
 8006e40:	4602      	mov	r2, r0
 8006e42:	460b      	mov	r3, r1
 8006e44:	4b60      	ldr	r3, [pc, #384]	@ (8006fc8 <UART_SetConfig+0x4e4>)
 8006e46:	fba3 2302 	umull	r2, r3, r3, r2
 8006e4a:	095b      	lsrs	r3, r3, #5
 8006e4c:	011c      	lsls	r4, r3, #4
 8006e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e52:	2200      	movs	r2, #0
 8006e54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006e58:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006e5c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006e60:	4642      	mov	r2, r8
 8006e62:	464b      	mov	r3, r9
 8006e64:	1891      	adds	r1, r2, r2
 8006e66:	61b9      	str	r1, [r7, #24]
 8006e68:	415b      	adcs	r3, r3
 8006e6a:	61fb      	str	r3, [r7, #28]
 8006e6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e70:	4641      	mov	r1, r8
 8006e72:	1851      	adds	r1, r2, r1
 8006e74:	6139      	str	r1, [r7, #16]
 8006e76:	4649      	mov	r1, r9
 8006e78:	414b      	adcs	r3, r1
 8006e7a:	617b      	str	r3, [r7, #20]
 8006e7c:	f04f 0200 	mov.w	r2, #0
 8006e80:	f04f 0300 	mov.w	r3, #0
 8006e84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e88:	4659      	mov	r1, fp
 8006e8a:	00cb      	lsls	r3, r1, #3
 8006e8c:	4651      	mov	r1, sl
 8006e8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e92:	4651      	mov	r1, sl
 8006e94:	00ca      	lsls	r2, r1, #3
 8006e96:	4610      	mov	r0, r2
 8006e98:	4619      	mov	r1, r3
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	4642      	mov	r2, r8
 8006e9e:	189b      	adds	r3, r3, r2
 8006ea0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006ea4:	464b      	mov	r3, r9
 8006ea6:	460a      	mov	r2, r1
 8006ea8:	eb42 0303 	adc.w	r3, r2, r3
 8006eac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006eba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006ebc:	f04f 0200 	mov.w	r2, #0
 8006ec0:	f04f 0300 	mov.w	r3, #0
 8006ec4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006ec8:	4649      	mov	r1, r9
 8006eca:	008b      	lsls	r3, r1, #2
 8006ecc:	4641      	mov	r1, r8
 8006ece:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ed2:	4641      	mov	r1, r8
 8006ed4:	008a      	lsls	r2, r1, #2
 8006ed6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006eda:	f7f9 fe9f 	bl	8000c1c <__aeabi_uldivmod>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	4611      	mov	r1, r2
 8006ee4:	4b38      	ldr	r3, [pc, #224]	@ (8006fc8 <UART_SetConfig+0x4e4>)
 8006ee6:	fba3 2301 	umull	r2, r3, r3, r1
 8006eea:	095b      	lsrs	r3, r3, #5
 8006eec:	2264      	movs	r2, #100	@ 0x64
 8006eee:	fb02 f303 	mul.w	r3, r2, r3
 8006ef2:	1acb      	subs	r3, r1, r3
 8006ef4:	011b      	lsls	r3, r3, #4
 8006ef6:	3332      	adds	r3, #50	@ 0x32
 8006ef8:	4a33      	ldr	r2, [pc, #204]	@ (8006fc8 <UART_SetConfig+0x4e4>)
 8006efa:	fba2 2303 	umull	r2, r3, r2, r3
 8006efe:	095b      	lsrs	r3, r3, #5
 8006f00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006f04:	441c      	add	r4, r3
 8006f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006f0e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006f10:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006f14:	4642      	mov	r2, r8
 8006f16:	464b      	mov	r3, r9
 8006f18:	1891      	adds	r1, r2, r2
 8006f1a:	60b9      	str	r1, [r7, #8]
 8006f1c:	415b      	adcs	r3, r3
 8006f1e:	60fb      	str	r3, [r7, #12]
 8006f20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f24:	4641      	mov	r1, r8
 8006f26:	1851      	adds	r1, r2, r1
 8006f28:	6039      	str	r1, [r7, #0]
 8006f2a:	4649      	mov	r1, r9
 8006f2c:	414b      	adcs	r3, r1
 8006f2e:	607b      	str	r3, [r7, #4]
 8006f30:	f04f 0200 	mov.w	r2, #0
 8006f34:	f04f 0300 	mov.w	r3, #0
 8006f38:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006f3c:	4659      	mov	r1, fp
 8006f3e:	00cb      	lsls	r3, r1, #3
 8006f40:	4651      	mov	r1, sl
 8006f42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f46:	4651      	mov	r1, sl
 8006f48:	00ca      	lsls	r2, r1, #3
 8006f4a:	4610      	mov	r0, r2
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	4603      	mov	r3, r0
 8006f50:	4642      	mov	r2, r8
 8006f52:	189b      	adds	r3, r3, r2
 8006f54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f56:	464b      	mov	r3, r9
 8006f58:	460a      	mov	r2, r1
 8006f5a:	eb42 0303 	adc.w	r3, r2, r3
 8006f5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	2200      	movs	r2, #0
 8006f68:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f6a:	667a      	str	r2, [r7, #100]	@ 0x64
 8006f6c:	f04f 0200 	mov.w	r2, #0
 8006f70:	f04f 0300 	mov.w	r3, #0
 8006f74:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006f78:	4649      	mov	r1, r9
 8006f7a:	008b      	lsls	r3, r1, #2
 8006f7c:	4641      	mov	r1, r8
 8006f7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f82:	4641      	mov	r1, r8
 8006f84:	008a      	lsls	r2, r1, #2
 8006f86:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006f8a:	f7f9 fe47 	bl	8000c1c <__aeabi_uldivmod>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	460b      	mov	r3, r1
 8006f92:	4b0d      	ldr	r3, [pc, #52]	@ (8006fc8 <UART_SetConfig+0x4e4>)
 8006f94:	fba3 1302 	umull	r1, r3, r3, r2
 8006f98:	095b      	lsrs	r3, r3, #5
 8006f9a:	2164      	movs	r1, #100	@ 0x64
 8006f9c:	fb01 f303 	mul.w	r3, r1, r3
 8006fa0:	1ad3      	subs	r3, r2, r3
 8006fa2:	011b      	lsls	r3, r3, #4
 8006fa4:	3332      	adds	r3, #50	@ 0x32
 8006fa6:	4a08      	ldr	r2, [pc, #32]	@ (8006fc8 <UART_SetConfig+0x4e4>)
 8006fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8006fac:	095b      	lsrs	r3, r3, #5
 8006fae:	f003 020f 	and.w	r2, r3, #15
 8006fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4422      	add	r2, r4
 8006fba:	609a      	str	r2, [r3, #8]
}
 8006fbc:	bf00      	nop
 8006fbe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fc8:	51eb851f 	.word	0x51eb851f

08006fcc <atof>:
 8006fcc:	2100      	movs	r1, #0
 8006fce:	f000 be03 	b.w	8007bd8 <strtod>

08006fd2 <sulp>:
 8006fd2:	b570      	push	{r4, r5, r6, lr}
 8006fd4:	4604      	mov	r4, r0
 8006fd6:	460d      	mov	r5, r1
 8006fd8:	ec45 4b10 	vmov	d0, r4, r5
 8006fdc:	4616      	mov	r6, r2
 8006fde:	f001 ffe5 	bl	8008fac <__ulp>
 8006fe2:	ec51 0b10 	vmov	r0, r1, d0
 8006fe6:	b17e      	cbz	r6, 8007008 <sulp+0x36>
 8006fe8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006fec:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	dd09      	ble.n	8007008 <sulp+0x36>
 8006ff4:	051b      	lsls	r3, r3, #20
 8006ff6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006ffa:	2400      	movs	r4, #0
 8006ffc:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007000:	4622      	mov	r2, r4
 8007002:	462b      	mov	r3, r5
 8007004:	f7f9 fb00 	bl	8000608 <__aeabi_dmul>
 8007008:	ec41 0b10 	vmov	d0, r0, r1
 800700c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007010 <_strtod_l>:
 8007010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007014:	b09f      	sub	sp, #124	@ 0x7c
 8007016:	460c      	mov	r4, r1
 8007018:	9217      	str	r2, [sp, #92]	@ 0x5c
 800701a:	2200      	movs	r2, #0
 800701c:	921a      	str	r2, [sp, #104]	@ 0x68
 800701e:	9005      	str	r0, [sp, #20]
 8007020:	f04f 0a00 	mov.w	sl, #0
 8007024:	f04f 0b00 	mov.w	fp, #0
 8007028:	460a      	mov	r2, r1
 800702a:	9219      	str	r2, [sp, #100]	@ 0x64
 800702c:	7811      	ldrb	r1, [r2, #0]
 800702e:	292b      	cmp	r1, #43	@ 0x2b
 8007030:	d04a      	beq.n	80070c8 <_strtod_l+0xb8>
 8007032:	d838      	bhi.n	80070a6 <_strtod_l+0x96>
 8007034:	290d      	cmp	r1, #13
 8007036:	d832      	bhi.n	800709e <_strtod_l+0x8e>
 8007038:	2908      	cmp	r1, #8
 800703a:	d832      	bhi.n	80070a2 <_strtod_l+0x92>
 800703c:	2900      	cmp	r1, #0
 800703e:	d03b      	beq.n	80070b8 <_strtod_l+0xa8>
 8007040:	2200      	movs	r2, #0
 8007042:	920e      	str	r2, [sp, #56]	@ 0x38
 8007044:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007046:	782a      	ldrb	r2, [r5, #0]
 8007048:	2a30      	cmp	r2, #48	@ 0x30
 800704a:	f040 80b2 	bne.w	80071b2 <_strtod_l+0x1a2>
 800704e:	786a      	ldrb	r2, [r5, #1]
 8007050:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007054:	2a58      	cmp	r2, #88	@ 0x58
 8007056:	d16e      	bne.n	8007136 <_strtod_l+0x126>
 8007058:	9302      	str	r3, [sp, #8]
 800705a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800705c:	9301      	str	r3, [sp, #4]
 800705e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007060:	9300      	str	r3, [sp, #0]
 8007062:	4a8f      	ldr	r2, [pc, #572]	@ (80072a0 <_strtod_l+0x290>)
 8007064:	9805      	ldr	r0, [sp, #20]
 8007066:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007068:	a919      	add	r1, sp, #100	@ 0x64
 800706a:	f001 f899 	bl	80081a0 <__gethex>
 800706e:	f010 060f 	ands.w	r6, r0, #15
 8007072:	4604      	mov	r4, r0
 8007074:	d005      	beq.n	8007082 <_strtod_l+0x72>
 8007076:	2e06      	cmp	r6, #6
 8007078:	d128      	bne.n	80070cc <_strtod_l+0xbc>
 800707a:	3501      	adds	r5, #1
 800707c:	2300      	movs	r3, #0
 800707e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007080:	930e      	str	r3, [sp, #56]	@ 0x38
 8007082:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007084:	2b00      	cmp	r3, #0
 8007086:	f040 858e 	bne.w	8007ba6 <_strtod_l+0xb96>
 800708a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800708c:	b1cb      	cbz	r3, 80070c2 <_strtod_l+0xb2>
 800708e:	4652      	mov	r2, sl
 8007090:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007094:	ec43 2b10 	vmov	d0, r2, r3
 8007098:	b01f      	add	sp, #124	@ 0x7c
 800709a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800709e:	2920      	cmp	r1, #32
 80070a0:	d1ce      	bne.n	8007040 <_strtod_l+0x30>
 80070a2:	3201      	adds	r2, #1
 80070a4:	e7c1      	b.n	800702a <_strtod_l+0x1a>
 80070a6:	292d      	cmp	r1, #45	@ 0x2d
 80070a8:	d1ca      	bne.n	8007040 <_strtod_l+0x30>
 80070aa:	2101      	movs	r1, #1
 80070ac:	910e      	str	r1, [sp, #56]	@ 0x38
 80070ae:	1c51      	adds	r1, r2, #1
 80070b0:	9119      	str	r1, [sp, #100]	@ 0x64
 80070b2:	7852      	ldrb	r2, [r2, #1]
 80070b4:	2a00      	cmp	r2, #0
 80070b6:	d1c5      	bne.n	8007044 <_strtod_l+0x34>
 80070b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80070ba:	9419      	str	r4, [sp, #100]	@ 0x64
 80070bc:	2b00      	cmp	r3, #0
 80070be:	f040 8570 	bne.w	8007ba2 <_strtod_l+0xb92>
 80070c2:	4652      	mov	r2, sl
 80070c4:	465b      	mov	r3, fp
 80070c6:	e7e5      	b.n	8007094 <_strtod_l+0x84>
 80070c8:	2100      	movs	r1, #0
 80070ca:	e7ef      	b.n	80070ac <_strtod_l+0x9c>
 80070cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80070ce:	b13a      	cbz	r2, 80070e0 <_strtod_l+0xd0>
 80070d0:	2135      	movs	r1, #53	@ 0x35
 80070d2:	a81c      	add	r0, sp, #112	@ 0x70
 80070d4:	f002 f864 	bl	80091a0 <__copybits>
 80070d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80070da:	9805      	ldr	r0, [sp, #20]
 80070dc:	f001 fc3a 	bl	8008954 <_Bfree>
 80070e0:	3e01      	subs	r6, #1
 80070e2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80070e4:	2e04      	cmp	r6, #4
 80070e6:	d806      	bhi.n	80070f6 <_strtod_l+0xe6>
 80070e8:	e8df f006 	tbb	[pc, r6]
 80070ec:	201d0314 	.word	0x201d0314
 80070f0:	14          	.byte	0x14
 80070f1:	00          	.byte	0x00
 80070f2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80070f6:	05e1      	lsls	r1, r4, #23
 80070f8:	bf48      	it	mi
 80070fa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80070fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007102:	0d1b      	lsrs	r3, r3, #20
 8007104:	051b      	lsls	r3, r3, #20
 8007106:	2b00      	cmp	r3, #0
 8007108:	d1bb      	bne.n	8007082 <_strtod_l+0x72>
 800710a:	f000 ff33 	bl	8007f74 <__errno>
 800710e:	2322      	movs	r3, #34	@ 0x22
 8007110:	6003      	str	r3, [r0, #0]
 8007112:	e7b6      	b.n	8007082 <_strtod_l+0x72>
 8007114:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007118:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800711c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007120:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007124:	e7e7      	b.n	80070f6 <_strtod_l+0xe6>
 8007126:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80072a8 <_strtod_l+0x298>
 800712a:	e7e4      	b.n	80070f6 <_strtod_l+0xe6>
 800712c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007130:	f04f 3aff 	mov.w	sl, #4294967295
 8007134:	e7df      	b.n	80070f6 <_strtod_l+0xe6>
 8007136:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007138:	1c5a      	adds	r2, r3, #1
 800713a:	9219      	str	r2, [sp, #100]	@ 0x64
 800713c:	785b      	ldrb	r3, [r3, #1]
 800713e:	2b30      	cmp	r3, #48	@ 0x30
 8007140:	d0f9      	beq.n	8007136 <_strtod_l+0x126>
 8007142:	2b00      	cmp	r3, #0
 8007144:	d09d      	beq.n	8007082 <_strtod_l+0x72>
 8007146:	2301      	movs	r3, #1
 8007148:	2700      	movs	r7, #0
 800714a:	9308      	str	r3, [sp, #32]
 800714c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800714e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007150:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007152:	46b9      	mov	r9, r7
 8007154:	220a      	movs	r2, #10
 8007156:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007158:	7805      	ldrb	r5, [r0, #0]
 800715a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800715e:	b2d9      	uxtb	r1, r3
 8007160:	2909      	cmp	r1, #9
 8007162:	d928      	bls.n	80071b6 <_strtod_l+0x1a6>
 8007164:	494f      	ldr	r1, [pc, #316]	@ (80072a4 <_strtod_l+0x294>)
 8007166:	2201      	movs	r2, #1
 8007168:	f000 fe4f 	bl	8007e0a <strncmp>
 800716c:	2800      	cmp	r0, #0
 800716e:	d032      	beq.n	80071d6 <_strtod_l+0x1c6>
 8007170:	2000      	movs	r0, #0
 8007172:	462a      	mov	r2, r5
 8007174:	900a      	str	r0, [sp, #40]	@ 0x28
 8007176:	464d      	mov	r5, r9
 8007178:	4603      	mov	r3, r0
 800717a:	2a65      	cmp	r2, #101	@ 0x65
 800717c:	d001      	beq.n	8007182 <_strtod_l+0x172>
 800717e:	2a45      	cmp	r2, #69	@ 0x45
 8007180:	d114      	bne.n	80071ac <_strtod_l+0x19c>
 8007182:	b91d      	cbnz	r5, 800718c <_strtod_l+0x17c>
 8007184:	9a08      	ldr	r2, [sp, #32]
 8007186:	4302      	orrs	r2, r0
 8007188:	d096      	beq.n	80070b8 <_strtod_l+0xa8>
 800718a:	2500      	movs	r5, #0
 800718c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800718e:	1c62      	adds	r2, r4, #1
 8007190:	9219      	str	r2, [sp, #100]	@ 0x64
 8007192:	7862      	ldrb	r2, [r4, #1]
 8007194:	2a2b      	cmp	r2, #43	@ 0x2b
 8007196:	d07a      	beq.n	800728e <_strtod_l+0x27e>
 8007198:	2a2d      	cmp	r2, #45	@ 0x2d
 800719a:	d07e      	beq.n	800729a <_strtod_l+0x28a>
 800719c:	f04f 0c00 	mov.w	ip, #0
 80071a0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80071a4:	2909      	cmp	r1, #9
 80071a6:	f240 8085 	bls.w	80072b4 <_strtod_l+0x2a4>
 80071aa:	9419      	str	r4, [sp, #100]	@ 0x64
 80071ac:	f04f 0800 	mov.w	r8, #0
 80071b0:	e0a5      	b.n	80072fe <_strtod_l+0x2ee>
 80071b2:	2300      	movs	r3, #0
 80071b4:	e7c8      	b.n	8007148 <_strtod_l+0x138>
 80071b6:	f1b9 0f08 	cmp.w	r9, #8
 80071ba:	bfd8      	it	le
 80071bc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80071be:	f100 0001 	add.w	r0, r0, #1
 80071c2:	bfda      	itte	le
 80071c4:	fb02 3301 	mlale	r3, r2, r1, r3
 80071c8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80071ca:	fb02 3707 	mlagt	r7, r2, r7, r3
 80071ce:	f109 0901 	add.w	r9, r9, #1
 80071d2:	9019      	str	r0, [sp, #100]	@ 0x64
 80071d4:	e7bf      	b.n	8007156 <_strtod_l+0x146>
 80071d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071d8:	1c5a      	adds	r2, r3, #1
 80071da:	9219      	str	r2, [sp, #100]	@ 0x64
 80071dc:	785a      	ldrb	r2, [r3, #1]
 80071de:	f1b9 0f00 	cmp.w	r9, #0
 80071e2:	d03b      	beq.n	800725c <_strtod_l+0x24c>
 80071e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80071e6:	464d      	mov	r5, r9
 80071e8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80071ec:	2b09      	cmp	r3, #9
 80071ee:	d912      	bls.n	8007216 <_strtod_l+0x206>
 80071f0:	2301      	movs	r3, #1
 80071f2:	e7c2      	b.n	800717a <_strtod_l+0x16a>
 80071f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071f6:	1c5a      	adds	r2, r3, #1
 80071f8:	9219      	str	r2, [sp, #100]	@ 0x64
 80071fa:	785a      	ldrb	r2, [r3, #1]
 80071fc:	3001      	adds	r0, #1
 80071fe:	2a30      	cmp	r2, #48	@ 0x30
 8007200:	d0f8      	beq.n	80071f4 <_strtod_l+0x1e4>
 8007202:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007206:	2b08      	cmp	r3, #8
 8007208:	f200 84d2 	bhi.w	8007bb0 <_strtod_l+0xba0>
 800720c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800720e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007210:	2000      	movs	r0, #0
 8007212:	930c      	str	r3, [sp, #48]	@ 0x30
 8007214:	4605      	mov	r5, r0
 8007216:	3a30      	subs	r2, #48	@ 0x30
 8007218:	f100 0301 	add.w	r3, r0, #1
 800721c:	d018      	beq.n	8007250 <_strtod_l+0x240>
 800721e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007220:	4419      	add	r1, r3
 8007222:	910a      	str	r1, [sp, #40]	@ 0x28
 8007224:	462e      	mov	r6, r5
 8007226:	f04f 0e0a 	mov.w	lr, #10
 800722a:	1c71      	adds	r1, r6, #1
 800722c:	eba1 0c05 	sub.w	ip, r1, r5
 8007230:	4563      	cmp	r3, ip
 8007232:	dc15      	bgt.n	8007260 <_strtod_l+0x250>
 8007234:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007238:	182b      	adds	r3, r5, r0
 800723a:	2b08      	cmp	r3, #8
 800723c:	f105 0501 	add.w	r5, r5, #1
 8007240:	4405      	add	r5, r0
 8007242:	dc1a      	bgt.n	800727a <_strtod_l+0x26a>
 8007244:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007246:	230a      	movs	r3, #10
 8007248:	fb03 2301 	mla	r3, r3, r1, r2
 800724c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800724e:	2300      	movs	r3, #0
 8007250:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007252:	1c51      	adds	r1, r2, #1
 8007254:	9119      	str	r1, [sp, #100]	@ 0x64
 8007256:	7852      	ldrb	r2, [r2, #1]
 8007258:	4618      	mov	r0, r3
 800725a:	e7c5      	b.n	80071e8 <_strtod_l+0x1d8>
 800725c:	4648      	mov	r0, r9
 800725e:	e7ce      	b.n	80071fe <_strtod_l+0x1ee>
 8007260:	2e08      	cmp	r6, #8
 8007262:	dc05      	bgt.n	8007270 <_strtod_l+0x260>
 8007264:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007266:	fb0e f606 	mul.w	r6, lr, r6
 800726a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800726c:	460e      	mov	r6, r1
 800726e:	e7dc      	b.n	800722a <_strtod_l+0x21a>
 8007270:	2910      	cmp	r1, #16
 8007272:	bfd8      	it	le
 8007274:	fb0e f707 	mulle.w	r7, lr, r7
 8007278:	e7f8      	b.n	800726c <_strtod_l+0x25c>
 800727a:	2b0f      	cmp	r3, #15
 800727c:	bfdc      	itt	le
 800727e:	230a      	movle	r3, #10
 8007280:	fb03 2707 	mlale	r7, r3, r7, r2
 8007284:	e7e3      	b.n	800724e <_strtod_l+0x23e>
 8007286:	2300      	movs	r3, #0
 8007288:	930a      	str	r3, [sp, #40]	@ 0x28
 800728a:	2301      	movs	r3, #1
 800728c:	e77a      	b.n	8007184 <_strtod_l+0x174>
 800728e:	f04f 0c00 	mov.w	ip, #0
 8007292:	1ca2      	adds	r2, r4, #2
 8007294:	9219      	str	r2, [sp, #100]	@ 0x64
 8007296:	78a2      	ldrb	r2, [r4, #2]
 8007298:	e782      	b.n	80071a0 <_strtod_l+0x190>
 800729a:	f04f 0c01 	mov.w	ip, #1
 800729e:	e7f8      	b.n	8007292 <_strtod_l+0x282>
 80072a0:	08009ef0 	.word	0x08009ef0
 80072a4:	08009d1c 	.word	0x08009d1c
 80072a8:	7ff00000 	.word	0x7ff00000
 80072ac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80072ae:	1c51      	adds	r1, r2, #1
 80072b0:	9119      	str	r1, [sp, #100]	@ 0x64
 80072b2:	7852      	ldrb	r2, [r2, #1]
 80072b4:	2a30      	cmp	r2, #48	@ 0x30
 80072b6:	d0f9      	beq.n	80072ac <_strtod_l+0x29c>
 80072b8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80072bc:	2908      	cmp	r1, #8
 80072be:	f63f af75 	bhi.w	80071ac <_strtod_l+0x19c>
 80072c2:	3a30      	subs	r2, #48	@ 0x30
 80072c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80072c6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80072c8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80072ca:	f04f 080a 	mov.w	r8, #10
 80072ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80072d0:	1c56      	adds	r6, r2, #1
 80072d2:	9619      	str	r6, [sp, #100]	@ 0x64
 80072d4:	7852      	ldrb	r2, [r2, #1]
 80072d6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80072da:	f1be 0f09 	cmp.w	lr, #9
 80072de:	d939      	bls.n	8007354 <_strtod_l+0x344>
 80072e0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80072e2:	1a76      	subs	r6, r6, r1
 80072e4:	2e08      	cmp	r6, #8
 80072e6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80072ea:	dc03      	bgt.n	80072f4 <_strtod_l+0x2e4>
 80072ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80072ee:	4588      	cmp	r8, r1
 80072f0:	bfa8      	it	ge
 80072f2:	4688      	movge	r8, r1
 80072f4:	f1bc 0f00 	cmp.w	ip, #0
 80072f8:	d001      	beq.n	80072fe <_strtod_l+0x2ee>
 80072fa:	f1c8 0800 	rsb	r8, r8, #0
 80072fe:	2d00      	cmp	r5, #0
 8007300:	d14e      	bne.n	80073a0 <_strtod_l+0x390>
 8007302:	9908      	ldr	r1, [sp, #32]
 8007304:	4308      	orrs	r0, r1
 8007306:	f47f aebc 	bne.w	8007082 <_strtod_l+0x72>
 800730a:	2b00      	cmp	r3, #0
 800730c:	f47f aed4 	bne.w	80070b8 <_strtod_l+0xa8>
 8007310:	2a69      	cmp	r2, #105	@ 0x69
 8007312:	d028      	beq.n	8007366 <_strtod_l+0x356>
 8007314:	dc25      	bgt.n	8007362 <_strtod_l+0x352>
 8007316:	2a49      	cmp	r2, #73	@ 0x49
 8007318:	d025      	beq.n	8007366 <_strtod_l+0x356>
 800731a:	2a4e      	cmp	r2, #78	@ 0x4e
 800731c:	f47f aecc 	bne.w	80070b8 <_strtod_l+0xa8>
 8007320:	499a      	ldr	r1, [pc, #616]	@ (800758c <_strtod_l+0x57c>)
 8007322:	a819      	add	r0, sp, #100	@ 0x64
 8007324:	f001 f95e 	bl	80085e4 <__match>
 8007328:	2800      	cmp	r0, #0
 800732a:	f43f aec5 	beq.w	80070b8 <_strtod_l+0xa8>
 800732e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	2b28      	cmp	r3, #40	@ 0x28
 8007334:	d12e      	bne.n	8007394 <_strtod_l+0x384>
 8007336:	4996      	ldr	r1, [pc, #600]	@ (8007590 <_strtod_l+0x580>)
 8007338:	aa1c      	add	r2, sp, #112	@ 0x70
 800733a:	a819      	add	r0, sp, #100	@ 0x64
 800733c:	f001 f966 	bl	800860c <__hexnan>
 8007340:	2805      	cmp	r0, #5
 8007342:	d127      	bne.n	8007394 <_strtod_l+0x384>
 8007344:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007346:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800734a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800734e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007352:	e696      	b.n	8007082 <_strtod_l+0x72>
 8007354:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007356:	fb08 2101 	mla	r1, r8, r1, r2
 800735a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800735e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007360:	e7b5      	b.n	80072ce <_strtod_l+0x2be>
 8007362:	2a6e      	cmp	r2, #110	@ 0x6e
 8007364:	e7da      	b.n	800731c <_strtod_l+0x30c>
 8007366:	498b      	ldr	r1, [pc, #556]	@ (8007594 <_strtod_l+0x584>)
 8007368:	a819      	add	r0, sp, #100	@ 0x64
 800736a:	f001 f93b 	bl	80085e4 <__match>
 800736e:	2800      	cmp	r0, #0
 8007370:	f43f aea2 	beq.w	80070b8 <_strtod_l+0xa8>
 8007374:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007376:	4988      	ldr	r1, [pc, #544]	@ (8007598 <_strtod_l+0x588>)
 8007378:	3b01      	subs	r3, #1
 800737a:	a819      	add	r0, sp, #100	@ 0x64
 800737c:	9319      	str	r3, [sp, #100]	@ 0x64
 800737e:	f001 f931 	bl	80085e4 <__match>
 8007382:	b910      	cbnz	r0, 800738a <_strtod_l+0x37a>
 8007384:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007386:	3301      	adds	r3, #1
 8007388:	9319      	str	r3, [sp, #100]	@ 0x64
 800738a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80075a8 <_strtod_l+0x598>
 800738e:	f04f 0a00 	mov.w	sl, #0
 8007392:	e676      	b.n	8007082 <_strtod_l+0x72>
 8007394:	4881      	ldr	r0, [pc, #516]	@ (800759c <_strtod_l+0x58c>)
 8007396:	f000 fe2b 	bl	8007ff0 <nan>
 800739a:	ec5b ab10 	vmov	sl, fp, d0
 800739e:	e670      	b.n	8007082 <_strtod_l+0x72>
 80073a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073a2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80073a4:	eba8 0303 	sub.w	r3, r8, r3
 80073a8:	f1b9 0f00 	cmp.w	r9, #0
 80073ac:	bf08      	it	eq
 80073ae:	46a9      	moveq	r9, r5
 80073b0:	2d10      	cmp	r5, #16
 80073b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80073b4:	462c      	mov	r4, r5
 80073b6:	bfa8      	it	ge
 80073b8:	2410      	movge	r4, #16
 80073ba:	f7f9 f8ab 	bl	8000514 <__aeabi_ui2d>
 80073be:	2d09      	cmp	r5, #9
 80073c0:	4682      	mov	sl, r0
 80073c2:	468b      	mov	fp, r1
 80073c4:	dc13      	bgt.n	80073ee <_strtod_l+0x3de>
 80073c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	f43f ae5a 	beq.w	8007082 <_strtod_l+0x72>
 80073ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073d0:	dd78      	ble.n	80074c4 <_strtod_l+0x4b4>
 80073d2:	2b16      	cmp	r3, #22
 80073d4:	dc5f      	bgt.n	8007496 <_strtod_l+0x486>
 80073d6:	4972      	ldr	r1, [pc, #456]	@ (80075a0 <_strtod_l+0x590>)
 80073d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80073dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073e0:	4652      	mov	r2, sl
 80073e2:	465b      	mov	r3, fp
 80073e4:	f7f9 f910 	bl	8000608 <__aeabi_dmul>
 80073e8:	4682      	mov	sl, r0
 80073ea:	468b      	mov	fp, r1
 80073ec:	e649      	b.n	8007082 <_strtod_l+0x72>
 80073ee:	4b6c      	ldr	r3, [pc, #432]	@ (80075a0 <_strtod_l+0x590>)
 80073f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80073f4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80073f8:	f7f9 f906 	bl	8000608 <__aeabi_dmul>
 80073fc:	4682      	mov	sl, r0
 80073fe:	4638      	mov	r0, r7
 8007400:	468b      	mov	fp, r1
 8007402:	f7f9 f887 	bl	8000514 <__aeabi_ui2d>
 8007406:	4602      	mov	r2, r0
 8007408:	460b      	mov	r3, r1
 800740a:	4650      	mov	r0, sl
 800740c:	4659      	mov	r1, fp
 800740e:	f7f8 ff45 	bl	800029c <__adddf3>
 8007412:	2d0f      	cmp	r5, #15
 8007414:	4682      	mov	sl, r0
 8007416:	468b      	mov	fp, r1
 8007418:	ddd5      	ble.n	80073c6 <_strtod_l+0x3b6>
 800741a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800741c:	1b2c      	subs	r4, r5, r4
 800741e:	441c      	add	r4, r3
 8007420:	2c00      	cmp	r4, #0
 8007422:	f340 8093 	ble.w	800754c <_strtod_l+0x53c>
 8007426:	f014 030f 	ands.w	r3, r4, #15
 800742a:	d00a      	beq.n	8007442 <_strtod_l+0x432>
 800742c:	495c      	ldr	r1, [pc, #368]	@ (80075a0 <_strtod_l+0x590>)
 800742e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007432:	4652      	mov	r2, sl
 8007434:	465b      	mov	r3, fp
 8007436:	e9d1 0100 	ldrd	r0, r1, [r1]
 800743a:	f7f9 f8e5 	bl	8000608 <__aeabi_dmul>
 800743e:	4682      	mov	sl, r0
 8007440:	468b      	mov	fp, r1
 8007442:	f034 040f 	bics.w	r4, r4, #15
 8007446:	d073      	beq.n	8007530 <_strtod_l+0x520>
 8007448:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800744c:	dd49      	ble.n	80074e2 <_strtod_l+0x4d2>
 800744e:	2400      	movs	r4, #0
 8007450:	46a0      	mov	r8, r4
 8007452:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007454:	46a1      	mov	r9, r4
 8007456:	9a05      	ldr	r2, [sp, #20]
 8007458:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80075a8 <_strtod_l+0x598>
 800745c:	2322      	movs	r3, #34	@ 0x22
 800745e:	6013      	str	r3, [r2, #0]
 8007460:	f04f 0a00 	mov.w	sl, #0
 8007464:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007466:	2b00      	cmp	r3, #0
 8007468:	f43f ae0b 	beq.w	8007082 <_strtod_l+0x72>
 800746c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800746e:	9805      	ldr	r0, [sp, #20]
 8007470:	f001 fa70 	bl	8008954 <_Bfree>
 8007474:	9805      	ldr	r0, [sp, #20]
 8007476:	4649      	mov	r1, r9
 8007478:	f001 fa6c 	bl	8008954 <_Bfree>
 800747c:	9805      	ldr	r0, [sp, #20]
 800747e:	4641      	mov	r1, r8
 8007480:	f001 fa68 	bl	8008954 <_Bfree>
 8007484:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007486:	9805      	ldr	r0, [sp, #20]
 8007488:	f001 fa64 	bl	8008954 <_Bfree>
 800748c:	9805      	ldr	r0, [sp, #20]
 800748e:	4621      	mov	r1, r4
 8007490:	f001 fa60 	bl	8008954 <_Bfree>
 8007494:	e5f5      	b.n	8007082 <_strtod_l+0x72>
 8007496:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007498:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800749c:	4293      	cmp	r3, r2
 800749e:	dbbc      	blt.n	800741a <_strtod_l+0x40a>
 80074a0:	4c3f      	ldr	r4, [pc, #252]	@ (80075a0 <_strtod_l+0x590>)
 80074a2:	f1c5 050f 	rsb	r5, r5, #15
 80074a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80074aa:	4652      	mov	r2, sl
 80074ac:	465b      	mov	r3, fp
 80074ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074b2:	f7f9 f8a9 	bl	8000608 <__aeabi_dmul>
 80074b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074b8:	1b5d      	subs	r5, r3, r5
 80074ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80074be:	e9d4 2300 	ldrd	r2, r3, [r4]
 80074c2:	e78f      	b.n	80073e4 <_strtod_l+0x3d4>
 80074c4:	3316      	adds	r3, #22
 80074c6:	dba8      	blt.n	800741a <_strtod_l+0x40a>
 80074c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074ca:	eba3 0808 	sub.w	r8, r3, r8
 80074ce:	4b34      	ldr	r3, [pc, #208]	@ (80075a0 <_strtod_l+0x590>)
 80074d0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80074d4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80074d8:	4650      	mov	r0, sl
 80074da:	4659      	mov	r1, fp
 80074dc:	f7f9 f9be 	bl	800085c <__aeabi_ddiv>
 80074e0:	e782      	b.n	80073e8 <_strtod_l+0x3d8>
 80074e2:	2300      	movs	r3, #0
 80074e4:	4f2f      	ldr	r7, [pc, #188]	@ (80075a4 <_strtod_l+0x594>)
 80074e6:	1124      	asrs	r4, r4, #4
 80074e8:	4650      	mov	r0, sl
 80074ea:	4659      	mov	r1, fp
 80074ec:	461e      	mov	r6, r3
 80074ee:	2c01      	cmp	r4, #1
 80074f0:	dc21      	bgt.n	8007536 <_strtod_l+0x526>
 80074f2:	b10b      	cbz	r3, 80074f8 <_strtod_l+0x4e8>
 80074f4:	4682      	mov	sl, r0
 80074f6:	468b      	mov	fp, r1
 80074f8:	492a      	ldr	r1, [pc, #168]	@ (80075a4 <_strtod_l+0x594>)
 80074fa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80074fe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007502:	4652      	mov	r2, sl
 8007504:	465b      	mov	r3, fp
 8007506:	e9d1 0100 	ldrd	r0, r1, [r1]
 800750a:	f7f9 f87d 	bl	8000608 <__aeabi_dmul>
 800750e:	4b26      	ldr	r3, [pc, #152]	@ (80075a8 <_strtod_l+0x598>)
 8007510:	460a      	mov	r2, r1
 8007512:	400b      	ands	r3, r1
 8007514:	4925      	ldr	r1, [pc, #148]	@ (80075ac <_strtod_l+0x59c>)
 8007516:	428b      	cmp	r3, r1
 8007518:	4682      	mov	sl, r0
 800751a:	d898      	bhi.n	800744e <_strtod_l+0x43e>
 800751c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007520:	428b      	cmp	r3, r1
 8007522:	bf86      	itte	hi
 8007524:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80075b0 <_strtod_l+0x5a0>
 8007528:	f04f 3aff 	movhi.w	sl, #4294967295
 800752c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007530:	2300      	movs	r3, #0
 8007532:	9308      	str	r3, [sp, #32]
 8007534:	e076      	b.n	8007624 <_strtod_l+0x614>
 8007536:	07e2      	lsls	r2, r4, #31
 8007538:	d504      	bpl.n	8007544 <_strtod_l+0x534>
 800753a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800753e:	f7f9 f863 	bl	8000608 <__aeabi_dmul>
 8007542:	2301      	movs	r3, #1
 8007544:	3601      	adds	r6, #1
 8007546:	1064      	asrs	r4, r4, #1
 8007548:	3708      	adds	r7, #8
 800754a:	e7d0      	b.n	80074ee <_strtod_l+0x4de>
 800754c:	d0f0      	beq.n	8007530 <_strtod_l+0x520>
 800754e:	4264      	negs	r4, r4
 8007550:	f014 020f 	ands.w	r2, r4, #15
 8007554:	d00a      	beq.n	800756c <_strtod_l+0x55c>
 8007556:	4b12      	ldr	r3, [pc, #72]	@ (80075a0 <_strtod_l+0x590>)
 8007558:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800755c:	4650      	mov	r0, sl
 800755e:	4659      	mov	r1, fp
 8007560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007564:	f7f9 f97a 	bl	800085c <__aeabi_ddiv>
 8007568:	4682      	mov	sl, r0
 800756a:	468b      	mov	fp, r1
 800756c:	1124      	asrs	r4, r4, #4
 800756e:	d0df      	beq.n	8007530 <_strtod_l+0x520>
 8007570:	2c1f      	cmp	r4, #31
 8007572:	dd1f      	ble.n	80075b4 <_strtod_l+0x5a4>
 8007574:	2400      	movs	r4, #0
 8007576:	46a0      	mov	r8, r4
 8007578:	940b      	str	r4, [sp, #44]	@ 0x2c
 800757a:	46a1      	mov	r9, r4
 800757c:	9a05      	ldr	r2, [sp, #20]
 800757e:	2322      	movs	r3, #34	@ 0x22
 8007580:	f04f 0a00 	mov.w	sl, #0
 8007584:	f04f 0b00 	mov.w	fp, #0
 8007588:	6013      	str	r3, [r2, #0]
 800758a:	e76b      	b.n	8007464 <_strtod_l+0x454>
 800758c:	08009d27 	.word	0x08009d27
 8007590:	08009edc 	.word	0x08009edc
 8007594:	08009d1e 	.word	0x08009d1e
 8007598:	08009d21 	.word	0x08009d21
 800759c:	08009dde 	.word	0x08009dde
 80075a0:	08009f68 	.word	0x08009f68
 80075a4:	08009f40 	.word	0x08009f40
 80075a8:	7ff00000 	.word	0x7ff00000
 80075ac:	7ca00000 	.word	0x7ca00000
 80075b0:	7fefffff 	.word	0x7fefffff
 80075b4:	f014 0310 	ands.w	r3, r4, #16
 80075b8:	bf18      	it	ne
 80075ba:	236a      	movne	r3, #106	@ 0x6a
 80075bc:	4ea9      	ldr	r6, [pc, #676]	@ (8007864 <_strtod_l+0x854>)
 80075be:	9308      	str	r3, [sp, #32]
 80075c0:	4650      	mov	r0, sl
 80075c2:	4659      	mov	r1, fp
 80075c4:	2300      	movs	r3, #0
 80075c6:	07e7      	lsls	r7, r4, #31
 80075c8:	d504      	bpl.n	80075d4 <_strtod_l+0x5c4>
 80075ca:	e9d6 2300 	ldrd	r2, r3, [r6]
 80075ce:	f7f9 f81b 	bl	8000608 <__aeabi_dmul>
 80075d2:	2301      	movs	r3, #1
 80075d4:	1064      	asrs	r4, r4, #1
 80075d6:	f106 0608 	add.w	r6, r6, #8
 80075da:	d1f4      	bne.n	80075c6 <_strtod_l+0x5b6>
 80075dc:	b10b      	cbz	r3, 80075e2 <_strtod_l+0x5d2>
 80075de:	4682      	mov	sl, r0
 80075e0:	468b      	mov	fp, r1
 80075e2:	9b08      	ldr	r3, [sp, #32]
 80075e4:	b1b3      	cbz	r3, 8007614 <_strtod_l+0x604>
 80075e6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80075ea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	4659      	mov	r1, fp
 80075f2:	dd0f      	ble.n	8007614 <_strtod_l+0x604>
 80075f4:	2b1f      	cmp	r3, #31
 80075f6:	dd56      	ble.n	80076a6 <_strtod_l+0x696>
 80075f8:	2b34      	cmp	r3, #52	@ 0x34
 80075fa:	bfde      	ittt	le
 80075fc:	f04f 33ff 	movle.w	r3, #4294967295
 8007600:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007604:	4093      	lslle	r3, r2
 8007606:	f04f 0a00 	mov.w	sl, #0
 800760a:	bfcc      	ite	gt
 800760c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007610:	ea03 0b01 	andle.w	fp, r3, r1
 8007614:	2200      	movs	r2, #0
 8007616:	2300      	movs	r3, #0
 8007618:	4650      	mov	r0, sl
 800761a:	4659      	mov	r1, fp
 800761c:	f7f9 fa5c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007620:	2800      	cmp	r0, #0
 8007622:	d1a7      	bne.n	8007574 <_strtod_l+0x564>
 8007624:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007626:	9300      	str	r3, [sp, #0]
 8007628:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800762a:	9805      	ldr	r0, [sp, #20]
 800762c:	462b      	mov	r3, r5
 800762e:	464a      	mov	r2, r9
 8007630:	f001 f9f8 	bl	8008a24 <__s2b>
 8007634:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007636:	2800      	cmp	r0, #0
 8007638:	f43f af09 	beq.w	800744e <_strtod_l+0x43e>
 800763c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800763e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007640:	2a00      	cmp	r2, #0
 8007642:	eba3 0308 	sub.w	r3, r3, r8
 8007646:	bfa8      	it	ge
 8007648:	2300      	movge	r3, #0
 800764a:	9312      	str	r3, [sp, #72]	@ 0x48
 800764c:	2400      	movs	r4, #0
 800764e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007652:	9316      	str	r3, [sp, #88]	@ 0x58
 8007654:	46a0      	mov	r8, r4
 8007656:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007658:	9805      	ldr	r0, [sp, #20]
 800765a:	6859      	ldr	r1, [r3, #4]
 800765c:	f001 f93a 	bl	80088d4 <_Balloc>
 8007660:	4681      	mov	r9, r0
 8007662:	2800      	cmp	r0, #0
 8007664:	f43f aef7 	beq.w	8007456 <_strtod_l+0x446>
 8007668:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800766a:	691a      	ldr	r2, [r3, #16]
 800766c:	3202      	adds	r2, #2
 800766e:	f103 010c 	add.w	r1, r3, #12
 8007672:	0092      	lsls	r2, r2, #2
 8007674:	300c      	adds	r0, #12
 8007676:	f000 fcaa 	bl	8007fce <memcpy>
 800767a:	ec4b ab10 	vmov	d0, sl, fp
 800767e:	9805      	ldr	r0, [sp, #20]
 8007680:	aa1c      	add	r2, sp, #112	@ 0x70
 8007682:	a91b      	add	r1, sp, #108	@ 0x6c
 8007684:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007688:	f001 fd00 	bl	800908c <__d2b>
 800768c:	901a      	str	r0, [sp, #104]	@ 0x68
 800768e:	2800      	cmp	r0, #0
 8007690:	f43f aee1 	beq.w	8007456 <_strtod_l+0x446>
 8007694:	9805      	ldr	r0, [sp, #20]
 8007696:	2101      	movs	r1, #1
 8007698:	f001 fa5a 	bl	8008b50 <__i2b>
 800769c:	4680      	mov	r8, r0
 800769e:	b948      	cbnz	r0, 80076b4 <_strtod_l+0x6a4>
 80076a0:	f04f 0800 	mov.w	r8, #0
 80076a4:	e6d7      	b.n	8007456 <_strtod_l+0x446>
 80076a6:	f04f 32ff 	mov.w	r2, #4294967295
 80076aa:	fa02 f303 	lsl.w	r3, r2, r3
 80076ae:	ea03 0a0a 	and.w	sl, r3, sl
 80076b2:	e7af      	b.n	8007614 <_strtod_l+0x604>
 80076b4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80076b6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80076b8:	2d00      	cmp	r5, #0
 80076ba:	bfab      	itete	ge
 80076bc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80076be:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80076c0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80076c2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80076c4:	bfac      	ite	ge
 80076c6:	18ef      	addge	r7, r5, r3
 80076c8:	1b5e      	sublt	r6, r3, r5
 80076ca:	9b08      	ldr	r3, [sp, #32]
 80076cc:	1aed      	subs	r5, r5, r3
 80076ce:	4415      	add	r5, r2
 80076d0:	4b65      	ldr	r3, [pc, #404]	@ (8007868 <_strtod_l+0x858>)
 80076d2:	3d01      	subs	r5, #1
 80076d4:	429d      	cmp	r5, r3
 80076d6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80076da:	da50      	bge.n	800777e <_strtod_l+0x76e>
 80076dc:	1b5b      	subs	r3, r3, r5
 80076de:	2b1f      	cmp	r3, #31
 80076e0:	eba2 0203 	sub.w	r2, r2, r3
 80076e4:	f04f 0101 	mov.w	r1, #1
 80076e8:	dc3d      	bgt.n	8007766 <_strtod_l+0x756>
 80076ea:	fa01 f303 	lsl.w	r3, r1, r3
 80076ee:	9313      	str	r3, [sp, #76]	@ 0x4c
 80076f0:	2300      	movs	r3, #0
 80076f2:	9310      	str	r3, [sp, #64]	@ 0x40
 80076f4:	18bd      	adds	r5, r7, r2
 80076f6:	9b08      	ldr	r3, [sp, #32]
 80076f8:	42af      	cmp	r7, r5
 80076fa:	4416      	add	r6, r2
 80076fc:	441e      	add	r6, r3
 80076fe:	463b      	mov	r3, r7
 8007700:	bfa8      	it	ge
 8007702:	462b      	movge	r3, r5
 8007704:	42b3      	cmp	r3, r6
 8007706:	bfa8      	it	ge
 8007708:	4633      	movge	r3, r6
 800770a:	2b00      	cmp	r3, #0
 800770c:	bfc2      	ittt	gt
 800770e:	1aed      	subgt	r5, r5, r3
 8007710:	1af6      	subgt	r6, r6, r3
 8007712:	1aff      	subgt	r7, r7, r3
 8007714:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007716:	2b00      	cmp	r3, #0
 8007718:	dd16      	ble.n	8007748 <_strtod_l+0x738>
 800771a:	4641      	mov	r1, r8
 800771c:	9805      	ldr	r0, [sp, #20]
 800771e:	461a      	mov	r2, r3
 8007720:	f001 face 	bl	8008cc0 <__pow5mult>
 8007724:	4680      	mov	r8, r0
 8007726:	2800      	cmp	r0, #0
 8007728:	d0ba      	beq.n	80076a0 <_strtod_l+0x690>
 800772a:	4601      	mov	r1, r0
 800772c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800772e:	9805      	ldr	r0, [sp, #20]
 8007730:	f001 fa24 	bl	8008b7c <__multiply>
 8007734:	900a      	str	r0, [sp, #40]	@ 0x28
 8007736:	2800      	cmp	r0, #0
 8007738:	f43f ae8d 	beq.w	8007456 <_strtod_l+0x446>
 800773c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800773e:	9805      	ldr	r0, [sp, #20]
 8007740:	f001 f908 	bl	8008954 <_Bfree>
 8007744:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007746:	931a      	str	r3, [sp, #104]	@ 0x68
 8007748:	2d00      	cmp	r5, #0
 800774a:	dc1d      	bgt.n	8007788 <_strtod_l+0x778>
 800774c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800774e:	2b00      	cmp	r3, #0
 8007750:	dd23      	ble.n	800779a <_strtod_l+0x78a>
 8007752:	4649      	mov	r1, r9
 8007754:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007756:	9805      	ldr	r0, [sp, #20]
 8007758:	f001 fab2 	bl	8008cc0 <__pow5mult>
 800775c:	4681      	mov	r9, r0
 800775e:	b9e0      	cbnz	r0, 800779a <_strtod_l+0x78a>
 8007760:	f04f 0900 	mov.w	r9, #0
 8007764:	e677      	b.n	8007456 <_strtod_l+0x446>
 8007766:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800776a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800776e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007772:	35e2      	adds	r5, #226	@ 0xe2
 8007774:	fa01 f305 	lsl.w	r3, r1, r5
 8007778:	9310      	str	r3, [sp, #64]	@ 0x40
 800777a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800777c:	e7ba      	b.n	80076f4 <_strtod_l+0x6e4>
 800777e:	2300      	movs	r3, #0
 8007780:	9310      	str	r3, [sp, #64]	@ 0x40
 8007782:	2301      	movs	r3, #1
 8007784:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007786:	e7b5      	b.n	80076f4 <_strtod_l+0x6e4>
 8007788:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800778a:	9805      	ldr	r0, [sp, #20]
 800778c:	462a      	mov	r2, r5
 800778e:	f001 faf1 	bl	8008d74 <__lshift>
 8007792:	901a      	str	r0, [sp, #104]	@ 0x68
 8007794:	2800      	cmp	r0, #0
 8007796:	d1d9      	bne.n	800774c <_strtod_l+0x73c>
 8007798:	e65d      	b.n	8007456 <_strtod_l+0x446>
 800779a:	2e00      	cmp	r6, #0
 800779c:	dd07      	ble.n	80077ae <_strtod_l+0x79e>
 800779e:	4649      	mov	r1, r9
 80077a0:	9805      	ldr	r0, [sp, #20]
 80077a2:	4632      	mov	r2, r6
 80077a4:	f001 fae6 	bl	8008d74 <__lshift>
 80077a8:	4681      	mov	r9, r0
 80077aa:	2800      	cmp	r0, #0
 80077ac:	d0d8      	beq.n	8007760 <_strtod_l+0x750>
 80077ae:	2f00      	cmp	r7, #0
 80077b0:	dd08      	ble.n	80077c4 <_strtod_l+0x7b4>
 80077b2:	4641      	mov	r1, r8
 80077b4:	9805      	ldr	r0, [sp, #20]
 80077b6:	463a      	mov	r2, r7
 80077b8:	f001 fadc 	bl	8008d74 <__lshift>
 80077bc:	4680      	mov	r8, r0
 80077be:	2800      	cmp	r0, #0
 80077c0:	f43f ae49 	beq.w	8007456 <_strtod_l+0x446>
 80077c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80077c6:	9805      	ldr	r0, [sp, #20]
 80077c8:	464a      	mov	r2, r9
 80077ca:	f001 fb5b 	bl	8008e84 <__mdiff>
 80077ce:	4604      	mov	r4, r0
 80077d0:	2800      	cmp	r0, #0
 80077d2:	f43f ae40 	beq.w	8007456 <_strtod_l+0x446>
 80077d6:	68c3      	ldr	r3, [r0, #12]
 80077d8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80077da:	2300      	movs	r3, #0
 80077dc:	60c3      	str	r3, [r0, #12]
 80077de:	4641      	mov	r1, r8
 80077e0:	f001 fb34 	bl	8008e4c <__mcmp>
 80077e4:	2800      	cmp	r0, #0
 80077e6:	da45      	bge.n	8007874 <_strtod_l+0x864>
 80077e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077ea:	ea53 030a 	orrs.w	r3, r3, sl
 80077ee:	d16b      	bne.n	80078c8 <_strtod_l+0x8b8>
 80077f0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d167      	bne.n	80078c8 <_strtod_l+0x8b8>
 80077f8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80077fc:	0d1b      	lsrs	r3, r3, #20
 80077fe:	051b      	lsls	r3, r3, #20
 8007800:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007804:	d960      	bls.n	80078c8 <_strtod_l+0x8b8>
 8007806:	6963      	ldr	r3, [r4, #20]
 8007808:	b913      	cbnz	r3, 8007810 <_strtod_l+0x800>
 800780a:	6923      	ldr	r3, [r4, #16]
 800780c:	2b01      	cmp	r3, #1
 800780e:	dd5b      	ble.n	80078c8 <_strtod_l+0x8b8>
 8007810:	4621      	mov	r1, r4
 8007812:	2201      	movs	r2, #1
 8007814:	9805      	ldr	r0, [sp, #20]
 8007816:	f001 faad 	bl	8008d74 <__lshift>
 800781a:	4641      	mov	r1, r8
 800781c:	4604      	mov	r4, r0
 800781e:	f001 fb15 	bl	8008e4c <__mcmp>
 8007822:	2800      	cmp	r0, #0
 8007824:	dd50      	ble.n	80078c8 <_strtod_l+0x8b8>
 8007826:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800782a:	9a08      	ldr	r2, [sp, #32]
 800782c:	0d1b      	lsrs	r3, r3, #20
 800782e:	051b      	lsls	r3, r3, #20
 8007830:	2a00      	cmp	r2, #0
 8007832:	d06a      	beq.n	800790a <_strtod_l+0x8fa>
 8007834:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007838:	d867      	bhi.n	800790a <_strtod_l+0x8fa>
 800783a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800783e:	f67f ae9d 	bls.w	800757c <_strtod_l+0x56c>
 8007842:	4b0a      	ldr	r3, [pc, #40]	@ (800786c <_strtod_l+0x85c>)
 8007844:	4650      	mov	r0, sl
 8007846:	4659      	mov	r1, fp
 8007848:	2200      	movs	r2, #0
 800784a:	f7f8 fedd 	bl	8000608 <__aeabi_dmul>
 800784e:	4b08      	ldr	r3, [pc, #32]	@ (8007870 <_strtod_l+0x860>)
 8007850:	400b      	ands	r3, r1
 8007852:	4682      	mov	sl, r0
 8007854:	468b      	mov	fp, r1
 8007856:	2b00      	cmp	r3, #0
 8007858:	f47f ae08 	bne.w	800746c <_strtod_l+0x45c>
 800785c:	9a05      	ldr	r2, [sp, #20]
 800785e:	2322      	movs	r3, #34	@ 0x22
 8007860:	6013      	str	r3, [r2, #0]
 8007862:	e603      	b.n	800746c <_strtod_l+0x45c>
 8007864:	08009f08 	.word	0x08009f08
 8007868:	fffffc02 	.word	0xfffffc02
 800786c:	39500000 	.word	0x39500000
 8007870:	7ff00000 	.word	0x7ff00000
 8007874:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007878:	d165      	bne.n	8007946 <_strtod_l+0x936>
 800787a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800787c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007880:	b35a      	cbz	r2, 80078da <_strtod_l+0x8ca>
 8007882:	4a9f      	ldr	r2, [pc, #636]	@ (8007b00 <_strtod_l+0xaf0>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d12b      	bne.n	80078e0 <_strtod_l+0x8d0>
 8007888:	9b08      	ldr	r3, [sp, #32]
 800788a:	4651      	mov	r1, sl
 800788c:	b303      	cbz	r3, 80078d0 <_strtod_l+0x8c0>
 800788e:	4b9d      	ldr	r3, [pc, #628]	@ (8007b04 <_strtod_l+0xaf4>)
 8007890:	465a      	mov	r2, fp
 8007892:	4013      	ands	r3, r2
 8007894:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007898:	f04f 32ff 	mov.w	r2, #4294967295
 800789c:	d81b      	bhi.n	80078d6 <_strtod_l+0x8c6>
 800789e:	0d1b      	lsrs	r3, r3, #20
 80078a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80078a4:	fa02 f303 	lsl.w	r3, r2, r3
 80078a8:	4299      	cmp	r1, r3
 80078aa:	d119      	bne.n	80078e0 <_strtod_l+0x8d0>
 80078ac:	4b96      	ldr	r3, [pc, #600]	@ (8007b08 <_strtod_l+0xaf8>)
 80078ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d102      	bne.n	80078ba <_strtod_l+0x8aa>
 80078b4:	3101      	adds	r1, #1
 80078b6:	f43f adce 	beq.w	8007456 <_strtod_l+0x446>
 80078ba:	4b92      	ldr	r3, [pc, #584]	@ (8007b04 <_strtod_l+0xaf4>)
 80078bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80078be:	401a      	ands	r2, r3
 80078c0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80078c4:	f04f 0a00 	mov.w	sl, #0
 80078c8:	9b08      	ldr	r3, [sp, #32]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1b9      	bne.n	8007842 <_strtod_l+0x832>
 80078ce:	e5cd      	b.n	800746c <_strtod_l+0x45c>
 80078d0:	f04f 33ff 	mov.w	r3, #4294967295
 80078d4:	e7e8      	b.n	80078a8 <_strtod_l+0x898>
 80078d6:	4613      	mov	r3, r2
 80078d8:	e7e6      	b.n	80078a8 <_strtod_l+0x898>
 80078da:	ea53 030a 	orrs.w	r3, r3, sl
 80078de:	d0a2      	beq.n	8007826 <_strtod_l+0x816>
 80078e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80078e2:	b1db      	cbz	r3, 800791c <_strtod_l+0x90c>
 80078e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80078e6:	4213      	tst	r3, r2
 80078e8:	d0ee      	beq.n	80078c8 <_strtod_l+0x8b8>
 80078ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078ec:	9a08      	ldr	r2, [sp, #32]
 80078ee:	4650      	mov	r0, sl
 80078f0:	4659      	mov	r1, fp
 80078f2:	b1bb      	cbz	r3, 8007924 <_strtod_l+0x914>
 80078f4:	f7ff fb6d 	bl	8006fd2 <sulp>
 80078f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078fc:	ec53 2b10 	vmov	r2, r3, d0
 8007900:	f7f8 fccc 	bl	800029c <__adddf3>
 8007904:	4682      	mov	sl, r0
 8007906:	468b      	mov	fp, r1
 8007908:	e7de      	b.n	80078c8 <_strtod_l+0x8b8>
 800790a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800790e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007912:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007916:	f04f 3aff 	mov.w	sl, #4294967295
 800791a:	e7d5      	b.n	80078c8 <_strtod_l+0x8b8>
 800791c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800791e:	ea13 0f0a 	tst.w	r3, sl
 8007922:	e7e1      	b.n	80078e8 <_strtod_l+0x8d8>
 8007924:	f7ff fb55 	bl	8006fd2 <sulp>
 8007928:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800792c:	ec53 2b10 	vmov	r2, r3, d0
 8007930:	f7f8 fcb2 	bl	8000298 <__aeabi_dsub>
 8007934:	2200      	movs	r2, #0
 8007936:	2300      	movs	r3, #0
 8007938:	4682      	mov	sl, r0
 800793a:	468b      	mov	fp, r1
 800793c:	f7f9 f8cc 	bl	8000ad8 <__aeabi_dcmpeq>
 8007940:	2800      	cmp	r0, #0
 8007942:	d0c1      	beq.n	80078c8 <_strtod_l+0x8b8>
 8007944:	e61a      	b.n	800757c <_strtod_l+0x56c>
 8007946:	4641      	mov	r1, r8
 8007948:	4620      	mov	r0, r4
 800794a:	f001 fbf7 	bl	800913c <__ratio>
 800794e:	ec57 6b10 	vmov	r6, r7, d0
 8007952:	2200      	movs	r2, #0
 8007954:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007958:	4630      	mov	r0, r6
 800795a:	4639      	mov	r1, r7
 800795c:	f7f9 f8d0 	bl	8000b00 <__aeabi_dcmple>
 8007960:	2800      	cmp	r0, #0
 8007962:	d06f      	beq.n	8007a44 <_strtod_l+0xa34>
 8007964:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007966:	2b00      	cmp	r3, #0
 8007968:	d17a      	bne.n	8007a60 <_strtod_l+0xa50>
 800796a:	f1ba 0f00 	cmp.w	sl, #0
 800796e:	d158      	bne.n	8007a22 <_strtod_l+0xa12>
 8007970:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007972:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007976:	2b00      	cmp	r3, #0
 8007978:	d15a      	bne.n	8007a30 <_strtod_l+0xa20>
 800797a:	4b64      	ldr	r3, [pc, #400]	@ (8007b0c <_strtod_l+0xafc>)
 800797c:	2200      	movs	r2, #0
 800797e:	4630      	mov	r0, r6
 8007980:	4639      	mov	r1, r7
 8007982:	f7f9 f8b3 	bl	8000aec <__aeabi_dcmplt>
 8007986:	2800      	cmp	r0, #0
 8007988:	d159      	bne.n	8007a3e <_strtod_l+0xa2e>
 800798a:	4630      	mov	r0, r6
 800798c:	4639      	mov	r1, r7
 800798e:	4b60      	ldr	r3, [pc, #384]	@ (8007b10 <_strtod_l+0xb00>)
 8007990:	2200      	movs	r2, #0
 8007992:	f7f8 fe39 	bl	8000608 <__aeabi_dmul>
 8007996:	4606      	mov	r6, r0
 8007998:	460f      	mov	r7, r1
 800799a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800799e:	9606      	str	r6, [sp, #24]
 80079a0:	9307      	str	r3, [sp, #28]
 80079a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80079a6:	4d57      	ldr	r5, [pc, #348]	@ (8007b04 <_strtod_l+0xaf4>)
 80079a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80079ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079ae:	401d      	ands	r5, r3
 80079b0:	4b58      	ldr	r3, [pc, #352]	@ (8007b14 <_strtod_l+0xb04>)
 80079b2:	429d      	cmp	r5, r3
 80079b4:	f040 80b2 	bne.w	8007b1c <_strtod_l+0xb0c>
 80079b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80079be:	ec4b ab10 	vmov	d0, sl, fp
 80079c2:	f001 faf3 	bl	8008fac <__ulp>
 80079c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80079ca:	ec51 0b10 	vmov	r0, r1, d0
 80079ce:	f7f8 fe1b 	bl	8000608 <__aeabi_dmul>
 80079d2:	4652      	mov	r2, sl
 80079d4:	465b      	mov	r3, fp
 80079d6:	f7f8 fc61 	bl	800029c <__adddf3>
 80079da:	460b      	mov	r3, r1
 80079dc:	4949      	ldr	r1, [pc, #292]	@ (8007b04 <_strtod_l+0xaf4>)
 80079de:	4a4e      	ldr	r2, [pc, #312]	@ (8007b18 <_strtod_l+0xb08>)
 80079e0:	4019      	ands	r1, r3
 80079e2:	4291      	cmp	r1, r2
 80079e4:	4682      	mov	sl, r0
 80079e6:	d942      	bls.n	8007a6e <_strtod_l+0xa5e>
 80079e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80079ea:	4b47      	ldr	r3, [pc, #284]	@ (8007b08 <_strtod_l+0xaf8>)
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d103      	bne.n	80079f8 <_strtod_l+0x9e8>
 80079f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80079f2:	3301      	adds	r3, #1
 80079f4:	f43f ad2f 	beq.w	8007456 <_strtod_l+0x446>
 80079f8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007b08 <_strtod_l+0xaf8>
 80079fc:	f04f 3aff 	mov.w	sl, #4294967295
 8007a00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a02:	9805      	ldr	r0, [sp, #20]
 8007a04:	f000 ffa6 	bl	8008954 <_Bfree>
 8007a08:	9805      	ldr	r0, [sp, #20]
 8007a0a:	4649      	mov	r1, r9
 8007a0c:	f000 ffa2 	bl	8008954 <_Bfree>
 8007a10:	9805      	ldr	r0, [sp, #20]
 8007a12:	4641      	mov	r1, r8
 8007a14:	f000 ff9e 	bl	8008954 <_Bfree>
 8007a18:	9805      	ldr	r0, [sp, #20]
 8007a1a:	4621      	mov	r1, r4
 8007a1c:	f000 ff9a 	bl	8008954 <_Bfree>
 8007a20:	e619      	b.n	8007656 <_strtod_l+0x646>
 8007a22:	f1ba 0f01 	cmp.w	sl, #1
 8007a26:	d103      	bne.n	8007a30 <_strtod_l+0xa20>
 8007a28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	f43f ada6 	beq.w	800757c <_strtod_l+0x56c>
 8007a30:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007ae0 <_strtod_l+0xad0>
 8007a34:	4f35      	ldr	r7, [pc, #212]	@ (8007b0c <_strtod_l+0xafc>)
 8007a36:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007a3a:	2600      	movs	r6, #0
 8007a3c:	e7b1      	b.n	80079a2 <_strtod_l+0x992>
 8007a3e:	4f34      	ldr	r7, [pc, #208]	@ (8007b10 <_strtod_l+0xb00>)
 8007a40:	2600      	movs	r6, #0
 8007a42:	e7aa      	b.n	800799a <_strtod_l+0x98a>
 8007a44:	4b32      	ldr	r3, [pc, #200]	@ (8007b10 <_strtod_l+0xb00>)
 8007a46:	4630      	mov	r0, r6
 8007a48:	4639      	mov	r1, r7
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f7f8 fddc 	bl	8000608 <__aeabi_dmul>
 8007a50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a52:	4606      	mov	r6, r0
 8007a54:	460f      	mov	r7, r1
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d09f      	beq.n	800799a <_strtod_l+0x98a>
 8007a5a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007a5e:	e7a0      	b.n	80079a2 <_strtod_l+0x992>
 8007a60:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007ae8 <_strtod_l+0xad8>
 8007a64:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007a68:	ec57 6b17 	vmov	r6, r7, d7
 8007a6c:	e799      	b.n	80079a2 <_strtod_l+0x992>
 8007a6e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007a72:	9b08      	ldr	r3, [sp, #32]
 8007a74:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1c1      	bne.n	8007a00 <_strtod_l+0x9f0>
 8007a7c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007a80:	0d1b      	lsrs	r3, r3, #20
 8007a82:	051b      	lsls	r3, r3, #20
 8007a84:	429d      	cmp	r5, r3
 8007a86:	d1bb      	bne.n	8007a00 <_strtod_l+0x9f0>
 8007a88:	4630      	mov	r0, r6
 8007a8a:	4639      	mov	r1, r7
 8007a8c:	f7f9 f8de 	bl	8000c4c <__aeabi_d2lz>
 8007a90:	f7f8 fd8c 	bl	80005ac <__aeabi_l2d>
 8007a94:	4602      	mov	r2, r0
 8007a96:	460b      	mov	r3, r1
 8007a98:	4630      	mov	r0, r6
 8007a9a:	4639      	mov	r1, r7
 8007a9c:	f7f8 fbfc 	bl	8000298 <__aeabi_dsub>
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007aa8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007aac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007aae:	ea46 060a 	orr.w	r6, r6, sl
 8007ab2:	431e      	orrs	r6, r3
 8007ab4:	d06f      	beq.n	8007b96 <_strtod_l+0xb86>
 8007ab6:	a30e      	add	r3, pc, #56	@ (adr r3, 8007af0 <_strtod_l+0xae0>)
 8007ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007abc:	f7f9 f816 	bl	8000aec <__aeabi_dcmplt>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	f47f acd3 	bne.w	800746c <_strtod_l+0x45c>
 8007ac6:	a30c      	add	r3, pc, #48	@ (adr r3, 8007af8 <_strtod_l+0xae8>)
 8007ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007acc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007ad0:	f7f9 f82a 	bl	8000b28 <__aeabi_dcmpgt>
 8007ad4:	2800      	cmp	r0, #0
 8007ad6:	d093      	beq.n	8007a00 <_strtod_l+0x9f0>
 8007ad8:	e4c8      	b.n	800746c <_strtod_l+0x45c>
 8007ada:	bf00      	nop
 8007adc:	f3af 8000 	nop.w
 8007ae0:	00000000 	.word	0x00000000
 8007ae4:	bff00000 	.word	0xbff00000
 8007ae8:	00000000 	.word	0x00000000
 8007aec:	3ff00000 	.word	0x3ff00000
 8007af0:	94a03595 	.word	0x94a03595
 8007af4:	3fdfffff 	.word	0x3fdfffff
 8007af8:	35afe535 	.word	0x35afe535
 8007afc:	3fe00000 	.word	0x3fe00000
 8007b00:	000fffff 	.word	0x000fffff
 8007b04:	7ff00000 	.word	0x7ff00000
 8007b08:	7fefffff 	.word	0x7fefffff
 8007b0c:	3ff00000 	.word	0x3ff00000
 8007b10:	3fe00000 	.word	0x3fe00000
 8007b14:	7fe00000 	.word	0x7fe00000
 8007b18:	7c9fffff 	.word	0x7c9fffff
 8007b1c:	9b08      	ldr	r3, [sp, #32]
 8007b1e:	b323      	cbz	r3, 8007b6a <_strtod_l+0xb5a>
 8007b20:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007b24:	d821      	bhi.n	8007b6a <_strtod_l+0xb5a>
 8007b26:	a328      	add	r3, pc, #160	@ (adr r3, 8007bc8 <_strtod_l+0xbb8>)
 8007b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b2c:	4630      	mov	r0, r6
 8007b2e:	4639      	mov	r1, r7
 8007b30:	f7f8 ffe6 	bl	8000b00 <__aeabi_dcmple>
 8007b34:	b1a0      	cbz	r0, 8007b60 <_strtod_l+0xb50>
 8007b36:	4639      	mov	r1, r7
 8007b38:	4630      	mov	r0, r6
 8007b3a:	f7f8 ffff 	bl	8000b3c <__aeabi_d2uiz>
 8007b3e:	2801      	cmp	r0, #1
 8007b40:	bf38      	it	cc
 8007b42:	2001      	movcc	r0, #1
 8007b44:	f7f8 fce6 	bl	8000514 <__aeabi_ui2d>
 8007b48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b4a:	4606      	mov	r6, r0
 8007b4c:	460f      	mov	r7, r1
 8007b4e:	b9fb      	cbnz	r3, 8007b90 <_strtod_l+0xb80>
 8007b50:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007b54:	9014      	str	r0, [sp, #80]	@ 0x50
 8007b56:	9315      	str	r3, [sp, #84]	@ 0x54
 8007b58:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007b5c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007b60:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007b62:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007b66:	1b5b      	subs	r3, r3, r5
 8007b68:	9311      	str	r3, [sp, #68]	@ 0x44
 8007b6a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007b6e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007b72:	f001 fa1b 	bl	8008fac <__ulp>
 8007b76:	4650      	mov	r0, sl
 8007b78:	ec53 2b10 	vmov	r2, r3, d0
 8007b7c:	4659      	mov	r1, fp
 8007b7e:	f7f8 fd43 	bl	8000608 <__aeabi_dmul>
 8007b82:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007b86:	f7f8 fb89 	bl	800029c <__adddf3>
 8007b8a:	4682      	mov	sl, r0
 8007b8c:	468b      	mov	fp, r1
 8007b8e:	e770      	b.n	8007a72 <_strtod_l+0xa62>
 8007b90:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007b94:	e7e0      	b.n	8007b58 <_strtod_l+0xb48>
 8007b96:	a30e      	add	r3, pc, #56	@ (adr r3, 8007bd0 <_strtod_l+0xbc0>)
 8007b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b9c:	f7f8 ffa6 	bl	8000aec <__aeabi_dcmplt>
 8007ba0:	e798      	b.n	8007ad4 <_strtod_l+0xac4>
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	930e      	str	r3, [sp, #56]	@ 0x38
 8007ba6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007ba8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007baa:	6013      	str	r3, [r2, #0]
 8007bac:	f7ff ba6d 	b.w	800708a <_strtod_l+0x7a>
 8007bb0:	2a65      	cmp	r2, #101	@ 0x65
 8007bb2:	f43f ab68 	beq.w	8007286 <_strtod_l+0x276>
 8007bb6:	2a45      	cmp	r2, #69	@ 0x45
 8007bb8:	f43f ab65 	beq.w	8007286 <_strtod_l+0x276>
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	f7ff bba0 	b.w	8007302 <_strtod_l+0x2f2>
 8007bc2:	bf00      	nop
 8007bc4:	f3af 8000 	nop.w
 8007bc8:	ffc00000 	.word	0xffc00000
 8007bcc:	41dfffff 	.word	0x41dfffff
 8007bd0:	94a03595 	.word	0x94a03595
 8007bd4:	3fcfffff 	.word	0x3fcfffff

08007bd8 <strtod>:
 8007bd8:	460a      	mov	r2, r1
 8007bda:	4601      	mov	r1, r0
 8007bdc:	4802      	ldr	r0, [pc, #8]	@ (8007be8 <strtod+0x10>)
 8007bde:	4b03      	ldr	r3, [pc, #12]	@ (8007bec <strtod+0x14>)
 8007be0:	6800      	ldr	r0, [r0, #0]
 8007be2:	f7ff ba15 	b.w	8007010 <_strtod_l>
 8007be6:	bf00      	nop
 8007be8:	20000184 	.word	0x20000184
 8007bec:	20000018 	.word	0x20000018

08007bf0 <std>:
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	b510      	push	{r4, lr}
 8007bf4:	4604      	mov	r4, r0
 8007bf6:	e9c0 3300 	strd	r3, r3, [r0]
 8007bfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007bfe:	6083      	str	r3, [r0, #8]
 8007c00:	8181      	strh	r1, [r0, #12]
 8007c02:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c04:	81c2      	strh	r2, [r0, #14]
 8007c06:	6183      	str	r3, [r0, #24]
 8007c08:	4619      	mov	r1, r3
 8007c0a:	2208      	movs	r2, #8
 8007c0c:	305c      	adds	r0, #92	@ 0x5c
 8007c0e:	f000 f8f4 	bl	8007dfa <memset>
 8007c12:	4b0d      	ldr	r3, [pc, #52]	@ (8007c48 <std+0x58>)
 8007c14:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c16:	4b0d      	ldr	r3, [pc, #52]	@ (8007c4c <std+0x5c>)
 8007c18:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c50 <std+0x60>)
 8007c1c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007c54 <std+0x64>)
 8007c20:	6323      	str	r3, [r4, #48]	@ 0x30
 8007c22:	4b0d      	ldr	r3, [pc, #52]	@ (8007c58 <std+0x68>)
 8007c24:	6224      	str	r4, [r4, #32]
 8007c26:	429c      	cmp	r4, r3
 8007c28:	d006      	beq.n	8007c38 <std+0x48>
 8007c2a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007c2e:	4294      	cmp	r4, r2
 8007c30:	d002      	beq.n	8007c38 <std+0x48>
 8007c32:	33d0      	adds	r3, #208	@ 0xd0
 8007c34:	429c      	cmp	r4, r3
 8007c36:	d105      	bne.n	8007c44 <std+0x54>
 8007c38:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c40:	f000 b9c2 	b.w	8007fc8 <__retarget_lock_init_recursive>
 8007c44:	bd10      	pop	{r4, pc}
 8007c46:	bf00      	nop
 8007c48:	08007d75 	.word	0x08007d75
 8007c4c:	08007d97 	.word	0x08007d97
 8007c50:	08007dcf 	.word	0x08007dcf
 8007c54:	08007df3 	.word	0x08007df3
 8007c58:	20000710 	.word	0x20000710

08007c5c <stdio_exit_handler>:
 8007c5c:	4a02      	ldr	r2, [pc, #8]	@ (8007c68 <stdio_exit_handler+0xc>)
 8007c5e:	4903      	ldr	r1, [pc, #12]	@ (8007c6c <stdio_exit_handler+0x10>)
 8007c60:	4803      	ldr	r0, [pc, #12]	@ (8007c70 <stdio_exit_handler+0x14>)
 8007c62:	f000 b869 	b.w	8007d38 <_fwalk_sglue>
 8007c66:	bf00      	nop
 8007c68:	2000000c 	.word	0x2000000c
 8007c6c:	0800934d 	.word	0x0800934d
 8007c70:	20000188 	.word	0x20000188

08007c74 <cleanup_stdio>:
 8007c74:	6841      	ldr	r1, [r0, #4]
 8007c76:	4b0c      	ldr	r3, [pc, #48]	@ (8007ca8 <cleanup_stdio+0x34>)
 8007c78:	4299      	cmp	r1, r3
 8007c7a:	b510      	push	{r4, lr}
 8007c7c:	4604      	mov	r4, r0
 8007c7e:	d001      	beq.n	8007c84 <cleanup_stdio+0x10>
 8007c80:	f001 fb64 	bl	800934c <_fflush_r>
 8007c84:	68a1      	ldr	r1, [r4, #8]
 8007c86:	4b09      	ldr	r3, [pc, #36]	@ (8007cac <cleanup_stdio+0x38>)
 8007c88:	4299      	cmp	r1, r3
 8007c8a:	d002      	beq.n	8007c92 <cleanup_stdio+0x1e>
 8007c8c:	4620      	mov	r0, r4
 8007c8e:	f001 fb5d 	bl	800934c <_fflush_r>
 8007c92:	68e1      	ldr	r1, [r4, #12]
 8007c94:	4b06      	ldr	r3, [pc, #24]	@ (8007cb0 <cleanup_stdio+0x3c>)
 8007c96:	4299      	cmp	r1, r3
 8007c98:	d004      	beq.n	8007ca4 <cleanup_stdio+0x30>
 8007c9a:	4620      	mov	r0, r4
 8007c9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ca0:	f001 bb54 	b.w	800934c <_fflush_r>
 8007ca4:	bd10      	pop	{r4, pc}
 8007ca6:	bf00      	nop
 8007ca8:	20000710 	.word	0x20000710
 8007cac:	20000778 	.word	0x20000778
 8007cb0:	200007e0 	.word	0x200007e0

08007cb4 <global_stdio_init.part.0>:
 8007cb4:	b510      	push	{r4, lr}
 8007cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8007ce4 <global_stdio_init.part.0+0x30>)
 8007cb8:	4c0b      	ldr	r4, [pc, #44]	@ (8007ce8 <global_stdio_init.part.0+0x34>)
 8007cba:	4a0c      	ldr	r2, [pc, #48]	@ (8007cec <global_stdio_init.part.0+0x38>)
 8007cbc:	601a      	str	r2, [r3, #0]
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	2104      	movs	r1, #4
 8007cc4:	f7ff ff94 	bl	8007bf0 <std>
 8007cc8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007ccc:	2201      	movs	r2, #1
 8007cce:	2109      	movs	r1, #9
 8007cd0:	f7ff ff8e 	bl	8007bf0 <std>
 8007cd4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007cd8:	2202      	movs	r2, #2
 8007cda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cde:	2112      	movs	r1, #18
 8007ce0:	f7ff bf86 	b.w	8007bf0 <std>
 8007ce4:	20000848 	.word	0x20000848
 8007ce8:	20000710 	.word	0x20000710
 8007cec:	08007c5d 	.word	0x08007c5d

08007cf0 <__sfp_lock_acquire>:
 8007cf0:	4801      	ldr	r0, [pc, #4]	@ (8007cf8 <__sfp_lock_acquire+0x8>)
 8007cf2:	f000 b96a 	b.w	8007fca <__retarget_lock_acquire_recursive>
 8007cf6:	bf00      	nop
 8007cf8:	20000851 	.word	0x20000851

08007cfc <__sfp_lock_release>:
 8007cfc:	4801      	ldr	r0, [pc, #4]	@ (8007d04 <__sfp_lock_release+0x8>)
 8007cfe:	f000 b965 	b.w	8007fcc <__retarget_lock_release_recursive>
 8007d02:	bf00      	nop
 8007d04:	20000851 	.word	0x20000851

08007d08 <__sinit>:
 8007d08:	b510      	push	{r4, lr}
 8007d0a:	4604      	mov	r4, r0
 8007d0c:	f7ff fff0 	bl	8007cf0 <__sfp_lock_acquire>
 8007d10:	6a23      	ldr	r3, [r4, #32]
 8007d12:	b11b      	cbz	r3, 8007d1c <__sinit+0x14>
 8007d14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d18:	f7ff bff0 	b.w	8007cfc <__sfp_lock_release>
 8007d1c:	4b04      	ldr	r3, [pc, #16]	@ (8007d30 <__sinit+0x28>)
 8007d1e:	6223      	str	r3, [r4, #32]
 8007d20:	4b04      	ldr	r3, [pc, #16]	@ (8007d34 <__sinit+0x2c>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d1f5      	bne.n	8007d14 <__sinit+0xc>
 8007d28:	f7ff ffc4 	bl	8007cb4 <global_stdio_init.part.0>
 8007d2c:	e7f2      	b.n	8007d14 <__sinit+0xc>
 8007d2e:	bf00      	nop
 8007d30:	08007c75 	.word	0x08007c75
 8007d34:	20000848 	.word	0x20000848

08007d38 <_fwalk_sglue>:
 8007d38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d3c:	4607      	mov	r7, r0
 8007d3e:	4688      	mov	r8, r1
 8007d40:	4614      	mov	r4, r2
 8007d42:	2600      	movs	r6, #0
 8007d44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d48:	f1b9 0901 	subs.w	r9, r9, #1
 8007d4c:	d505      	bpl.n	8007d5a <_fwalk_sglue+0x22>
 8007d4e:	6824      	ldr	r4, [r4, #0]
 8007d50:	2c00      	cmp	r4, #0
 8007d52:	d1f7      	bne.n	8007d44 <_fwalk_sglue+0xc>
 8007d54:	4630      	mov	r0, r6
 8007d56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d5a:	89ab      	ldrh	r3, [r5, #12]
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	d907      	bls.n	8007d70 <_fwalk_sglue+0x38>
 8007d60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d64:	3301      	adds	r3, #1
 8007d66:	d003      	beq.n	8007d70 <_fwalk_sglue+0x38>
 8007d68:	4629      	mov	r1, r5
 8007d6a:	4638      	mov	r0, r7
 8007d6c:	47c0      	blx	r8
 8007d6e:	4306      	orrs	r6, r0
 8007d70:	3568      	adds	r5, #104	@ 0x68
 8007d72:	e7e9      	b.n	8007d48 <_fwalk_sglue+0x10>

08007d74 <__sread>:
 8007d74:	b510      	push	{r4, lr}
 8007d76:	460c      	mov	r4, r1
 8007d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d7c:	f000 f8d6 	bl	8007f2c <_read_r>
 8007d80:	2800      	cmp	r0, #0
 8007d82:	bfab      	itete	ge
 8007d84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007d86:	89a3      	ldrhlt	r3, [r4, #12]
 8007d88:	181b      	addge	r3, r3, r0
 8007d8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d8e:	bfac      	ite	ge
 8007d90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d92:	81a3      	strhlt	r3, [r4, #12]
 8007d94:	bd10      	pop	{r4, pc}

08007d96 <__swrite>:
 8007d96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d9a:	461f      	mov	r7, r3
 8007d9c:	898b      	ldrh	r3, [r1, #12]
 8007d9e:	05db      	lsls	r3, r3, #23
 8007da0:	4605      	mov	r5, r0
 8007da2:	460c      	mov	r4, r1
 8007da4:	4616      	mov	r6, r2
 8007da6:	d505      	bpl.n	8007db4 <__swrite+0x1e>
 8007da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dac:	2302      	movs	r3, #2
 8007dae:	2200      	movs	r2, #0
 8007db0:	f000 f8aa 	bl	8007f08 <_lseek_r>
 8007db4:	89a3      	ldrh	r3, [r4, #12]
 8007db6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007dba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007dbe:	81a3      	strh	r3, [r4, #12]
 8007dc0:	4632      	mov	r2, r6
 8007dc2:	463b      	mov	r3, r7
 8007dc4:	4628      	mov	r0, r5
 8007dc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007dca:	f000 b8c1 	b.w	8007f50 <_write_r>

08007dce <__sseek>:
 8007dce:	b510      	push	{r4, lr}
 8007dd0:	460c      	mov	r4, r1
 8007dd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dd6:	f000 f897 	bl	8007f08 <_lseek_r>
 8007dda:	1c43      	adds	r3, r0, #1
 8007ddc:	89a3      	ldrh	r3, [r4, #12]
 8007dde:	bf15      	itete	ne
 8007de0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007de2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007de6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007dea:	81a3      	strheq	r3, [r4, #12]
 8007dec:	bf18      	it	ne
 8007dee:	81a3      	strhne	r3, [r4, #12]
 8007df0:	bd10      	pop	{r4, pc}

08007df2 <__sclose>:
 8007df2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007df6:	f000 b877 	b.w	8007ee8 <_close_r>

08007dfa <memset>:
 8007dfa:	4402      	add	r2, r0
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d100      	bne.n	8007e04 <memset+0xa>
 8007e02:	4770      	bx	lr
 8007e04:	f803 1b01 	strb.w	r1, [r3], #1
 8007e08:	e7f9      	b.n	8007dfe <memset+0x4>

08007e0a <strncmp>:
 8007e0a:	b510      	push	{r4, lr}
 8007e0c:	b16a      	cbz	r2, 8007e2a <strncmp+0x20>
 8007e0e:	3901      	subs	r1, #1
 8007e10:	1884      	adds	r4, r0, r2
 8007e12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e16:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d103      	bne.n	8007e26 <strncmp+0x1c>
 8007e1e:	42a0      	cmp	r0, r4
 8007e20:	d001      	beq.n	8007e26 <strncmp+0x1c>
 8007e22:	2a00      	cmp	r2, #0
 8007e24:	d1f5      	bne.n	8007e12 <strncmp+0x8>
 8007e26:	1ad0      	subs	r0, r2, r3
 8007e28:	bd10      	pop	{r4, pc}
 8007e2a:	4610      	mov	r0, r2
 8007e2c:	e7fc      	b.n	8007e28 <strncmp+0x1e>
	...

08007e30 <strtok>:
 8007e30:	4b16      	ldr	r3, [pc, #88]	@ (8007e8c <strtok+0x5c>)
 8007e32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e36:	681f      	ldr	r7, [r3, #0]
 8007e38:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8007e3a:	4605      	mov	r5, r0
 8007e3c:	460e      	mov	r6, r1
 8007e3e:	b9ec      	cbnz	r4, 8007e7c <strtok+0x4c>
 8007e40:	2050      	movs	r0, #80	@ 0x50
 8007e42:	f000 fc7f 	bl	8008744 <malloc>
 8007e46:	4602      	mov	r2, r0
 8007e48:	6478      	str	r0, [r7, #68]	@ 0x44
 8007e4a:	b920      	cbnz	r0, 8007e56 <strtok+0x26>
 8007e4c:	4b10      	ldr	r3, [pc, #64]	@ (8007e90 <strtok+0x60>)
 8007e4e:	4811      	ldr	r0, [pc, #68]	@ (8007e94 <strtok+0x64>)
 8007e50:	215b      	movs	r1, #91	@ 0x5b
 8007e52:	f000 f8d5 	bl	8008000 <__assert_func>
 8007e56:	e9c0 4400 	strd	r4, r4, [r0]
 8007e5a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007e5e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007e62:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8007e66:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8007e6a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8007e6e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8007e72:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8007e76:	6184      	str	r4, [r0, #24]
 8007e78:	7704      	strb	r4, [r0, #28]
 8007e7a:	6244      	str	r4, [r0, #36]	@ 0x24
 8007e7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e7e:	4631      	mov	r1, r6
 8007e80:	4628      	mov	r0, r5
 8007e82:	2301      	movs	r3, #1
 8007e84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e88:	f000 b806 	b.w	8007e98 <__strtok_r>
 8007e8c:	20000184 	.word	0x20000184
 8007e90:	08009d2a 	.word	0x08009d2a
 8007e94:	08009d41 	.word	0x08009d41

08007e98 <__strtok_r>:
 8007e98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e9a:	4604      	mov	r4, r0
 8007e9c:	b908      	cbnz	r0, 8007ea2 <__strtok_r+0xa>
 8007e9e:	6814      	ldr	r4, [r2, #0]
 8007ea0:	b144      	cbz	r4, 8007eb4 <__strtok_r+0x1c>
 8007ea2:	4620      	mov	r0, r4
 8007ea4:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007ea8:	460f      	mov	r7, r1
 8007eaa:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007eae:	b91e      	cbnz	r6, 8007eb8 <__strtok_r+0x20>
 8007eb0:	b965      	cbnz	r5, 8007ecc <__strtok_r+0x34>
 8007eb2:	6015      	str	r5, [r2, #0]
 8007eb4:	2000      	movs	r0, #0
 8007eb6:	e005      	b.n	8007ec4 <__strtok_r+0x2c>
 8007eb8:	42b5      	cmp	r5, r6
 8007eba:	d1f6      	bne.n	8007eaa <__strtok_r+0x12>
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1f0      	bne.n	8007ea2 <__strtok_r+0xa>
 8007ec0:	6014      	str	r4, [r2, #0]
 8007ec2:	7003      	strb	r3, [r0, #0]
 8007ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ec6:	461c      	mov	r4, r3
 8007ec8:	e00c      	b.n	8007ee4 <__strtok_r+0x4c>
 8007eca:	b91d      	cbnz	r5, 8007ed4 <__strtok_r+0x3c>
 8007ecc:	4627      	mov	r7, r4
 8007ece:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007ed2:	460e      	mov	r6, r1
 8007ed4:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007ed8:	42ab      	cmp	r3, r5
 8007eda:	d1f6      	bne.n	8007eca <__strtok_r+0x32>
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d0f2      	beq.n	8007ec6 <__strtok_r+0x2e>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	703b      	strb	r3, [r7, #0]
 8007ee4:	6014      	str	r4, [r2, #0]
 8007ee6:	e7ed      	b.n	8007ec4 <__strtok_r+0x2c>

08007ee8 <_close_r>:
 8007ee8:	b538      	push	{r3, r4, r5, lr}
 8007eea:	4d06      	ldr	r5, [pc, #24]	@ (8007f04 <_close_r+0x1c>)
 8007eec:	2300      	movs	r3, #0
 8007eee:	4604      	mov	r4, r0
 8007ef0:	4608      	mov	r0, r1
 8007ef2:	602b      	str	r3, [r5, #0]
 8007ef4:	f7fa fd48 	bl	8002988 <_close>
 8007ef8:	1c43      	adds	r3, r0, #1
 8007efa:	d102      	bne.n	8007f02 <_close_r+0x1a>
 8007efc:	682b      	ldr	r3, [r5, #0]
 8007efe:	b103      	cbz	r3, 8007f02 <_close_r+0x1a>
 8007f00:	6023      	str	r3, [r4, #0]
 8007f02:	bd38      	pop	{r3, r4, r5, pc}
 8007f04:	2000084c 	.word	0x2000084c

08007f08 <_lseek_r>:
 8007f08:	b538      	push	{r3, r4, r5, lr}
 8007f0a:	4d07      	ldr	r5, [pc, #28]	@ (8007f28 <_lseek_r+0x20>)
 8007f0c:	4604      	mov	r4, r0
 8007f0e:	4608      	mov	r0, r1
 8007f10:	4611      	mov	r1, r2
 8007f12:	2200      	movs	r2, #0
 8007f14:	602a      	str	r2, [r5, #0]
 8007f16:	461a      	mov	r2, r3
 8007f18:	f7fa fd5d 	bl	80029d6 <_lseek>
 8007f1c:	1c43      	adds	r3, r0, #1
 8007f1e:	d102      	bne.n	8007f26 <_lseek_r+0x1e>
 8007f20:	682b      	ldr	r3, [r5, #0]
 8007f22:	b103      	cbz	r3, 8007f26 <_lseek_r+0x1e>
 8007f24:	6023      	str	r3, [r4, #0]
 8007f26:	bd38      	pop	{r3, r4, r5, pc}
 8007f28:	2000084c 	.word	0x2000084c

08007f2c <_read_r>:
 8007f2c:	b538      	push	{r3, r4, r5, lr}
 8007f2e:	4d07      	ldr	r5, [pc, #28]	@ (8007f4c <_read_r+0x20>)
 8007f30:	4604      	mov	r4, r0
 8007f32:	4608      	mov	r0, r1
 8007f34:	4611      	mov	r1, r2
 8007f36:	2200      	movs	r2, #0
 8007f38:	602a      	str	r2, [r5, #0]
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	f7fa fceb 	bl	8002916 <_read>
 8007f40:	1c43      	adds	r3, r0, #1
 8007f42:	d102      	bne.n	8007f4a <_read_r+0x1e>
 8007f44:	682b      	ldr	r3, [r5, #0]
 8007f46:	b103      	cbz	r3, 8007f4a <_read_r+0x1e>
 8007f48:	6023      	str	r3, [r4, #0]
 8007f4a:	bd38      	pop	{r3, r4, r5, pc}
 8007f4c:	2000084c 	.word	0x2000084c

08007f50 <_write_r>:
 8007f50:	b538      	push	{r3, r4, r5, lr}
 8007f52:	4d07      	ldr	r5, [pc, #28]	@ (8007f70 <_write_r+0x20>)
 8007f54:	4604      	mov	r4, r0
 8007f56:	4608      	mov	r0, r1
 8007f58:	4611      	mov	r1, r2
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	602a      	str	r2, [r5, #0]
 8007f5e:	461a      	mov	r2, r3
 8007f60:	f7fa fcf6 	bl	8002950 <_write>
 8007f64:	1c43      	adds	r3, r0, #1
 8007f66:	d102      	bne.n	8007f6e <_write_r+0x1e>
 8007f68:	682b      	ldr	r3, [r5, #0]
 8007f6a:	b103      	cbz	r3, 8007f6e <_write_r+0x1e>
 8007f6c:	6023      	str	r3, [r4, #0]
 8007f6e:	bd38      	pop	{r3, r4, r5, pc}
 8007f70:	2000084c 	.word	0x2000084c

08007f74 <__errno>:
 8007f74:	4b01      	ldr	r3, [pc, #4]	@ (8007f7c <__errno+0x8>)
 8007f76:	6818      	ldr	r0, [r3, #0]
 8007f78:	4770      	bx	lr
 8007f7a:	bf00      	nop
 8007f7c:	20000184 	.word	0x20000184

08007f80 <__libc_init_array>:
 8007f80:	b570      	push	{r4, r5, r6, lr}
 8007f82:	4d0d      	ldr	r5, [pc, #52]	@ (8007fb8 <__libc_init_array+0x38>)
 8007f84:	4c0d      	ldr	r4, [pc, #52]	@ (8007fbc <__libc_init_array+0x3c>)
 8007f86:	1b64      	subs	r4, r4, r5
 8007f88:	10a4      	asrs	r4, r4, #2
 8007f8a:	2600      	movs	r6, #0
 8007f8c:	42a6      	cmp	r6, r4
 8007f8e:	d109      	bne.n	8007fa4 <__libc_init_array+0x24>
 8007f90:	4d0b      	ldr	r5, [pc, #44]	@ (8007fc0 <__libc_init_array+0x40>)
 8007f92:	4c0c      	ldr	r4, [pc, #48]	@ (8007fc4 <__libc_init_array+0x44>)
 8007f94:	f001 fea2 	bl	8009cdc <_init>
 8007f98:	1b64      	subs	r4, r4, r5
 8007f9a:	10a4      	asrs	r4, r4, #2
 8007f9c:	2600      	movs	r6, #0
 8007f9e:	42a6      	cmp	r6, r4
 8007fa0:	d105      	bne.n	8007fae <__libc_init_array+0x2e>
 8007fa2:	bd70      	pop	{r4, r5, r6, pc}
 8007fa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fa8:	4798      	blx	r3
 8007faa:	3601      	adds	r6, #1
 8007fac:	e7ee      	b.n	8007f8c <__libc_init_array+0xc>
 8007fae:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fb2:	4798      	blx	r3
 8007fb4:	3601      	adds	r6, #1
 8007fb6:	e7f2      	b.n	8007f9e <__libc_init_array+0x1e>
 8007fb8:	0800a13c 	.word	0x0800a13c
 8007fbc:	0800a13c 	.word	0x0800a13c
 8007fc0:	0800a13c 	.word	0x0800a13c
 8007fc4:	0800a140 	.word	0x0800a140

08007fc8 <__retarget_lock_init_recursive>:
 8007fc8:	4770      	bx	lr

08007fca <__retarget_lock_acquire_recursive>:
 8007fca:	4770      	bx	lr

08007fcc <__retarget_lock_release_recursive>:
 8007fcc:	4770      	bx	lr

08007fce <memcpy>:
 8007fce:	440a      	add	r2, r1
 8007fd0:	4291      	cmp	r1, r2
 8007fd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8007fd6:	d100      	bne.n	8007fda <memcpy+0xc>
 8007fd8:	4770      	bx	lr
 8007fda:	b510      	push	{r4, lr}
 8007fdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fe0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007fe4:	4291      	cmp	r1, r2
 8007fe6:	d1f9      	bne.n	8007fdc <memcpy+0xe>
 8007fe8:	bd10      	pop	{r4, pc}
 8007fea:	0000      	movs	r0, r0
 8007fec:	0000      	movs	r0, r0
	...

08007ff0 <nan>:
 8007ff0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007ff8 <nan+0x8>
 8007ff4:	4770      	bx	lr
 8007ff6:	bf00      	nop
 8007ff8:	00000000 	.word	0x00000000
 8007ffc:	7ff80000 	.word	0x7ff80000

08008000 <__assert_func>:
 8008000:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008002:	4614      	mov	r4, r2
 8008004:	461a      	mov	r2, r3
 8008006:	4b09      	ldr	r3, [pc, #36]	@ (800802c <__assert_func+0x2c>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4605      	mov	r5, r0
 800800c:	68d8      	ldr	r0, [r3, #12]
 800800e:	b14c      	cbz	r4, 8008024 <__assert_func+0x24>
 8008010:	4b07      	ldr	r3, [pc, #28]	@ (8008030 <__assert_func+0x30>)
 8008012:	9100      	str	r1, [sp, #0]
 8008014:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008018:	4906      	ldr	r1, [pc, #24]	@ (8008034 <__assert_func+0x34>)
 800801a:	462b      	mov	r3, r5
 800801c:	f001 f9be 	bl	800939c <fiprintf>
 8008020:	f001 f9de 	bl	80093e0 <abort>
 8008024:	4b04      	ldr	r3, [pc, #16]	@ (8008038 <__assert_func+0x38>)
 8008026:	461c      	mov	r4, r3
 8008028:	e7f3      	b.n	8008012 <__assert_func+0x12>
 800802a:	bf00      	nop
 800802c:	20000184 	.word	0x20000184
 8008030:	08009da3 	.word	0x08009da3
 8008034:	08009db0 	.word	0x08009db0
 8008038:	08009dde 	.word	0x08009dde

0800803c <_free_r>:
 800803c:	b538      	push	{r3, r4, r5, lr}
 800803e:	4605      	mov	r5, r0
 8008040:	2900      	cmp	r1, #0
 8008042:	d041      	beq.n	80080c8 <_free_r+0x8c>
 8008044:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008048:	1f0c      	subs	r4, r1, #4
 800804a:	2b00      	cmp	r3, #0
 800804c:	bfb8      	it	lt
 800804e:	18e4      	addlt	r4, r4, r3
 8008050:	f000 fc34 	bl	80088bc <__malloc_lock>
 8008054:	4a1d      	ldr	r2, [pc, #116]	@ (80080cc <_free_r+0x90>)
 8008056:	6813      	ldr	r3, [r2, #0]
 8008058:	b933      	cbnz	r3, 8008068 <_free_r+0x2c>
 800805a:	6063      	str	r3, [r4, #4]
 800805c:	6014      	str	r4, [r2, #0]
 800805e:	4628      	mov	r0, r5
 8008060:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008064:	f000 bc30 	b.w	80088c8 <__malloc_unlock>
 8008068:	42a3      	cmp	r3, r4
 800806a:	d908      	bls.n	800807e <_free_r+0x42>
 800806c:	6820      	ldr	r0, [r4, #0]
 800806e:	1821      	adds	r1, r4, r0
 8008070:	428b      	cmp	r3, r1
 8008072:	bf01      	itttt	eq
 8008074:	6819      	ldreq	r1, [r3, #0]
 8008076:	685b      	ldreq	r3, [r3, #4]
 8008078:	1809      	addeq	r1, r1, r0
 800807a:	6021      	streq	r1, [r4, #0]
 800807c:	e7ed      	b.n	800805a <_free_r+0x1e>
 800807e:	461a      	mov	r2, r3
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	b10b      	cbz	r3, 8008088 <_free_r+0x4c>
 8008084:	42a3      	cmp	r3, r4
 8008086:	d9fa      	bls.n	800807e <_free_r+0x42>
 8008088:	6811      	ldr	r1, [r2, #0]
 800808a:	1850      	adds	r0, r2, r1
 800808c:	42a0      	cmp	r0, r4
 800808e:	d10b      	bne.n	80080a8 <_free_r+0x6c>
 8008090:	6820      	ldr	r0, [r4, #0]
 8008092:	4401      	add	r1, r0
 8008094:	1850      	adds	r0, r2, r1
 8008096:	4283      	cmp	r3, r0
 8008098:	6011      	str	r1, [r2, #0]
 800809a:	d1e0      	bne.n	800805e <_free_r+0x22>
 800809c:	6818      	ldr	r0, [r3, #0]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	6053      	str	r3, [r2, #4]
 80080a2:	4408      	add	r0, r1
 80080a4:	6010      	str	r0, [r2, #0]
 80080a6:	e7da      	b.n	800805e <_free_r+0x22>
 80080a8:	d902      	bls.n	80080b0 <_free_r+0x74>
 80080aa:	230c      	movs	r3, #12
 80080ac:	602b      	str	r3, [r5, #0]
 80080ae:	e7d6      	b.n	800805e <_free_r+0x22>
 80080b0:	6820      	ldr	r0, [r4, #0]
 80080b2:	1821      	adds	r1, r4, r0
 80080b4:	428b      	cmp	r3, r1
 80080b6:	bf04      	itt	eq
 80080b8:	6819      	ldreq	r1, [r3, #0]
 80080ba:	685b      	ldreq	r3, [r3, #4]
 80080bc:	6063      	str	r3, [r4, #4]
 80080be:	bf04      	itt	eq
 80080c0:	1809      	addeq	r1, r1, r0
 80080c2:	6021      	streq	r1, [r4, #0]
 80080c4:	6054      	str	r4, [r2, #4]
 80080c6:	e7ca      	b.n	800805e <_free_r+0x22>
 80080c8:	bd38      	pop	{r3, r4, r5, pc}
 80080ca:	bf00      	nop
 80080cc:	20000858 	.word	0x20000858

080080d0 <rshift>:
 80080d0:	6903      	ldr	r3, [r0, #16]
 80080d2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80080d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80080da:	ea4f 1261 	mov.w	r2, r1, asr #5
 80080de:	f100 0414 	add.w	r4, r0, #20
 80080e2:	dd45      	ble.n	8008170 <rshift+0xa0>
 80080e4:	f011 011f 	ands.w	r1, r1, #31
 80080e8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80080ec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80080f0:	d10c      	bne.n	800810c <rshift+0x3c>
 80080f2:	f100 0710 	add.w	r7, r0, #16
 80080f6:	4629      	mov	r1, r5
 80080f8:	42b1      	cmp	r1, r6
 80080fa:	d334      	bcc.n	8008166 <rshift+0x96>
 80080fc:	1a9b      	subs	r3, r3, r2
 80080fe:	009b      	lsls	r3, r3, #2
 8008100:	1eea      	subs	r2, r5, #3
 8008102:	4296      	cmp	r6, r2
 8008104:	bf38      	it	cc
 8008106:	2300      	movcc	r3, #0
 8008108:	4423      	add	r3, r4
 800810a:	e015      	b.n	8008138 <rshift+0x68>
 800810c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008110:	f1c1 0820 	rsb	r8, r1, #32
 8008114:	40cf      	lsrs	r7, r1
 8008116:	f105 0e04 	add.w	lr, r5, #4
 800811a:	46a1      	mov	r9, r4
 800811c:	4576      	cmp	r6, lr
 800811e:	46f4      	mov	ip, lr
 8008120:	d815      	bhi.n	800814e <rshift+0x7e>
 8008122:	1a9a      	subs	r2, r3, r2
 8008124:	0092      	lsls	r2, r2, #2
 8008126:	3a04      	subs	r2, #4
 8008128:	3501      	adds	r5, #1
 800812a:	42ae      	cmp	r6, r5
 800812c:	bf38      	it	cc
 800812e:	2200      	movcc	r2, #0
 8008130:	18a3      	adds	r3, r4, r2
 8008132:	50a7      	str	r7, [r4, r2]
 8008134:	b107      	cbz	r7, 8008138 <rshift+0x68>
 8008136:	3304      	adds	r3, #4
 8008138:	1b1a      	subs	r2, r3, r4
 800813a:	42a3      	cmp	r3, r4
 800813c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008140:	bf08      	it	eq
 8008142:	2300      	moveq	r3, #0
 8008144:	6102      	str	r2, [r0, #16]
 8008146:	bf08      	it	eq
 8008148:	6143      	streq	r3, [r0, #20]
 800814a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800814e:	f8dc c000 	ldr.w	ip, [ip]
 8008152:	fa0c fc08 	lsl.w	ip, ip, r8
 8008156:	ea4c 0707 	orr.w	r7, ip, r7
 800815a:	f849 7b04 	str.w	r7, [r9], #4
 800815e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008162:	40cf      	lsrs	r7, r1
 8008164:	e7da      	b.n	800811c <rshift+0x4c>
 8008166:	f851 cb04 	ldr.w	ip, [r1], #4
 800816a:	f847 cf04 	str.w	ip, [r7, #4]!
 800816e:	e7c3      	b.n	80080f8 <rshift+0x28>
 8008170:	4623      	mov	r3, r4
 8008172:	e7e1      	b.n	8008138 <rshift+0x68>

08008174 <__hexdig_fun>:
 8008174:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008178:	2b09      	cmp	r3, #9
 800817a:	d802      	bhi.n	8008182 <__hexdig_fun+0xe>
 800817c:	3820      	subs	r0, #32
 800817e:	b2c0      	uxtb	r0, r0
 8008180:	4770      	bx	lr
 8008182:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008186:	2b05      	cmp	r3, #5
 8008188:	d801      	bhi.n	800818e <__hexdig_fun+0x1a>
 800818a:	3847      	subs	r0, #71	@ 0x47
 800818c:	e7f7      	b.n	800817e <__hexdig_fun+0xa>
 800818e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008192:	2b05      	cmp	r3, #5
 8008194:	d801      	bhi.n	800819a <__hexdig_fun+0x26>
 8008196:	3827      	subs	r0, #39	@ 0x27
 8008198:	e7f1      	b.n	800817e <__hexdig_fun+0xa>
 800819a:	2000      	movs	r0, #0
 800819c:	4770      	bx	lr
	...

080081a0 <__gethex>:
 80081a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081a4:	b085      	sub	sp, #20
 80081a6:	468a      	mov	sl, r1
 80081a8:	9302      	str	r3, [sp, #8]
 80081aa:	680b      	ldr	r3, [r1, #0]
 80081ac:	9001      	str	r0, [sp, #4]
 80081ae:	4690      	mov	r8, r2
 80081b0:	1c9c      	adds	r4, r3, #2
 80081b2:	46a1      	mov	r9, r4
 80081b4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80081b8:	2830      	cmp	r0, #48	@ 0x30
 80081ba:	d0fa      	beq.n	80081b2 <__gethex+0x12>
 80081bc:	eba9 0303 	sub.w	r3, r9, r3
 80081c0:	f1a3 0b02 	sub.w	fp, r3, #2
 80081c4:	f7ff ffd6 	bl	8008174 <__hexdig_fun>
 80081c8:	4605      	mov	r5, r0
 80081ca:	2800      	cmp	r0, #0
 80081cc:	d168      	bne.n	80082a0 <__gethex+0x100>
 80081ce:	49a0      	ldr	r1, [pc, #640]	@ (8008450 <__gethex+0x2b0>)
 80081d0:	2201      	movs	r2, #1
 80081d2:	4648      	mov	r0, r9
 80081d4:	f7ff fe19 	bl	8007e0a <strncmp>
 80081d8:	4607      	mov	r7, r0
 80081da:	2800      	cmp	r0, #0
 80081dc:	d167      	bne.n	80082ae <__gethex+0x10e>
 80081de:	f899 0001 	ldrb.w	r0, [r9, #1]
 80081e2:	4626      	mov	r6, r4
 80081e4:	f7ff ffc6 	bl	8008174 <__hexdig_fun>
 80081e8:	2800      	cmp	r0, #0
 80081ea:	d062      	beq.n	80082b2 <__gethex+0x112>
 80081ec:	4623      	mov	r3, r4
 80081ee:	7818      	ldrb	r0, [r3, #0]
 80081f0:	2830      	cmp	r0, #48	@ 0x30
 80081f2:	4699      	mov	r9, r3
 80081f4:	f103 0301 	add.w	r3, r3, #1
 80081f8:	d0f9      	beq.n	80081ee <__gethex+0x4e>
 80081fa:	f7ff ffbb 	bl	8008174 <__hexdig_fun>
 80081fe:	fab0 f580 	clz	r5, r0
 8008202:	096d      	lsrs	r5, r5, #5
 8008204:	f04f 0b01 	mov.w	fp, #1
 8008208:	464a      	mov	r2, r9
 800820a:	4616      	mov	r6, r2
 800820c:	3201      	adds	r2, #1
 800820e:	7830      	ldrb	r0, [r6, #0]
 8008210:	f7ff ffb0 	bl	8008174 <__hexdig_fun>
 8008214:	2800      	cmp	r0, #0
 8008216:	d1f8      	bne.n	800820a <__gethex+0x6a>
 8008218:	498d      	ldr	r1, [pc, #564]	@ (8008450 <__gethex+0x2b0>)
 800821a:	2201      	movs	r2, #1
 800821c:	4630      	mov	r0, r6
 800821e:	f7ff fdf4 	bl	8007e0a <strncmp>
 8008222:	2800      	cmp	r0, #0
 8008224:	d13f      	bne.n	80082a6 <__gethex+0x106>
 8008226:	b944      	cbnz	r4, 800823a <__gethex+0x9a>
 8008228:	1c74      	adds	r4, r6, #1
 800822a:	4622      	mov	r2, r4
 800822c:	4616      	mov	r6, r2
 800822e:	3201      	adds	r2, #1
 8008230:	7830      	ldrb	r0, [r6, #0]
 8008232:	f7ff ff9f 	bl	8008174 <__hexdig_fun>
 8008236:	2800      	cmp	r0, #0
 8008238:	d1f8      	bne.n	800822c <__gethex+0x8c>
 800823a:	1ba4      	subs	r4, r4, r6
 800823c:	00a7      	lsls	r7, r4, #2
 800823e:	7833      	ldrb	r3, [r6, #0]
 8008240:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008244:	2b50      	cmp	r3, #80	@ 0x50
 8008246:	d13e      	bne.n	80082c6 <__gethex+0x126>
 8008248:	7873      	ldrb	r3, [r6, #1]
 800824a:	2b2b      	cmp	r3, #43	@ 0x2b
 800824c:	d033      	beq.n	80082b6 <__gethex+0x116>
 800824e:	2b2d      	cmp	r3, #45	@ 0x2d
 8008250:	d034      	beq.n	80082bc <__gethex+0x11c>
 8008252:	1c71      	adds	r1, r6, #1
 8008254:	2400      	movs	r4, #0
 8008256:	7808      	ldrb	r0, [r1, #0]
 8008258:	f7ff ff8c 	bl	8008174 <__hexdig_fun>
 800825c:	1e43      	subs	r3, r0, #1
 800825e:	b2db      	uxtb	r3, r3
 8008260:	2b18      	cmp	r3, #24
 8008262:	d830      	bhi.n	80082c6 <__gethex+0x126>
 8008264:	f1a0 0210 	sub.w	r2, r0, #16
 8008268:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800826c:	f7ff ff82 	bl	8008174 <__hexdig_fun>
 8008270:	f100 3cff 	add.w	ip, r0, #4294967295
 8008274:	fa5f fc8c 	uxtb.w	ip, ip
 8008278:	f1bc 0f18 	cmp.w	ip, #24
 800827c:	f04f 030a 	mov.w	r3, #10
 8008280:	d91e      	bls.n	80082c0 <__gethex+0x120>
 8008282:	b104      	cbz	r4, 8008286 <__gethex+0xe6>
 8008284:	4252      	negs	r2, r2
 8008286:	4417      	add	r7, r2
 8008288:	f8ca 1000 	str.w	r1, [sl]
 800828c:	b1ed      	cbz	r5, 80082ca <__gethex+0x12a>
 800828e:	f1bb 0f00 	cmp.w	fp, #0
 8008292:	bf0c      	ite	eq
 8008294:	2506      	moveq	r5, #6
 8008296:	2500      	movne	r5, #0
 8008298:	4628      	mov	r0, r5
 800829a:	b005      	add	sp, #20
 800829c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a0:	2500      	movs	r5, #0
 80082a2:	462c      	mov	r4, r5
 80082a4:	e7b0      	b.n	8008208 <__gethex+0x68>
 80082a6:	2c00      	cmp	r4, #0
 80082a8:	d1c7      	bne.n	800823a <__gethex+0x9a>
 80082aa:	4627      	mov	r7, r4
 80082ac:	e7c7      	b.n	800823e <__gethex+0x9e>
 80082ae:	464e      	mov	r6, r9
 80082b0:	462f      	mov	r7, r5
 80082b2:	2501      	movs	r5, #1
 80082b4:	e7c3      	b.n	800823e <__gethex+0x9e>
 80082b6:	2400      	movs	r4, #0
 80082b8:	1cb1      	adds	r1, r6, #2
 80082ba:	e7cc      	b.n	8008256 <__gethex+0xb6>
 80082bc:	2401      	movs	r4, #1
 80082be:	e7fb      	b.n	80082b8 <__gethex+0x118>
 80082c0:	fb03 0002 	mla	r0, r3, r2, r0
 80082c4:	e7ce      	b.n	8008264 <__gethex+0xc4>
 80082c6:	4631      	mov	r1, r6
 80082c8:	e7de      	b.n	8008288 <__gethex+0xe8>
 80082ca:	eba6 0309 	sub.w	r3, r6, r9
 80082ce:	3b01      	subs	r3, #1
 80082d0:	4629      	mov	r1, r5
 80082d2:	2b07      	cmp	r3, #7
 80082d4:	dc0a      	bgt.n	80082ec <__gethex+0x14c>
 80082d6:	9801      	ldr	r0, [sp, #4]
 80082d8:	f000 fafc 	bl	80088d4 <_Balloc>
 80082dc:	4604      	mov	r4, r0
 80082de:	b940      	cbnz	r0, 80082f2 <__gethex+0x152>
 80082e0:	4b5c      	ldr	r3, [pc, #368]	@ (8008454 <__gethex+0x2b4>)
 80082e2:	4602      	mov	r2, r0
 80082e4:	21e4      	movs	r1, #228	@ 0xe4
 80082e6:	485c      	ldr	r0, [pc, #368]	@ (8008458 <__gethex+0x2b8>)
 80082e8:	f7ff fe8a 	bl	8008000 <__assert_func>
 80082ec:	3101      	adds	r1, #1
 80082ee:	105b      	asrs	r3, r3, #1
 80082f0:	e7ef      	b.n	80082d2 <__gethex+0x132>
 80082f2:	f100 0a14 	add.w	sl, r0, #20
 80082f6:	2300      	movs	r3, #0
 80082f8:	4655      	mov	r5, sl
 80082fa:	469b      	mov	fp, r3
 80082fc:	45b1      	cmp	r9, r6
 80082fe:	d337      	bcc.n	8008370 <__gethex+0x1d0>
 8008300:	f845 bb04 	str.w	fp, [r5], #4
 8008304:	eba5 050a 	sub.w	r5, r5, sl
 8008308:	10ad      	asrs	r5, r5, #2
 800830a:	6125      	str	r5, [r4, #16]
 800830c:	4658      	mov	r0, fp
 800830e:	f000 fbd3 	bl	8008ab8 <__hi0bits>
 8008312:	016d      	lsls	r5, r5, #5
 8008314:	f8d8 6000 	ldr.w	r6, [r8]
 8008318:	1a2d      	subs	r5, r5, r0
 800831a:	42b5      	cmp	r5, r6
 800831c:	dd54      	ble.n	80083c8 <__gethex+0x228>
 800831e:	1bad      	subs	r5, r5, r6
 8008320:	4629      	mov	r1, r5
 8008322:	4620      	mov	r0, r4
 8008324:	f000 ff5f 	bl	80091e6 <__any_on>
 8008328:	4681      	mov	r9, r0
 800832a:	b178      	cbz	r0, 800834c <__gethex+0x1ac>
 800832c:	1e6b      	subs	r3, r5, #1
 800832e:	1159      	asrs	r1, r3, #5
 8008330:	f003 021f 	and.w	r2, r3, #31
 8008334:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008338:	f04f 0901 	mov.w	r9, #1
 800833c:	fa09 f202 	lsl.w	r2, r9, r2
 8008340:	420a      	tst	r2, r1
 8008342:	d003      	beq.n	800834c <__gethex+0x1ac>
 8008344:	454b      	cmp	r3, r9
 8008346:	dc36      	bgt.n	80083b6 <__gethex+0x216>
 8008348:	f04f 0902 	mov.w	r9, #2
 800834c:	4629      	mov	r1, r5
 800834e:	4620      	mov	r0, r4
 8008350:	f7ff febe 	bl	80080d0 <rshift>
 8008354:	442f      	add	r7, r5
 8008356:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800835a:	42bb      	cmp	r3, r7
 800835c:	da42      	bge.n	80083e4 <__gethex+0x244>
 800835e:	9801      	ldr	r0, [sp, #4]
 8008360:	4621      	mov	r1, r4
 8008362:	f000 faf7 	bl	8008954 <_Bfree>
 8008366:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008368:	2300      	movs	r3, #0
 800836a:	6013      	str	r3, [r2, #0]
 800836c:	25a3      	movs	r5, #163	@ 0xa3
 800836e:	e793      	b.n	8008298 <__gethex+0xf8>
 8008370:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008374:	2a2e      	cmp	r2, #46	@ 0x2e
 8008376:	d012      	beq.n	800839e <__gethex+0x1fe>
 8008378:	2b20      	cmp	r3, #32
 800837a:	d104      	bne.n	8008386 <__gethex+0x1e6>
 800837c:	f845 bb04 	str.w	fp, [r5], #4
 8008380:	f04f 0b00 	mov.w	fp, #0
 8008384:	465b      	mov	r3, fp
 8008386:	7830      	ldrb	r0, [r6, #0]
 8008388:	9303      	str	r3, [sp, #12]
 800838a:	f7ff fef3 	bl	8008174 <__hexdig_fun>
 800838e:	9b03      	ldr	r3, [sp, #12]
 8008390:	f000 000f 	and.w	r0, r0, #15
 8008394:	4098      	lsls	r0, r3
 8008396:	ea4b 0b00 	orr.w	fp, fp, r0
 800839a:	3304      	adds	r3, #4
 800839c:	e7ae      	b.n	80082fc <__gethex+0x15c>
 800839e:	45b1      	cmp	r9, r6
 80083a0:	d8ea      	bhi.n	8008378 <__gethex+0x1d8>
 80083a2:	492b      	ldr	r1, [pc, #172]	@ (8008450 <__gethex+0x2b0>)
 80083a4:	9303      	str	r3, [sp, #12]
 80083a6:	2201      	movs	r2, #1
 80083a8:	4630      	mov	r0, r6
 80083aa:	f7ff fd2e 	bl	8007e0a <strncmp>
 80083ae:	9b03      	ldr	r3, [sp, #12]
 80083b0:	2800      	cmp	r0, #0
 80083b2:	d1e1      	bne.n	8008378 <__gethex+0x1d8>
 80083b4:	e7a2      	b.n	80082fc <__gethex+0x15c>
 80083b6:	1ea9      	subs	r1, r5, #2
 80083b8:	4620      	mov	r0, r4
 80083ba:	f000 ff14 	bl	80091e6 <__any_on>
 80083be:	2800      	cmp	r0, #0
 80083c0:	d0c2      	beq.n	8008348 <__gethex+0x1a8>
 80083c2:	f04f 0903 	mov.w	r9, #3
 80083c6:	e7c1      	b.n	800834c <__gethex+0x1ac>
 80083c8:	da09      	bge.n	80083de <__gethex+0x23e>
 80083ca:	1b75      	subs	r5, r6, r5
 80083cc:	4621      	mov	r1, r4
 80083ce:	9801      	ldr	r0, [sp, #4]
 80083d0:	462a      	mov	r2, r5
 80083d2:	f000 fccf 	bl	8008d74 <__lshift>
 80083d6:	1b7f      	subs	r7, r7, r5
 80083d8:	4604      	mov	r4, r0
 80083da:	f100 0a14 	add.w	sl, r0, #20
 80083de:	f04f 0900 	mov.w	r9, #0
 80083e2:	e7b8      	b.n	8008356 <__gethex+0x1b6>
 80083e4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80083e8:	42bd      	cmp	r5, r7
 80083ea:	dd6f      	ble.n	80084cc <__gethex+0x32c>
 80083ec:	1bed      	subs	r5, r5, r7
 80083ee:	42ae      	cmp	r6, r5
 80083f0:	dc34      	bgt.n	800845c <__gethex+0x2bc>
 80083f2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80083f6:	2b02      	cmp	r3, #2
 80083f8:	d022      	beq.n	8008440 <__gethex+0x2a0>
 80083fa:	2b03      	cmp	r3, #3
 80083fc:	d024      	beq.n	8008448 <__gethex+0x2a8>
 80083fe:	2b01      	cmp	r3, #1
 8008400:	d115      	bne.n	800842e <__gethex+0x28e>
 8008402:	42ae      	cmp	r6, r5
 8008404:	d113      	bne.n	800842e <__gethex+0x28e>
 8008406:	2e01      	cmp	r6, #1
 8008408:	d10b      	bne.n	8008422 <__gethex+0x282>
 800840a:	9a02      	ldr	r2, [sp, #8]
 800840c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008410:	6013      	str	r3, [r2, #0]
 8008412:	2301      	movs	r3, #1
 8008414:	6123      	str	r3, [r4, #16]
 8008416:	f8ca 3000 	str.w	r3, [sl]
 800841a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800841c:	2562      	movs	r5, #98	@ 0x62
 800841e:	601c      	str	r4, [r3, #0]
 8008420:	e73a      	b.n	8008298 <__gethex+0xf8>
 8008422:	1e71      	subs	r1, r6, #1
 8008424:	4620      	mov	r0, r4
 8008426:	f000 fede 	bl	80091e6 <__any_on>
 800842a:	2800      	cmp	r0, #0
 800842c:	d1ed      	bne.n	800840a <__gethex+0x26a>
 800842e:	9801      	ldr	r0, [sp, #4]
 8008430:	4621      	mov	r1, r4
 8008432:	f000 fa8f 	bl	8008954 <_Bfree>
 8008436:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008438:	2300      	movs	r3, #0
 800843a:	6013      	str	r3, [r2, #0]
 800843c:	2550      	movs	r5, #80	@ 0x50
 800843e:	e72b      	b.n	8008298 <__gethex+0xf8>
 8008440:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008442:	2b00      	cmp	r3, #0
 8008444:	d1f3      	bne.n	800842e <__gethex+0x28e>
 8008446:	e7e0      	b.n	800840a <__gethex+0x26a>
 8008448:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800844a:	2b00      	cmp	r3, #0
 800844c:	d1dd      	bne.n	800840a <__gethex+0x26a>
 800844e:	e7ee      	b.n	800842e <__gethex+0x28e>
 8008450:	08009d1c 	.word	0x08009d1c
 8008454:	08009ddf 	.word	0x08009ddf
 8008458:	08009df0 	.word	0x08009df0
 800845c:	1e6f      	subs	r7, r5, #1
 800845e:	f1b9 0f00 	cmp.w	r9, #0
 8008462:	d130      	bne.n	80084c6 <__gethex+0x326>
 8008464:	b127      	cbz	r7, 8008470 <__gethex+0x2d0>
 8008466:	4639      	mov	r1, r7
 8008468:	4620      	mov	r0, r4
 800846a:	f000 febc 	bl	80091e6 <__any_on>
 800846e:	4681      	mov	r9, r0
 8008470:	117a      	asrs	r2, r7, #5
 8008472:	2301      	movs	r3, #1
 8008474:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008478:	f007 071f 	and.w	r7, r7, #31
 800847c:	40bb      	lsls	r3, r7
 800847e:	4213      	tst	r3, r2
 8008480:	4629      	mov	r1, r5
 8008482:	4620      	mov	r0, r4
 8008484:	bf18      	it	ne
 8008486:	f049 0902 	orrne.w	r9, r9, #2
 800848a:	f7ff fe21 	bl	80080d0 <rshift>
 800848e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008492:	1b76      	subs	r6, r6, r5
 8008494:	2502      	movs	r5, #2
 8008496:	f1b9 0f00 	cmp.w	r9, #0
 800849a:	d047      	beq.n	800852c <__gethex+0x38c>
 800849c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80084a0:	2b02      	cmp	r3, #2
 80084a2:	d015      	beq.n	80084d0 <__gethex+0x330>
 80084a4:	2b03      	cmp	r3, #3
 80084a6:	d017      	beq.n	80084d8 <__gethex+0x338>
 80084a8:	2b01      	cmp	r3, #1
 80084aa:	d109      	bne.n	80084c0 <__gethex+0x320>
 80084ac:	f019 0f02 	tst.w	r9, #2
 80084b0:	d006      	beq.n	80084c0 <__gethex+0x320>
 80084b2:	f8da 3000 	ldr.w	r3, [sl]
 80084b6:	ea49 0903 	orr.w	r9, r9, r3
 80084ba:	f019 0f01 	tst.w	r9, #1
 80084be:	d10e      	bne.n	80084de <__gethex+0x33e>
 80084c0:	f045 0510 	orr.w	r5, r5, #16
 80084c4:	e032      	b.n	800852c <__gethex+0x38c>
 80084c6:	f04f 0901 	mov.w	r9, #1
 80084ca:	e7d1      	b.n	8008470 <__gethex+0x2d0>
 80084cc:	2501      	movs	r5, #1
 80084ce:	e7e2      	b.n	8008496 <__gethex+0x2f6>
 80084d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084d2:	f1c3 0301 	rsb	r3, r3, #1
 80084d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80084d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d0f0      	beq.n	80084c0 <__gethex+0x320>
 80084de:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80084e2:	f104 0314 	add.w	r3, r4, #20
 80084e6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80084ea:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80084ee:	f04f 0c00 	mov.w	ip, #0
 80084f2:	4618      	mov	r0, r3
 80084f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80084f8:	f1b2 3fff 	cmp.w	r2, #4294967295
 80084fc:	d01b      	beq.n	8008536 <__gethex+0x396>
 80084fe:	3201      	adds	r2, #1
 8008500:	6002      	str	r2, [r0, #0]
 8008502:	2d02      	cmp	r5, #2
 8008504:	f104 0314 	add.w	r3, r4, #20
 8008508:	d13c      	bne.n	8008584 <__gethex+0x3e4>
 800850a:	f8d8 2000 	ldr.w	r2, [r8]
 800850e:	3a01      	subs	r2, #1
 8008510:	42b2      	cmp	r2, r6
 8008512:	d109      	bne.n	8008528 <__gethex+0x388>
 8008514:	1171      	asrs	r1, r6, #5
 8008516:	2201      	movs	r2, #1
 8008518:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800851c:	f006 061f 	and.w	r6, r6, #31
 8008520:	fa02 f606 	lsl.w	r6, r2, r6
 8008524:	421e      	tst	r6, r3
 8008526:	d13a      	bne.n	800859e <__gethex+0x3fe>
 8008528:	f045 0520 	orr.w	r5, r5, #32
 800852c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800852e:	601c      	str	r4, [r3, #0]
 8008530:	9b02      	ldr	r3, [sp, #8]
 8008532:	601f      	str	r7, [r3, #0]
 8008534:	e6b0      	b.n	8008298 <__gethex+0xf8>
 8008536:	4299      	cmp	r1, r3
 8008538:	f843 cc04 	str.w	ip, [r3, #-4]
 800853c:	d8d9      	bhi.n	80084f2 <__gethex+0x352>
 800853e:	68a3      	ldr	r3, [r4, #8]
 8008540:	459b      	cmp	fp, r3
 8008542:	db17      	blt.n	8008574 <__gethex+0x3d4>
 8008544:	6861      	ldr	r1, [r4, #4]
 8008546:	9801      	ldr	r0, [sp, #4]
 8008548:	3101      	adds	r1, #1
 800854a:	f000 f9c3 	bl	80088d4 <_Balloc>
 800854e:	4681      	mov	r9, r0
 8008550:	b918      	cbnz	r0, 800855a <__gethex+0x3ba>
 8008552:	4b1a      	ldr	r3, [pc, #104]	@ (80085bc <__gethex+0x41c>)
 8008554:	4602      	mov	r2, r0
 8008556:	2184      	movs	r1, #132	@ 0x84
 8008558:	e6c5      	b.n	80082e6 <__gethex+0x146>
 800855a:	6922      	ldr	r2, [r4, #16]
 800855c:	3202      	adds	r2, #2
 800855e:	f104 010c 	add.w	r1, r4, #12
 8008562:	0092      	lsls	r2, r2, #2
 8008564:	300c      	adds	r0, #12
 8008566:	f7ff fd32 	bl	8007fce <memcpy>
 800856a:	4621      	mov	r1, r4
 800856c:	9801      	ldr	r0, [sp, #4]
 800856e:	f000 f9f1 	bl	8008954 <_Bfree>
 8008572:	464c      	mov	r4, r9
 8008574:	6923      	ldr	r3, [r4, #16]
 8008576:	1c5a      	adds	r2, r3, #1
 8008578:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800857c:	6122      	str	r2, [r4, #16]
 800857e:	2201      	movs	r2, #1
 8008580:	615a      	str	r2, [r3, #20]
 8008582:	e7be      	b.n	8008502 <__gethex+0x362>
 8008584:	6922      	ldr	r2, [r4, #16]
 8008586:	455a      	cmp	r2, fp
 8008588:	dd0b      	ble.n	80085a2 <__gethex+0x402>
 800858a:	2101      	movs	r1, #1
 800858c:	4620      	mov	r0, r4
 800858e:	f7ff fd9f 	bl	80080d0 <rshift>
 8008592:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008596:	3701      	adds	r7, #1
 8008598:	42bb      	cmp	r3, r7
 800859a:	f6ff aee0 	blt.w	800835e <__gethex+0x1be>
 800859e:	2501      	movs	r5, #1
 80085a0:	e7c2      	b.n	8008528 <__gethex+0x388>
 80085a2:	f016 061f 	ands.w	r6, r6, #31
 80085a6:	d0fa      	beq.n	800859e <__gethex+0x3fe>
 80085a8:	4453      	add	r3, sl
 80085aa:	f1c6 0620 	rsb	r6, r6, #32
 80085ae:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80085b2:	f000 fa81 	bl	8008ab8 <__hi0bits>
 80085b6:	42b0      	cmp	r0, r6
 80085b8:	dbe7      	blt.n	800858a <__gethex+0x3ea>
 80085ba:	e7f0      	b.n	800859e <__gethex+0x3fe>
 80085bc:	08009ddf 	.word	0x08009ddf

080085c0 <L_shift>:
 80085c0:	f1c2 0208 	rsb	r2, r2, #8
 80085c4:	0092      	lsls	r2, r2, #2
 80085c6:	b570      	push	{r4, r5, r6, lr}
 80085c8:	f1c2 0620 	rsb	r6, r2, #32
 80085cc:	6843      	ldr	r3, [r0, #4]
 80085ce:	6804      	ldr	r4, [r0, #0]
 80085d0:	fa03 f506 	lsl.w	r5, r3, r6
 80085d4:	432c      	orrs	r4, r5
 80085d6:	40d3      	lsrs	r3, r2
 80085d8:	6004      	str	r4, [r0, #0]
 80085da:	f840 3f04 	str.w	r3, [r0, #4]!
 80085de:	4288      	cmp	r0, r1
 80085e0:	d3f4      	bcc.n	80085cc <L_shift+0xc>
 80085e2:	bd70      	pop	{r4, r5, r6, pc}

080085e4 <__match>:
 80085e4:	b530      	push	{r4, r5, lr}
 80085e6:	6803      	ldr	r3, [r0, #0]
 80085e8:	3301      	adds	r3, #1
 80085ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085ee:	b914      	cbnz	r4, 80085f6 <__match+0x12>
 80085f0:	6003      	str	r3, [r0, #0]
 80085f2:	2001      	movs	r0, #1
 80085f4:	bd30      	pop	{r4, r5, pc}
 80085f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085fa:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80085fe:	2d19      	cmp	r5, #25
 8008600:	bf98      	it	ls
 8008602:	3220      	addls	r2, #32
 8008604:	42a2      	cmp	r2, r4
 8008606:	d0f0      	beq.n	80085ea <__match+0x6>
 8008608:	2000      	movs	r0, #0
 800860a:	e7f3      	b.n	80085f4 <__match+0x10>

0800860c <__hexnan>:
 800860c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008610:	680b      	ldr	r3, [r1, #0]
 8008612:	6801      	ldr	r1, [r0, #0]
 8008614:	115e      	asrs	r6, r3, #5
 8008616:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800861a:	f013 031f 	ands.w	r3, r3, #31
 800861e:	b087      	sub	sp, #28
 8008620:	bf18      	it	ne
 8008622:	3604      	addne	r6, #4
 8008624:	2500      	movs	r5, #0
 8008626:	1f37      	subs	r7, r6, #4
 8008628:	4682      	mov	sl, r0
 800862a:	4690      	mov	r8, r2
 800862c:	9301      	str	r3, [sp, #4]
 800862e:	f846 5c04 	str.w	r5, [r6, #-4]
 8008632:	46b9      	mov	r9, r7
 8008634:	463c      	mov	r4, r7
 8008636:	9502      	str	r5, [sp, #8]
 8008638:	46ab      	mov	fp, r5
 800863a:	784a      	ldrb	r2, [r1, #1]
 800863c:	1c4b      	adds	r3, r1, #1
 800863e:	9303      	str	r3, [sp, #12]
 8008640:	b342      	cbz	r2, 8008694 <__hexnan+0x88>
 8008642:	4610      	mov	r0, r2
 8008644:	9105      	str	r1, [sp, #20]
 8008646:	9204      	str	r2, [sp, #16]
 8008648:	f7ff fd94 	bl	8008174 <__hexdig_fun>
 800864c:	2800      	cmp	r0, #0
 800864e:	d151      	bne.n	80086f4 <__hexnan+0xe8>
 8008650:	9a04      	ldr	r2, [sp, #16]
 8008652:	9905      	ldr	r1, [sp, #20]
 8008654:	2a20      	cmp	r2, #32
 8008656:	d818      	bhi.n	800868a <__hexnan+0x7e>
 8008658:	9b02      	ldr	r3, [sp, #8]
 800865a:	459b      	cmp	fp, r3
 800865c:	dd13      	ble.n	8008686 <__hexnan+0x7a>
 800865e:	454c      	cmp	r4, r9
 8008660:	d206      	bcs.n	8008670 <__hexnan+0x64>
 8008662:	2d07      	cmp	r5, #7
 8008664:	dc04      	bgt.n	8008670 <__hexnan+0x64>
 8008666:	462a      	mov	r2, r5
 8008668:	4649      	mov	r1, r9
 800866a:	4620      	mov	r0, r4
 800866c:	f7ff ffa8 	bl	80085c0 <L_shift>
 8008670:	4544      	cmp	r4, r8
 8008672:	d952      	bls.n	800871a <__hexnan+0x10e>
 8008674:	2300      	movs	r3, #0
 8008676:	f1a4 0904 	sub.w	r9, r4, #4
 800867a:	f844 3c04 	str.w	r3, [r4, #-4]
 800867e:	f8cd b008 	str.w	fp, [sp, #8]
 8008682:	464c      	mov	r4, r9
 8008684:	461d      	mov	r5, r3
 8008686:	9903      	ldr	r1, [sp, #12]
 8008688:	e7d7      	b.n	800863a <__hexnan+0x2e>
 800868a:	2a29      	cmp	r2, #41	@ 0x29
 800868c:	d157      	bne.n	800873e <__hexnan+0x132>
 800868e:	3102      	adds	r1, #2
 8008690:	f8ca 1000 	str.w	r1, [sl]
 8008694:	f1bb 0f00 	cmp.w	fp, #0
 8008698:	d051      	beq.n	800873e <__hexnan+0x132>
 800869a:	454c      	cmp	r4, r9
 800869c:	d206      	bcs.n	80086ac <__hexnan+0xa0>
 800869e:	2d07      	cmp	r5, #7
 80086a0:	dc04      	bgt.n	80086ac <__hexnan+0xa0>
 80086a2:	462a      	mov	r2, r5
 80086a4:	4649      	mov	r1, r9
 80086a6:	4620      	mov	r0, r4
 80086a8:	f7ff ff8a 	bl	80085c0 <L_shift>
 80086ac:	4544      	cmp	r4, r8
 80086ae:	d936      	bls.n	800871e <__hexnan+0x112>
 80086b0:	f1a8 0204 	sub.w	r2, r8, #4
 80086b4:	4623      	mov	r3, r4
 80086b6:	f853 1b04 	ldr.w	r1, [r3], #4
 80086ba:	f842 1f04 	str.w	r1, [r2, #4]!
 80086be:	429f      	cmp	r7, r3
 80086c0:	d2f9      	bcs.n	80086b6 <__hexnan+0xaa>
 80086c2:	1b3b      	subs	r3, r7, r4
 80086c4:	f023 0303 	bic.w	r3, r3, #3
 80086c8:	3304      	adds	r3, #4
 80086ca:	3401      	adds	r4, #1
 80086cc:	3e03      	subs	r6, #3
 80086ce:	42b4      	cmp	r4, r6
 80086d0:	bf88      	it	hi
 80086d2:	2304      	movhi	r3, #4
 80086d4:	4443      	add	r3, r8
 80086d6:	2200      	movs	r2, #0
 80086d8:	f843 2b04 	str.w	r2, [r3], #4
 80086dc:	429f      	cmp	r7, r3
 80086de:	d2fb      	bcs.n	80086d8 <__hexnan+0xcc>
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	b91b      	cbnz	r3, 80086ec <__hexnan+0xe0>
 80086e4:	4547      	cmp	r7, r8
 80086e6:	d128      	bne.n	800873a <__hexnan+0x12e>
 80086e8:	2301      	movs	r3, #1
 80086ea:	603b      	str	r3, [r7, #0]
 80086ec:	2005      	movs	r0, #5
 80086ee:	b007      	add	sp, #28
 80086f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f4:	3501      	adds	r5, #1
 80086f6:	2d08      	cmp	r5, #8
 80086f8:	f10b 0b01 	add.w	fp, fp, #1
 80086fc:	dd06      	ble.n	800870c <__hexnan+0x100>
 80086fe:	4544      	cmp	r4, r8
 8008700:	d9c1      	bls.n	8008686 <__hexnan+0x7a>
 8008702:	2300      	movs	r3, #0
 8008704:	f844 3c04 	str.w	r3, [r4, #-4]
 8008708:	2501      	movs	r5, #1
 800870a:	3c04      	subs	r4, #4
 800870c:	6822      	ldr	r2, [r4, #0]
 800870e:	f000 000f 	and.w	r0, r0, #15
 8008712:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008716:	6020      	str	r0, [r4, #0]
 8008718:	e7b5      	b.n	8008686 <__hexnan+0x7a>
 800871a:	2508      	movs	r5, #8
 800871c:	e7b3      	b.n	8008686 <__hexnan+0x7a>
 800871e:	9b01      	ldr	r3, [sp, #4]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d0dd      	beq.n	80086e0 <__hexnan+0xd4>
 8008724:	f1c3 0320 	rsb	r3, r3, #32
 8008728:	f04f 32ff 	mov.w	r2, #4294967295
 800872c:	40da      	lsrs	r2, r3
 800872e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008732:	4013      	ands	r3, r2
 8008734:	f846 3c04 	str.w	r3, [r6, #-4]
 8008738:	e7d2      	b.n	80086e0 <__hexnan+0xd4>
 800873a:	3f04      	subs	r7, #4
 800873c:	e7d0      	b.n	80086e0 <__hexnan+0xd4>
 800873e:	2004      	movs	r0, #4
 8008740:	e7d5      	b.n	80086ee <__hexnan+0xe2>
	...

08008744 <malloc>:
 8008744:	4b02      	ldr	r3, [pc, #8]	@ (8008750 <malloc+0xc>)
 8008746:	4601      	mov	r1, r0
 8008748:	6818      	ldr	r0, [r3, #0]
 800874a:	f000 b825 	b.w	8008798 <_malloc_r>
 800874e:	bf00      	nop
 8008750:	20000184 	.word	0x20000184

08008754 <sbrk_aligned>:
 8008754:	b570      	push	{r4, r5, r6, lr}
 8008756:	4e0f      	ldr	r6, [pc, #60]	@ (8008794 <sbrk_aligned+0x40>)
 8008758:	460c      	mov	r4, r1
 800875a:	6831      	ldr	r1, [r6, #0]
 800875c:	4605      	mov	r5, r0
 800875e:	b911      	cbnz	r1, 8008766 <sbrk_aligned+0x12>
 8008760:	f000 fe2e 	bl	80093c0 <_sbrk_r>
 8008764:	6030      	str	r0, [r6, #0]
 8008766:	4621      	mov	r1, r4
 8008768:	4628      	mov	r0, r5
 800876a:	f000 fe29 	bl	80093c0 <_sbrk_r>
 800876e:	1c43      	adds	r3, r0, #1
 8008770:	d103      	bne.n	800877a <sbrk_aligned+0x26>
 8008772:	f04f 34ff 	mov.w	r4, #4294967295
 8008776:	4620      	mov	r0, r4
 8008778:	bd70      	pop	{r4, r5, r6, pc}
 800877a:	1cc4      	adds	r4, r0, #3
 800877c:	f024 0403 	bic.w	r4, r4, #3
 8008780:	42a0      	cmp	r0, r4
 8008782:	d0f8      	beq.n	8008776 <sbrk_aligned+0x22>
 8008784:	1a21      	subs	r1, r4, r0
 8008786:	4628      	mov	r0, r5
 8008788:	f000 fe1a 	bl	80093c0 <_sbrk_r>
 800878c:	3001      	adds	r0, #1
 800878e:	d1f2      	bne.n	8008776 <sbrk_aligned+0x22>
 8008790:	e7ef      	b.n	8008772 <sbrk_aligned+0x1e>
 8008792:	bf00      	nop
 8008794:	20000854 	.word	0x20000854

08008798 <_malloc_r>:
 8008798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800879c:	1ccd      	adds	r5, r1, #3
 800879e:	f025 0503 	bic.w	r5, r5, #3
 80087a2:	3508      	adds	r5, #8
 80087a4:	2d0c      	cmp	r5, #12
 80087a6:	bf38      	it	cc
 80087a8:	250c      	movcc	r5, #12
 80087aa:	2d00      	cmp	r5, #0
 80087ac:	4606      	mov	r6, r0
 80087ae:	db01      	blt.n	80087b4 <_malloc_r+0x1c>
 80087b0:	42a9      	cmp	r1, r5
 80087b2:	d904      	bls.n	80087be <_malloc_r+0x26>
 80087b4:	230c      	movs	r3, #12
 80087b6:	6033      	str	r3, [r6, #0]
 80087b8:	2000      	movs	r0, #0
 80087ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008894 <_malloc_r+0xfc>
 80087c2:	f000 f87b 	bl	80088bc <__malloc_lock>
 80087c6:	f8d8 3000 	ldr.w	r3, [r8]
 80087ca:	461c      	mov	r4, r3
 80087cc:	bb44      	cbnz	r4, 8008820 <_malloc_r+0x88>
 80087ce:	4629      	mov	r1, r5
 80087d0:	4630      	mov	r0, r6
 80087d2:	f7ff ffbf 	bl	8008754 <sbrk_aligned>
 80087d6:	1c43      	adds	r3, r0, #1
 80087d8:	4604      	mov	r4, r0
 80087da:	d158      	bne.n	800888e <_malloc_r+0xf6>
 80087dc:	f8d8 4000 	ldr.w	r4, [r8]
 80087e0:	4627      	mov	r7, r4
 80087e2:	2f00      	cmp	r7, #0
 80087e4:	d143      	bne.n	800886e <_malloc_r+0xd6>
 80087e6:	2c00      	cmp	r4, #0
 80087e8:	d04b      	beq.n	8008882 <_malloc_r+0xea>
 80087ea:	6823      	ldr	r3, [r4, #0]
 80087ec:	4639      	mov	r1, r7
 80087ee:	4630      	mov	r0, r6
 80087f0:	eb04 0903 	add.w	r9, r4, r3
 80087f4:	f000 fde4 	bl	80093c0 <_sbrk_r>
 80087f8:	4581      	cmp	r9, r0
 80087fa:	d142      	bne.n	8008882 <_malloc_r+0xea>
 80087fc:	6821      	ldr	r1, [r4, #0]
 80087fe:	1a6d      	subs	r5, r5, r1
 8008800:	4629      	mov	r1, r5
 8008802:	4630      	mov	r0, r6
 8008804:	f7ff ffa6 	bl	8008754 <sbrk_aligned>
 8008808:	3001      	adds	r0, #1
 800880a:	d03a      	beq.n	8008882 <_malloc_r+0xea>
 800880c:	6823      	ldr	r3, [r4, #0]
 800880e:	442b      	add	r3, r5
 8008810:	6023      	str	r3, [r4, #0]
 8008812:	f8d8 3000 	ldr.w	r3, [r8]
 8008816:	685a      	ldr	r2, [r3, #4]
 8008818:	bb62      	cbnz	r2, 8008874 <_malloc_r+0xdc>
 800881a:	f8c8 7000 	str.w	r7, [r8]
 800881e:	e00f      	b.n	8008840 <_malloc_r+0xa8>
 8008820:	6822      	ldr	r2, [r4, #0]
 8008822:	1b52      	subs	r2, r2, r5
 8008824:	d420      	bmi.n	8008868 <_malloc_r+0xd0>
 8008826:	2a0b      	cmp	r2, #11
 8008828:	d917      	bls.n	800885a <_malloc_r+0xc2>
 800882a:	1961      	adds	r1, r4, r5
 800882c:	42a3      	cmp	r3, r4
 800882e:	6025      	str	r5, [r4, #0]
 8008830:	bf18      	it	ne
 8008832:	6059      	strne	r1, [r3, #4]
 8008834:	6863      	ldr	r3, [r4, #4]
 8008836:	bf08      	it	eq
 8008838:	f8c8 1000 	streq.w	r1, [r8]
 800883c:	5162      	str	r2, [r4, r5]
 800883e:	604b      	str	r3, [r1, #4]
 8008840:	4630      	mov	r0, r6
 8008842:	f000 f841 	bl	80088c8 <__malloc_unlock>
 8008846:	f104 000b 	add.w	r0, r4, #11
 800884a:	1d23      	adds	r3, r4, #4
 800884c:	f020 0007 	bic.w	r0, r0, #7
 8008850:	1ac2      	subs	r2, r0, r3
 8008852:	bf1c      	itt	ne
 8008854:	1a1b      	subne	r3, r3, r0
 8008856:	50a3      	strne	r3, [r4, r2]
 8008858:	e7af      	b.n	80087ba <_malloc_r+0x22>
 800885a:	6862      	ldr	r2, [r4, #4]
 800885c:	42a3      	cmp	r3, r4
 800885e:	bf0c      	ite	eq
 8008860:	f8c8 2000 	streq.w	r2, [r8]
 8008864:	605a      	strne	r2, [r3, #4]
 8008866:	e7eb      	b.n	8008840 <_malloc_r+0xa8>
 8008868:	4623      	mov	r3, r4
 800886a:	6864      	ldr	r4, [r4, #4]
 800886c:	e7ae      	b.n	80087cc <_malloc_r+0x34>
 800886e:	463c      	mov	r4, r7
 8008870:	687f      	ldr	r7, [r7, #4]
 8008872:	e7b6      	b.n	80087e2 <_malloc_r+0x4a>
 8008874:	461a      	mov	r2, r3
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	42a3      	cmp	r3, r4
 800887a:	d1fb      	bne.n	8008874 <_malloc_r+0xdc>
 800887c:	2300      	movs	r3, #0
 800887e:	6053      	str	r3, [r2, #4]
 8008880:	e7de      	b.n	8008840 <_malloc_r+0xa8>
 8008882:	230c      	movs	r3, #12
 8008884:	6033      	str	r3, [r6, #0]
 8008886:	4630      	mov	r0, r6
 8008888:	f000 f81e 	bl	80088c8 <__malloc_unlock>
 800888c:	e794      	b.n	80087b8 <_malloc_r+0x20>
 800888e:	6005      	str	r5, [r0, #0]
 8008890:	e7d6      	b.n	8008840 <_malloc_r+0xa8>
 8008892:	bf00      	nop
 8008894:	20000858 	.word	0x20000858

08008898 <__ascii_mbtowc>:
 8008898:	b082      	sub	sp, #8
 800889a:	b901      	cbnz	r1, 800889e <__ascii_mbtowc+0x6>
 800889c:	a901      	add	r1, sp, #4
 800889e:	b142      	cbz	r2, 80088b2 <__ascii_mbtowc+0x1a>
 80088a0:	b14b      	cbz	r3, 80088b6 <__ascii_mbtowc+0x1e>
 80088a2:	7813      	ldrb	r3, [r2, #0]
 80088a4:	600b      	str	r3, [r1, #0]
 80088a6:	7812      	ldrb	r2, [r2, #0]
 80088a8:	1e10      	subs	r0, r2, #0
 80088aa:	bf18      	it	ne
 80088ac:	2001      	movne	r0, #1
 80088ae:	b002      	add	sp, #8
 80088b0:	4770      	bx	lr
 80088b2:	4610      	mov	r0, r2
 80088b4:	e7fb      	b.n	80088ae <__ascii_mbtowc+0x16>
 80088b6:	f06f 0001 	mvn.w	r0, #1
 80088ba:	e7f8      	b.n	80088ae <__ascii_mbtowc+0x16>

080088bc <__malloc_lock>:
 80088bc:	4801      	ldr	r0, [pc, #4]	@ (80088c4 <__malloc_lock+0x8>)
 80088be:	f7ff bb84 	b.w	8007fca <__retarget_lock_acquire_recursive>
 80088c2:	bf00      	nop
 80088c4:	20000850 	.word	0x20000850

080088c8 <__malloc_unlock>:
 80088c8:	4801      	ldr	r0, [pc, #4]	@ (80088d0 <__malloc_unlock+0x8>)
 80088ca:	f7ff bb7f 	b.w	8007fcc <__retarget_lock_release_recursive>
 80088ce:	bf00      	nop
 80088d0:	20000850 	.word	0x20000850

080088d4 <_Balloc>:
 80088d4:	b570      	push	{r4, r5, r6, lr}
 80088d6:	69c6      	ldr	r6, [r0, #28]
 80088d8:	4604      	mov	r4, r0
 80088da:	460d      	mov	r5, r1
 80088dc:	b976      	cbnz	r6, 80088fc <_Balloc+0x28>
 80088de:	2010      	movs	r0, #16
 80088e0:	f7ff ff30 	bl	8008744 <malloc>
 80088e4:	4602      	mov	r2, r0
 80088e6:	61e0      	str	r0, [r4, #28]
 80088e8:	b920      	cbnz	r0, 80088f4 <_Balloc+0x20>
 80088ea:	4b18      	ldr	r3, [pc, #96]	@ (800894c <_Balloc+0x78>)
 80088ec:	4818      	ldr	r0, [pc, #96]	@ (8008950 <_Balloc+0x7c>)
 80088ee:	216b      	movs	r1, #107	@ 0x6b
 80088f0:	f7ff fb86 	bl	8008000 <__assert_func>
 80088f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088f8:	6006      	str	r6, [r0, #0]
 80088fa:	60c6      	str	r6, [r0, #12]
 80088fc:	69e6      	ldr	r6, [r4, #28]
 80088fe:	68f3      	ldr	r3, [r6, #12]
 8008900:	b183      	cbz	r3, 8008924 <_Balloc+0x50>
 8008902:	69e3      	ldr	r3, [r4, #28]
 8008904:	68db      	ldr	r3, [r3, #12]
 8008906:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800890a:	b9b8      	cbnz	r0, 800893c <_Balloc+0x68>
 800890c:	2101      	movs	r1, #1
 800890e:	fa01 f605 	lsl.w	r6, r1, r5
 8008912:	1d72      	adds	r2, r6, #5
 8008914:	0092      	lsls	r2, r2, #2
 8008916:	4620      	mov	r0, r4
 8008918:	f000 fd69 	bl	80093ee <_calloc_r>
 800891c:	b160      	cbz	r0, 8008938 <_Balloc+0x64>
 800891e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008922:	e00e      	b.n	8008942 <_Balloc+0x6e>
 8008924:	2221      	movs	r2, #33	@ 0x21
 8008926:	2104      	movs	r1, #4
 8008928:	4620      	mov	r0, r4
 800892a:	f000 fd60 	bl	80093ee <_calloc_r>
 800892e:	69e3      	ldr	r3, [r4, #28]
 8008930:	60f0      	str	r0, [r6, #12]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d1e4      	bne.n	8008902 <_Balloc+0x2e>
 8008938:	2000      	movs	r0, #0
 800893a:	bd70      	pop	{r4, r5, r6, pc}
 800893c:	6802      	ldr	r2, [r0, #0]
 800893e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008942:	2300      	movs	r3, #0
 8008944:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008948:	e7f7      	b.n	800893a <_Balloc+0x66>
 800894a:	bf00      	nop
 800894c:	08009d2a 	.word	0x08009d2a
 8008950:	08009e50 	.word	0x08009e50

08008954 <_Bfree>:
 8008954:	b570      	push	{r4, r5, r6, lr}
 8008956:	69c6      	ldr	r6, [r0, #28]
 8008958:	4605      	mov	r5, r0
 800895a:	460c      	mov	r4, r1
 800895c:	b976      	cbnz	r6, 800897c <_Bfree+0x28>
 800895e:	2010      	movs	r0, #16
 8008960:	f7ff fef0 	bl	8008744 <malloc>
 8008964:	4602      	mov	r2, r0
 8008966:	61e8      	str	r0, [r5, #28]
 8008968:	b920      	cbnz	r0, 8008974 <_Bfree+0x20>
 800896a:	4b09      	ldr	r3, [pc, #36]	@ (8008990 <_Bfree+0x3c>)
 800896c:	4809      	ldr	r0, [pc, #36]	@ (8008994 <_Bfree+0x40>)
 800896e:	218f      	movs	r1, #143	@ 0x8f
 8008970:	f7ff fb46 	bl	8008000 <__assert_func>
 8008974:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008978:	6006      	str	r6, [r0, #0]
 800897a:	60c6      	str	r6, [r0, #12]
 800897c:	b13c      	cbz	r4, 800898e <_Bfree+0x3a>
 800897e:	69eb      	ldr	r3, [r5, #28]
 8008980:	6862      	ldr	r2, [r4, #4]
 8008982:	68db      	ldr	r3, [r3, #12]
 8008984:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008988:	6021      	str	r1, [r4, #0]
 800898a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800898e:	bd70      	pop	{r4, r5, r6, pc}
 8008990:	08009d2a 	.word	0x08009d2a
 8008994:	08009e50 	.word	0x08009e50

08008998 <__multadd>:
 8008998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800899c:	690d      	ldr	r5, [r1, #16]
 800899e:	4607      	mov	r7, r0
 80089a0:	460c      	mov	r4, r1
 80089a2:	461e      	mov	r6, r3
 80089a4:	f101 0c14 	add.w	ip, r1, #20
 80089a8:	2000      	movs	r0, #0
 80089aa:	f8dc 3000 	ldr.w	r3, [ip]
 80089ae:	b299      	uxth	r1, r3
 80089b0:	fb02 6101 	mla	r1, r2, r1, r6
 80089b4:	0c1e      	lsrs	r6, r3, #16
 80089b6:	0c0b      	lsrs	r3, r1, #16
 80089b8:	fb02 3306 	mla	r3, r2, r6, r3
 80089bc:	b289      	uxth	r1, r1
 80089be:	3001      	adds	r0, #1
 80089c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80089c4:	4285      	cmp	r5, r0
 80089c6:	f84c 1b04 	str.w	r1, [ip], #4
 80089ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80089ce:	dcec      	bgt.n	80089aa <__multadd+0x12>
 80089d0:	b30e      	cbz	r6, 8008a16 <__multadd+0x7e>
 80089d2:	68a3      	ldr	r3, [r4, #8]
 80089d4:	42ab      	cmp	r3, r5
 80089d6:	dc19      	bgt.n	8008a0c <__multadd+0x74>
 80089d8:	6861      	ldr	r1, [r4, #4]
 80089da:	4638      	mov	r0, r7
 80089dc:	3101      	adds	r1, #1
 80089de:	f7ff ff79 	bl	80088d4 <_Balloc>
 80089e2:	4680      	mov	r8, r0
 80089e4:	b928      	cbnz	r0, 80089f2 <__multadd+0x5a>
 80089e6:	4602      	mov	r2, r0
 80089e8:	4b0c      	ldr	r3, [pc, #48]	@ (8008a1c <__multadd+0x84>)
 80089ea:	480d      	ldr	r0, [pc, #52]	@ (8008a20 <__multadd+0x88>)
 80089ec:	21ba      	movs	r1, #186	@ 0xba
 80089ee:	f7ff fb07 	bl	8008000 <__assert_func>
 80089f2:	6922      	ldr	r2, [r4, #16]
 80089f4:	3202      	adds	r2, #2
 80089f6:	f104 010c 	add.w	r1, r4, #12
 80089fa:	0092      	lsls	r2, r2, #2
 80089fc:	300c      	adds	r0, #12
 80089fe:	f7ff fae6 	bl	8007fce <memcpy>
 8008a02:	4621      	mov	r1, r4
 8008a04:	4638      	mov	r0, r7
 8008a06:	f7ff ffa5 	bl	8008954 <_Bfree>
 8008a0a:	4644      	mov	r4, r8
 8008a0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008a10:	3501      	adds	r5, #1
 8008a12:	615e      	str	r6, [r3, #20]
 8008a14:	6125      	str	r5, [r4, #16]
 8008a16:	4620      	mov	r0, r4
 8008a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a1c:	08009ddf 	.word	0x08009ddf
 8008a20:	08009e50 	.word	0x08009e50

08008a24 <__s2b>:
 8008a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a28:	460c      	mov	r4, r1
 8008a2a:	4615      	mov	r5, r2
 8008a2c:	461f      	mov	r7, r3
 8008a2e:	2209      	movs	r2, #9
 8008a30:	3308      	adds	r3, #8
 8008a32:	4606      	mov	r6, r0
 8008a34:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a38:	2100      	movs	r1, #0
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	db09      	blt.n	8008a54 <__s2b+0x30>
 8008a40:	4630      	mov	r0, r6
 8008a42:	f7ff ff47 	bl	80088d4 <_Balloc>
 8008a46:	b940      	cbnz	r0, 8008a5a <__s2b+0x36>
 8008a48:	4602      	mov	r2, r0
 8008a4a:	4b19      	ldr	r3, [pc, #100]	@ (8008ab0 <__s2b+0x8c>)
 8008a4c:	4819      	ldr	r0, [pc, #100]	@ (8008ab4 <__s2b+0x90>)
 8008a4e:	21d3      	movs	r1, #211	@ 0xd3
 8008a50:	f7ff fad6 	bl	8008000 <__assert_func>
 8008a54:	0052      	lsls	r2, r2, #1
 8008a56:	3101      	adds	r1, #1
 8008a58:	e7f0      	b.n	8008a3c <__s2b+0x18>
 8008a5a:	9b08      	ldr	r3, [sp, #32]
 8008a5c:	6143      	str	r3, [r0, #20]
 8008a5e:	2d09      	cmp	r5, #9
 8008a60:	f04f 0301 	mov.w	r3, #1
 8008a64:	6103      	str	r3, [r0, #16]
 8008a66:	dd16      	ble.n	8008a96 <__s2b+0x72>
 8008a68:	f104 0909 	add.w	r9, r4, #9
 8008a6c:	46c8      	mov	r8, r9
 8008a6e:	442c      	add	r4, r5
 8008a70:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008a74:	4601      	mov	r1, r0
 8008a76:	3b30      	subs	r3, #48	@ 0x30
 8008a78:	220a      	movs	r2, #10
 8008a7a:	4630      	mov	r0, r6
 8008a7c:	f7ff ff8c 	bl	8008998 <__multadd>
 8008a80:	45a0      	cmp	r8, r4
 8008a82:	d1f5      	bne.n	8008a70 <__s2b+0x4c>
 8008a84:	f1a5 0408 	sub.w	r4, r5, #8
 8008a88:	444c      	add	r4, r9
 8008a8a:	1b2d      	subs	r5, r5, r4
 8008a8c:	1963      	adds	r3, r4, r5
 8008a8e:	42bb      	cmp	r3, r7
 8008a90:	db04      	blt.n	8008a9c <__s2b+0x78>
 8008a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a96:	340a      	adds	r4, #10
 8008a98:	2509      	movs	r5, #9
 8008a9a:	e7f6      	b.n	8008a8a <__s2b+0x66>
 8008a9c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008aa0:	4601      	mov	r1, r0
 8008aa2:	3b30      	subs	r3, #48	@ 0x30
 8008aa4:	220a      	movs	r2, #10
 8008aa6:	4630      	mov	r0, r6
 8008aa8:	f7ff ff76 	bl	8008998 <__multadd>
 8008aac:	e7ee      	b.n	8008a8c <__s2b+0x68>
 8008aae:	bf00      	nop
 8008ab0:	08009ddf 	.word	0x08009ddf
 8008ab4:	08009e50 	.word	0x08009e50

08008ab8 <__hi0bits>:
 8008ab8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008abc:	4603      	mov	r3, r0
 8008abe:	bf36      	itet	cc
 8008ac0:	0403      	lslcc	r3, r0, #16
 8008ac2:	2000      	movcs	r0, #0
 8008ac4:	2010      	movcc	r0, #16
 8008ac6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008aca:	bf3c      	itt	cc
 8008acc:	021b      	lslcc	r3, r3, #8
 8008ace:	3008      	addcc	r0, #8
 8008ad0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ad4:	bf3c      	itt	cc
 8008ad6:	011b      	lslcc	r3, r3, #4
 8008ad8:	3004      	addcc	r0, #4
 8008ada:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ade:	bf3c      	itt	cc
 8008ae0:	009b      	lslcc	r3, r3, #2
 8008ae2:	3002      	addcc	r0, #2
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	db05      	blt.n	8008af4 <__hi0bits+0x3c>
 8008ae8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008aec:	f100 0001 	add.w	r0, r0, #1
 8008af0:	bf08      	it	eq
 8008af2:	2020      	moveq	r0, #32
 8008af4:	4770      	bx	lr

08008af6 <__lo0bits>:
 8008af6:	6803      	ldr	r3, [r0, #0]
 8008af8:	4602      	mov	r2, r0
 8008afa:	f013 0007 	ands.w	r0, r3, #7
 8008afe:	d00b      	beq.n	8008b18 <__lo0bits+0x22>
 8008b00:	07d9      	lsls	r1, r3, #31
 8008b02:	d421      	bmi.n	8008b48 <__lo0bits+0x52>
 8008b04:	0798      	lsls	r0, r3, #30
 8008b06:	bf49      	itett	mi
 8008b08:	085b      	lsrmi	r3, r3, #1
 8008b0a:	089b      	lsrpl	r3, r3, #2
 8008b0c:	2001      	movmi	r0, #1
 8008b0e:	6013      	strmi	r3, [r2, #0]
 8008b10:	bf5c      	itt	pl
 8008b12:	6013      	strpl	r3, [r2, #0]
 8008b14:	2002      	movpl	r0, #2
 8008b16:	4770      	bx	lr
 8008b18:	b299      	uxth	r1, r3
 8008b1a:	b909      	cbnz	r1, 8008b20 <__lo0bits+0x2a>
 8008b1c:	0c1b      	lsrs	r3, r3, #16
 8008b1e:	2010      	movs	r0, #16
 8008b20:	b2d9      	uxtb	r1, r3
 8008b22:	b909      	cbnz	r1, 8008b28 <__lo0bits+0x32>
 8008b24:	3008      	adds	r0, #8
 8008b26:	0a1b      	lsrs	r3, r3, #8
 8008b28:	0719      	lsls	r1, r3, #28
 8008b2a:	bf04      	itt	eq
 8008b2c:	091b      	lsreq	r3, r3, #4
 8008b2e:	3004      	addeq	r0, #4
 8008b30:	0799      	lsls	r1, r3, #30
 8008b32:	bf04      	itt	eq
 8008b34:	089b      	lsreq	r3, r3, #2
 8008b36:	3002      	addeq	r0, #2
 8008b38:	07d9      	lsls	r1, r3, #31
 8008b3a:	d403      	bmi.n	8008b44 <__lo0bits+0x4e>
 8008b3c:	085b      	lsrs	r3, r3, #1
 8008b3e:	f100 0001 	add.w	r0, r0, #1
 8008b42:	d003      	beq.n	8008b4c <__lo0bits+0x56>
 8008b44:	6013      	str	r3, [r2, #0]
 8008b46:	4770      	bx	lr
 8008b48:	2000      	movs	r0, #0
 8008b4a:	4770      	bx	lr
 8008b4c:	2020      	movs	r0, #32
 8008b4e:	4770      	bx	lr

08008b50 <__i2b>:
 8008b50:	b510      	push	{r4, lr}
 8008b52:	460c      	mov	r4, r1
 8008b54:	2101      	movs	r1, #1
 8008b56:	f7ff febd 	bl	80088d4 <_Balloc>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	b928      	cbnz	r0, 8008b6a <__i2b+0x1a>
 8008b5e:	4b05      	ldr	r3, [pc, #20]	@ (8008b74 <__i2b+0x24>)
 8008b60:	4805      	ldr	r0, [pc, #20]	@ (8008b78 <__i2b+0x28>)
 8008b62:	f240 1145 	movw	r1, #325	@ 0x145
 8008b66:	f7ff fa4b 	bl	8008000 <__assert_func>
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	6144      	str	r4, [r0, #20]
 8008b6e:	6103      	str	r3, [r0, #16]
 8008b70:	bd10      	pop	{r4, pc}
 8008b72:	bf00      	nop
 8008b74:	08009ddf 	.word	0x08009ddf
 8008b78:	08009e50 	.word	0x08009e50

08008b7c <__multiply>:
 8008b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b80:	4617      	mov	r7, r2
 8008b82:	690a      	ldr	r2, [r1, #16]
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	429a      	cmp	r2, r3
 8008b88:	bfa8      	it	ge
 8008b8a:	463b      	movge	r3, r7
 8008b8c:	4689      	mov	r9, r1
 8008b8e:	bfa4      	itt	ge
 8008b90:	460f      	movge	r7, r1
 8008b92:	4699      	movge	r9, r3
 8008b94:	693d      	ldr	r5, [r7, #16]
 8008b96:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	6879      	ldr	r1, [r7, #4]
 8008b9e:	eb05 060a 	add.w	r6, r5, sl
 8008ba2:	42b3      	cmp	r3, r6
 8008ba4:	b085      	sub	sp, #20
 8008ba6:	bfb8      	it	lt
 8008ba8:	3101      	addlt	r1, #1
 8008baa:	f7ff fe93 	bl	80088d4 <_Balloc>
 8008bae:	b930      	cbnz	r0, 8008bbe <__multiply+0x42>
 8008bb0:	4602      	mov	r2, r0
 8008bb2:	4b41      	ldr	r3, [pc, #260]	@ (8008cb8 <__multiply+0x13c>)
 8008bb4:	4841      	ldr	r0, [pc, #260]	@ (8008cbc <__multiply+0x140>)
 8008bb6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008bba:	f7ff fa21 	bl	8008000 <__assert_func>
 8008bbe:	f100 0414 	add.w	r4, r0, #20
 8008bc2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008bc6:	4623      	mov	r3, r4
 8008bc8:	2200      	movs	r2, #0
 8008bca:	4573      	cmp	r3, lr
 8008bcc:	d320      	bcc.n	8008c10 <__multiply+0x94>
 8008bce:	f107 0814 	add.w	r8, r7, #20
 8008bd2:	f109 0114 	add.w	r1, r9, #20
 8008bd6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008bda:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008bde:	9302      	str	r3, [sp, #8]
 8008be0:	1beb      	subs	r3, r5, r7
 8008be2:	3b15      	subs	r3, #21
 8008be4:	f023 0303 	bic.w	r3, r3, #3
 8008be8:	3304      	adds	r3, #4
 8008bea:	3715      	adds	r7, #21
 8008bec:	42bd      	cmp	r5, r7
 8008bee:	bf38      	it	cc
 8008bf0:	2304      	movcc	r3, #4
 8008bf2:	9301      	str	r3, [sp, #4]
 8008bf4:	9b02      	ldr	r3, [sp, #8]
 8008bf6:	9103      	str	r1, [sp, #12]
 8008bf8:	428b      	cmp	r3, r1
 8008bfa:	d80c      	bhi.n	8008c16 <__multiply+0x9a>
 8008bfc:	2e00      	cmp	r6, #0
 8008bfe:	dd03      	ble.n	8008c08 <__multiply+0x8c>
 8008c00:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d055      	beq.n	8008cb4 <__multiply+0x138>
 8008c08:	6106      	str	r6, [r0, #16]
 8008c0a:	b005      	add	sp, #20
 8008c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c10:	f843 2b04 	str.w	r2, [r3], #4
 8008c14:	e7d9      	b.n	8008bca <__multiply+0x4e>
 8008c16:	f8b1 a000 	ldrh.w	sl, [r1]
 8008c1a:	f1ba 0f00 	cmp.w	sl, #0
 8008c1e:	d01f      	beq.n	8008c60 <__multiply+0xe4>
 8008c20:	46c4      	mov	ip, r8
 8008c22:	46a1      	mov	r9, r4
 8008c24:	2700      	movs	r7, #0
 8008c26:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008c2a:	f8d9 3000 	ldr.w	r3, [r9]
 8008c2e:	fa1f fb82 	uxth.w	fp, r2
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	fb0a 330b 	mla	r3, sl, fp, r3
 8008c38:	443b      	add	r3, r7
 8008c3a:	f8d9 7000 	ldr.w	r7, [r9]
 8008c3e:	0c12      	lsrs	r2, r2, #16
 8008c40:	0c3f      	lsrs	r7, r7, #16
 8008c42:	fb0a 7202 	mla	r2, sl, r2, r7
 8008c46:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c50:	4565      	cmp	r5, ip
 8008c52:	f849 3b04 	str.w	r3, [r9], #4
 8008c56:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008c5a:	d8e4      	bhi.n	8008c26 <__multiply+0xaa>
 8008c5c:	9b01      	ldr	r3, [sp, #4]
 8008c5e:	50e7      	str	r7, [r4, r3]
 8008c60:	9b03      	ldr	r3, [sp, #12]
 8008c62:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008c66:	3104      	adds	r1, #4
 8008c68:	f1b9 0f00 	cmp.w	r9, #0
 8008c6c:	d020      	beq.n	8008cb0 <__multiply+0x134>
 8008c6e:	6823      	ldr	r3, [r4, #0]
 8008c70:	4647      	mov	r7, r8
 8008c72:	46a4      	mov	ip, r4
 8008c74:	f04f 0a00 	mov.w	sl, #0
 8008c78:	f8b7 b000 	ldrh.w	fp, [r7]
 8008c7c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008c80:	fb09 220b 	mla	r2, r9, fp, r2
 8008c84:	4452      	add	r2, sl
 8008c86:	b29b      	uxth	r3, r3
 8008c88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c8c:	f84c 3b04 	str.w	r3, [ip], #4
 8008c90:	f857 3b04 	ldr.w	r3, [r7], #4
 8008c94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c98:	f8bc 3000 	ldrh.w	r3, [ip]
 8008c9c:	fb09 330a 	mla	r3, r9, sl, r3
 8008ca0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008ca4:	42bd      	cmp	r5, r7
 8008ca6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008caa:	d8e5      	bhi.n	8008c78 <__multiply+0xfc>
 8008cac:	9a01      	ldr	r2, [sp, #4]
 8008cae:	50a3      	str	r3, [r4, r2]
 8008cb0:	3404      	adds	r4, #4
 8008cb2:	e79f      	b.n	8008bf4 <__multiply+0x78>
 8008cb4:	3e01      	subs	r6, #1
 8008cb6:	e7a1      	b.n	8008bfc <__multiply+0x80>
 8008cb8:	08009ddf 	.word	0x08009ddf
 8008cbc:	08009e50 	.word	0x08009e50

08008cc0 <__pow5mult>:
 8008cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cc4:	4615      	mov	r5, r2
 8008cc6:	f012 0203 	ands.w	r2, r2, #3
 8008cca:	4607      	mov	r7, r0
 8008ccc:	460e      	mov	r6, r1
 8008cce:	d007      	beq.n	8008ce0 <__pow5mult+0x20>
 8008cd0:	4c25      	ldr	r4, [pc, #148]	@ (8008d68 <__pow5mult+0xa8>)
 8008cd2:	3a01      	subs	r2, #1
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008cda:	f7ff fe5d 	bl	8008998 <__multadd>
 8008cde:	4606      	mov	r6, r0
 8008ce0:	10ad      	asrs	r5, r5, #2
 8008ce2:	d03d      	beq.n	8008d60 <__pow5mult+0xa0>
 8008ce4:	69fc      	ldr	r4, [r7, #28]
 8008ce6:	b97c      	cbnz	r4, 8008d08 <__pow5mult+0x48>
 8008ce8:	2010      	movs	r0, #16
 8008cea:	f7ff fd2b 	bl	8008744 <malloc>
 8008cee:	4602      	mov	r2, r0
 8008cf0:	61f8      	str	r0, [r7, #28]
 8008cf2:	b928      	cbnz	r0, 8008d00 <__pow5mult+0x40>
 8008cf4:	4b1d      	ldr	r3, [pc, #116]	@ (8008d6c <__pow5mult+0xac>)
 8008cf6:	481e      	ldr	r0, [pc, #120]	@ (8008d70 <__pow5mult+0xb0>)
 8008cf8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008cfc:	f7ff f980 	bl	8008000 <__assert_func>
 8008d00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d04:	6004      	str	r4, [r0, #0]
 8008d06:	60c4      	str	r4, [r0, #12]
 8008d08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008d0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008d10:	b94c      	cbnz	r4, 8008d26 <__pow5mult+0x66>
 8008d12:	f240 2171 	movw	r1, #625	@ 0x271
 8008d16:	4638      	mov	r0, r7
 8008d18:	f7ff ff1a 	bl	8008b50 <__i2b>
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008d22:	4604      	mov	r4, r0
 8008d24:	6003      	str	r3, [r0, #0]
 8008d26:	f04f 0900 	mov.w	r9, #0
 8008d2a:	07eb      	lsls	r3, r5, #31
 8008d2c:	d50a      	bpl.n	8008d44 <__pow5mult+0x84>
 8008d2e:	4631      	mov	r1, r6
 8008d30:	4622      	mov	r2, r4
 8008d32:	4638      	mov	r0, r7
 8008d34:	f7ff ff22 	bl	8008b7c <__multiply>
 8008d38:	4631      	mov	r1, r6
 8008d3a:	4680      	mov	r8, r0
 8008d3c:	4638      	mov	r0, r7
 8008d3e:	f7ff fe09 	bl	8008954 <_Bfree>
 8008d42:	4646      	mov	r6, r8
 8008d44:	106d      	asrs	r5, r5, #1
 8008d46:	d00b      	beq.n	8008d60 <__pow5mult+0xa0>
 8008d48:	6820      	ldr	r0, [r4, #0]
 8008d4a:	b938      	cbnz	r0, 8008d5c <__pow5mult+0x9c>
 8008d4c:	4622      	mov	r2, r4
 8008d4e:	4621      	mov	r1, r4
 8008d50:	4638      	mov	r0, r7
 8008d52:	f7ff ff13 	bl	8008b7c <__multiply>
 8008d56:	6020      	str	r0, [r4, #0]
 8008d58:	f8c0 9000 	str.w	r9, [r0]
 8008d5c:	4604      	mov	r4, r0
 8008d5e:	e7e4      	b.n	8008d2a <__pow5mult+0x6a>
 8008d60:	4630      	mov	r0, r6
 8008d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d66:	bf00      	nop
 8008d68:	08009f30 	.word	0x08009f30
 8008d6c:	08009d2a 	.word	0x08009d2a
 8008d70:	08009e50 	.word	0x08009e50

08008d74 <__lshift>:
 8008d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d78:	460c      	mov	r4, r1
 8008d7a:	6849      	ldr	r1, [r1, #4]
 8008d7c:	6923      	ldr	r3, [r4, #16]
 8008d7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008d82:	68a3      	ldr	r3, [r4, #8]
 8008d84:	4607      	mov	r7, r0
 8008d86:	4691      	mov	r9, r2
 8008d88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008d8c:	f108 0601 	add.w	r6, r8, #1
 8008d90:	42b3      	cmp	r3, r6
 8008d92:	db0b      	blt.n	8008dac <__lshift+0x38>
 8008d94:	4638      	mov	r0, r7
 8008d96:	f7ff fd9d 	bl	80088d4 <_Balloc>
 8008d9a:	4605      	mov	r5, r0
 8008d9c:	b948      	cbnz	r0, 8008db2 <__lshift+0x3e>
 8008d9e:	4602      	mov	r2, r0
 8008da0:	4b28      	ldr	r3, [pc, #160]	@ (8008e44 <__lshift+0xd0>)
 8008da2:	4829      	ldr	r0, [pc, #164]	@ (8008e48 <__lshift+0xd4>)
 8008da4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008da8:	f7ff f92a 	bl	8008000 <__assert_func>
 8008dac:	3101      	adds	r1, #1
 8008dae:	005b      	lsls	r3, r3, #1
 8008db0:	e7ee      	b.n	8008d90 <__lshift+0x1c>
 8008db2:	2300      	movs	r3, #0
 8008db4:	f100 0114 	add.w	r1, r0, #20
 8008db8:	f100 0210 	add.w	r2, r0, #16
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	4553      	cmp	r3, sl
 8008dc0:	db33      	blt.n	8008e2a <__lshift+0xb6>
 8008dc2:	6920      	ldr	r0, [r4, #16]
 8008dc4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008dc8:	f104 0314 	add.w	r3, r4, #20
 8008dcc:	f019 091f 	ands.w	r9, r9, #31
 8008dd0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008dd4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008dd8:	d02b      	beq.n	8008e32 <__lshift+0xbe>
 8008dda:	f1c9 0e20 	rsb	lr, r9, #32
 8008dde:	468a      	mov	sl, r1
 8008de0:	2200      	movs	r2, #0
 8008de2:	6818      	ldr	r0, [r3, #0]
 8008de4:	fa00 f009 	lsl.w	r0, r0, r9
 8008de8:	4310      	orrs	r0, r2
 8008dea:	f84a 0b04 	str.w	r0, [sl], #4
 8008dee:	f853 2b04 	ldr.w	r2, [r3], #4
 8008df2:	459c      	cmp	ip, r3
 8008df4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008df8:	d8f3      	bhi.n	8008de2 <__lshift+0x6e>
 8008dfa:	ebac 0304 	sub.w	r3, ip, r4
 8008dfe:	3b15      	subs	r3, #21
 8008e00:	f023 0303 	bic.w	r3, r3, #3
 8008e04:	3304      	adds	r3, #4
 8008e06:	f104 0015 	add.w	r0, r4, #21
 8008e0a:	4560      	cmp	r0, ip
 8008e0c:	bf88      	it	hi
 8008e0e:	2304      	movhi	r3, #4
 8008e10:	50ca      	str	r2, [r1, r3]
 8008e12:	b10a      	cbz	r2, 8008e18 <__lshift+0xa4>
 8008e14:	f108 0602 	add.w	r6, r8, #2
 8008e18:	3e01      	subs	r6, #1
 8008e1a:	4638      	mov	r0, r7
 8008e1c:	612e      	str	r6, [r5, #16]
 8008e1e:	4621      	mov	r1, r4
 8008e20:	f7ff fd98 	bl	8008954 <_Bfree>
 8008e24:	4628      	mov	r0, r5
 8008e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e2a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008e2e:	3301      	adds	r3, #1
 8008e30:	e7c5      	b.n	8008dbe <__lshift+0x4a>
 8008e32:	3904      	subs	r1, #4
 8008e34:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e38:	f841 2f04 	str.w	r2, [r1, #4]!
 8008e3c:	459c      	cmp	ip, r3
 8008e3e:	d8f9      	bhi.n	8008e34 <__lshift+0xc0>
 8008e40:	e7ea      	b.n	8008e18 <__lshift+0xa4>
 8008e42:	bf00      	nop
 8008e44:	08009ddf 	.word	0x08009ddf
 8008e48:	08009e50 	.word	0x08009e50

08008e4c <__mcmp>:
 8008e4c:	690a      	ldr	r2, [r1, #16]
 8008e4e:	4603      	mov	r3, r0
 8008e50:	6900      	ldr	r0, [r0, #16]
 8008e52:	1a80      	subs	r0, r0, r2
 8008e54:	b530      	push	{r4, r5, lr}
 8008e56:	d10e      	bne.n	8008e76 <__mcmp+0x2a>
 8008e58:	3314      	adds	r3, #20
 8008e5a:	3114      	adds	r1, #20
 8008e5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008e60:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008e64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008e68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008e6c:	4295      	cmp	r5, r2
 8008e6e:	d003      	beq.n	8008e78 <__mcmp+0x2c>
 8008e70:	d205      	bcs.n	8008e7e <__mcmp+0x32>
 8008e72:	f04f 30ff 	mov.w	r0, #4294967295
 8008e76:	bd30      	pop	{r4, r5, pc}
 8008e78:	42a3      	cmp	r3, r4
 8008e7a:	d3f3      	bcc.n	8008e64 <__mcmp+0x18>
 8008e7c:	e7fb      	b.n	8008e76 <__mcmp+0x2a>
 8008e7e:	2001      	movs	r0, #1
 8008e80:	e7f9      	b.n	8008e76 <__mcmp+0x2a>
	...

08008e84 <__mdiff>:
 8008e84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e88:	4689      	mov	r9, r1
 8008e8a:	4606      	mov	r6, r0
 8008e8c:	4611      	mov	r1, r2
 8008e8e:	4648      	mov	r0, r9
 8008e90:	4614      	mov	r4, r2
 8008e92:	f7ff ffdb 	bl	8008e4c <__mcmp>
 8008e96:	1e05      	subs	r5, r0, #0
 8008e98:	d112      	bne.n	8008ec0 <__mdiff+0x3c>
 8008e9a:	4629      	mov	r1, r5
 8008e9c:	4630      	mov	r0, r6
 8008e9e:	f7ff fd19 	bl	80088d4 <_Balloc>
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	b928      	cbnz	r0, 8008eb2 <__mdiff+0x2e>
 8008ea6:	4b3f      	ldr	r3, [pc, #252]	@ (8008fa4 <__mdiff+0x120>)
 8008ea8:	f240 2137 	movw	r1, #567	@ 0x237
 8008eac:	483e      	ldr	r0, [pc, #248]	@ (8008fa8 <__mdiff+0x124>)
 8008eae:	f7ff f8a7 	bl	8008000 <__assert_func>
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008eb8:	4610      	mov	r0, r2
 8008eba:	b003      	add	sp, #12
 8008ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ec0:	bfbc      	itt	lt
 8008ec2:	464b      	movlt	r3, r9
 8008ec4:	46a1      	movlt	r9, r4
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008ecc:	bfba      	itte	lt
 8008ece:	461c      	movlt	r4, r3
 8008ed0:	2501      	movlt	r5, #1
 8008ed2:	2500      	movge	r5, #0
 8008ed4:	f7ff fcfe 	bl	80088d4 <_Balloc>
 8008ed8:	4602      	mov	r2, r0
 8008eda:	b918      	cbnz	r0, 8008ee4 <__mdiff+0x60>
 8008edc:	4b31      	ldr	r3, [pc, #196]	@ (8008fa4 <__mdiff+0x120>)
 8008ede:	f240 2145 	movw	r1, #581	@ 0x245
 8008ee2:	e7e3      	b.n	8008eac <__mdiff+0x28>
 8008ee4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008ee8:	6926      	ldr	r6, [r4, #16]
 8008eea:	60c5      	str	r5, [r0, #12]
 8008eec:	f109 0310 	add.w	r3, r9, #16
 8008ef0:	f109 0514 	add.w	r5, r9, #20
 8008ef4:	f104 0e14 	add.w	lr, r4, #20
 8008ef8:	f100 0b14 	add.w	fp, r0, #20
 8008efc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008f00:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008f04:	9301      	str	r3, [sp, #4]
 8008f06:	46d9      	mov	r9, fp
 8008f08:	f04f 0c00 	mov.w	ip, #0
 8008f0c:	9b01      	ldr	r3, [sp, #4]
 8008f0e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008f12:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008f16:	9301      	str	r3, [sp, #4]
 8008f18:	fa1f f38a 	uxth.w	r3, sl
 8008f1c:	4619      	mov	r1, r3
 8008f1e:	b283      	uxth	r3, r0
 8008f20:	1acb      	subs	r3, r1, r3
 8008f22:	0c00      	lsrs	r0, r0, #16
 8008f24:	4463      	add	r3, ip
 8008f26:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008f2a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008f34:	4576      	cmp	r6, lr
 8008f36:	f849 3b04 	str.w	r3, [r9], #4
 8008f3a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008f3e:	d8e5      	bhi.n	8008f0c <__mdiff+0x88>
 8008f40:	1b33      	subs	r3, r6, r4
 8008f42:	3b15      	subs	r3, #21
 8008f44:	f023 0303 	bic.w	r3, r3, #3
 8008f48:	3415      	adds	r4, #21
 8008f4a:	3304      	adds	r3, #4
 8008f4c:	42a6      	cmp	r6, r4
 8008f4e:	bf38      	it	cc
 8008f50:	2304      	movcc	r3, #4
 8008f52:	441d      	add	r5, r3
 8008f54:	445b      	add	r3, fp
 8008f56:	461e      	mov	r6, r3
 8008f58:	462c      	mov	r4, r5
 8008f5a:	4544      	cmp	r4, r8
 8008f5c:	d30e      	bcc.n	8008f7c <__mdiff+0xf8>
 8008f5e:	f108 0103 	add.w	r1, r8, #3
 8008f62:	1b49      	subs	r1, r1, r5
 8008f64:	f021 0103 	bic.w	r1, r1, #3
 8008f68:	3d03      	subs	r5, #3
 8008f6a:	45a8      	cmp	r8, r5
 8008f6c:	bf38      	it	cc
 8008f6e:	2100      	movcc	r1, #0
 8008f70:	440b      	add	r3, r1
 8008f72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008f76:	b191      	cbz	r1, 8008f9e <__mdiff+0x11a>
 8008f78:	6117      	str	r7, [r2, #16]
 8008f7a:	e79d      	b.n	8008eb8 <__mdiff+0x34>
 8008f7c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008f80:	46e6      	mov	lr, ip
 8008f82:	0c08      	lsrs	r0, r1, #16
 8008f84:	fa1c fc81 	uxtah	ip, ip, r1
 8008f88:	4471      	add	r1, lr
 8008f8a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008f8e:	b289      	uxth	r1, r1
 8008f90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008f94:	f846 1b04 	str.w	r1, [r6], #4
 8008f98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008f9c:	e7dd      	b.n	8008f5a <__mdiff+0xd6>
 8008f9e:	3f01      	subs	r7, #1
 8008fa0:	e7e7      	b.n	8008f72 <__mdiff+0xee>
 8008fa2:	bf00      	nop
 8008fa4:	08009ddf 	.word	0x08009ddf
 8008fa8:	08009e50 	.word	0x08009e50

08008fac <__ulp>:
 8008fac:	b082      	sub	sp, #8
 8008fae:	ed8d 0b00 	vstr	d0, [sp]
 8008fb2:	9a01      	ldr	r2, [sp, #4]
 8008fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8008ff4 <__ulp+0x48>)
 8008fb6:	4013      	ands	r3, r2
 8008fb8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	dc08      	bgt.n	8008fd2 <__ulp+0x26>
 8008fc0:	425b      	negs	r3, r3
 8008fc2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008fc6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008fca:	da04      	bge.n	8008fd6 <__ulp+0x2a>
 8008fcc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008fd0:	4113      	asrs	r3, r2
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	e008      	b.n	8008fe8 <__ulp+0x3c>
 8008fd6:	f1a2 0314 	sub.w	r3, r2, #20
 8008fda:	2b1e      	cmp	r3, #30
 8008fdc:	bfda      	itte	le
 8008fde:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008fe2:	40da      	lsrle	r2, r3
 8008fe4:	2201      	movgt	r2, #1
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	4619      	mov	r1, r3
 8008fea:	4610      	mov	r0, r2
 8008fec:	ec41 0b10 	vmov	d0, r0, r1
 8008ff0:	b002      	add	sp, #8
 8008ff2:	4770      	bx	lr
 8008ff4:	7ff00000 	.word	0x7ff00000

08008ff8 <__b2d>:
 8008ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ffc:	6906      	ldr	r6, [r0, #16]
 8008ffe:	f100 0814 	add.w	r8, r0, #20
 8009002:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009006:	1f37      	subs	r7, r6, #4
 8009008:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800900c:	4610      	mov	r0, r2
 800900e:	f7ff fd53 	bl	8008ab8 <__hi0bits>
 8009012:	f1c0 0320 	rsb	r3, r0, #32
 8009016:	280a      	cmp	r0, #10
 8009018:	600b      	str	r3, [r1, #0]
 800901a:	491b      	ldr	r1, [pc, #108]	@ (8009088 <__b2d+0x90>)
 800901c:	dc15      	bgt.n	800904a <__b2d+0x52>
 800901e:	f1c0 0c0b 	rsb	ip, r0, #11
 8009022:	fa22 f30c 	lsr.w	r3, r2, ip
 8009026:	45b8      	cmp	r8, r7
 8009028:	ea43 0501 	orr.w	r5, r3, r1
 800902c:	bf34      	ite	cc
 800902e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009032:	2300      	movcs	r3, #0
 8009034:	3015      	adds	r0, #21
 8009036:	fa02 f000 	lsl.w	r0, r2, r0
 800903a:	fa23 f30c 	lsr.w	r3, r3, ip
 800903e:	4303      	orrs	r3, r0
 8009040:	461c      	mov	r4, r3
 8009042:	ec45 4b10 	vmov	d0, r4, r5
 8009046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800904a:	45b8      	cmp	r8, r7
 800904c:	bf3a      	itte	cc
 800904e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009052:	f1a6 0708 	subcc.w	r7, r6, #8
 8009056:	2300      	movcs	r3, #0
 8009058:	380b      	subs	r0, #11
 800905a:	d012      	beq.n	8009082 <__b2d+0x8a>
 800905c:	f1c0 0120 	rsb	r1, r0, #32
 8009060:	fa23 f401 	lsr.w	r4, r3, r1
 8009064:	4082      	lsls	r2, r0
 8009066:	4322      	orrs	r2, r4
 8009068:	4547      	cmp	r7, r8
 800906a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800906e:	bf8c      	ite	hi
 8009070:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009074:	2200      	movls	r2, #0
 8009076:	4083      	lsls	r3, r0
 8009078:	40ca      	lsrs	r2, r1
 800907a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800907e:	4313      	orrs	r3, r2
 8009080:	e7de      	b.n	8009040 <__b2d+0x48>
 8009082:	ea42 0501 	orr.w	r5, r2, r1
 8009086:	e7db      	b.n	8009040 <__b2d+0x48>
 8009088:	3ff00000 	.word	0x3ff00000

0800908c <__d2b>:
 800908c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009090:	460f      	mov	r7, r1
 8009092:	2101      	movs	r1, #1
 8009094:	ec59 8b10 	vmov	r8, r9, d0
 8009098:	4616      	mov	r6, r2
 800909a:	f7ff fc1b 	bl	80088d4 <_Balloc>
 800909e:	4604      	mov	r4, r0
 80090a0:	b930      	cbnz	r0, 80090b0 <__d2b+0x24>
 80090a2:	4602      	mov	r2, r0
 80090a4:	4b23      	ldr	r3, [pc, #140]	@ (8009134 <__d2b+0xa8>)
 80090a6:	4824      	ldr	r0, [pc, #144]	@ (8009138 <__d2b+0xac>)
 80090a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80090ac:	f7fe ffa8 	bl	8008000 <__assert_func>
 80090b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80090b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80090b8:	b10d      	cbz	r5, 80090be <__d2b+0x32>
 80090ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80090be:	9301      	str	r3, [sp, #4]
 80090c0:	f1b8 0300 	subs.w	r3, r8, #0
 80090c4:	d023      	beq.n	800910e <__d2b+0x82>
 80090c6:	4668      	mov	r0, sp
 80090c8:	9300      	str	r3, [sp, #0]
 80090ca:	f7ff fd14 	bl	8008af6 <__lo0bits>
 80090ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80090d2:	b1d0      	cbz	r0, 800910a <__d2b+0x7e>
 80090d4:	f1c0 0320 	rsb	r3, r0, #32
 80090d8:	fa02 f303 	lsl.w	r3, r2, r3
 80090dc:	430b      	orrs	r3, r1
 80090de:	40c2      	lsrs	r2, r0
 80090e0:	6163      	str	r3, [r4, #20]
 80090e2:	9201      	str	r2, [sp, #4]
 80090e4:	9b01      	ldr	r3, [sp, #4]
 80090e6:	61a3      	str	r3, [r4, #24]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	bf0c      	ite	eq
 80090ec:	2201      	moveq	r2, #1
 80090ee:	2202      	movne	r2, #2
 80090f0:	6122      	str	r2, [r4, #16]
 80090f2:	b1a5      	cbz	r5, 800911e <__d2b+0x92>
 80090f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80090f8:	4405      	add	r5, r0
 80090fa:	603d      	str	r5, [r7, #0]
 80090fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009100:	6030      	str	r0, [r6, #0]
 8009102:	4620      	mov	r0, r4
 8009104:	b003      	add	sp, #12
 8009106:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800910a:	6161      	str	r1, [r4, #20]
 800910c:	e7ea      	b.n	80090e4 <__d2b+0x58>
 800910e:	a801      	add	r0, sp, #4
 8009110:	f7ff fcf1 	bl	8008af6 <__lo0bits>
 8009114:	9b01      	ldr	r3, [sp, #4]
 8009116:	6163      	str	r3, [r4, #20]
 8009118:	3020      	adds	r0, #32
 800911a:	2201      	movs	r2, #1
 800911c:	e7e8      	b.n	80090f0 <__d2b+0x64>
 800911e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009122:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009126:	6038      	str	r0, [r7, #0]
 8009128:	6918      	ldr	r0, [r3, #16]
 800912a:	f7ff fcc5 	bl	8008ab8 <__hi0bits>
 800912e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009132:	e7e5      	b.n	8009100 <__d2b+0x74>
 8009134:	08009ddf 	.word	0x08009ddf
 8009138:	08009e50 	.word	0x08009e50

0800913c <__ratio>:
 800913c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009140:	b085      	sub	sp, #20
 8009142:	e9cd 1000 	strd	r1, r0, [sp]
 8009146:	a902      	add	r1, sp, #8
 8009148:	f7ff ff56 	bl	8008ff8 <__b2d>
 800914c:	9800      	ldr	r0, [sp, #0]
 800914e:	a903      	add	r1, sp, #12
 8009150:	ec55 4b10 	vmov	r4, r5, d0
 8009154:	f7ff ff50 	bl	8008ff8 <__b2d>
 8009158:	9b01      	ldr	r3, [sp, #4]
 800915a:	6919      	ldr	r1, [r3, #16]
 800915c:	9b00      	ldr	r3, [sp, #0]
 800915e:	691b      	ldr	r3, [r3, #16]
 8009160:	1ac9      	subs	r1, r1, r3
 8009162:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009166:	1a9b      	subs	r3, r3, r2
 8009168:	ec5b ab10 	vmov	sl, fp, d0
 800916c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009170:	2b00      	cmp	r3, #0
 8009172:	bfce      	itee	gt
 8009174:	462a      	movgt	r2, r5
 8009176:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800917a:	465a      	movle	r2, fp
 800917c:	462f      	mov	r7, r5
 800917e:	46d9      	mov	r9, fp
 8009180:	bfcc      	ite	gt
 8009182:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009186:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800918a:	464b      	mov	r3, r9
 800918c:	4652      	mov	r2, sl
 800918e:	4620      	mov	r0, r4
 8009190:	4639      	mov	r1, r7
 8009192:	f7f7 fb63 	bl	800085c <__aeabi_ddiv>
 8009196:	ec41 0b10 	vmov	d0, r0, r1
 800919a:	b005      	add	sp, #20
 800919c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080091a0 <__copybits>:
 80091a0:	3901      	subs	r1, #1
 80091a2:	b570      	push	{r4, r5, r6, lr}
 80091a4:	1149      	asrs	r1, r1, #5
 80091a6:	6914      	ldr	r4, [r2, #16]
 80091a8:	3101      	adds	r1, #1
 80091aa:	f102 0314 	add.w	r3, r2, #20
 80091ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80091b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80091b6:	1f05      	subs	r5, r0, #4
 80091b8:	42a3      	cmp	r3, r4
 80091ba:	d30c      	bcc.n	80091d6 <__copybits+0x36>
 80091bc:	1aa3      	subs	r3, r4, r2
 80091be:	3b11      	subs	r3, #17
 80091c0:	f023 0303 	bic.w	r3, r3, #3
 80091c4:	3211      	adds	r2, #17
 80091c6:	42a2      	cmp	r2, r4
 80091c8:	bf88      	it	hi
 80091ca:	2300      	movhi	r3, #0
 80091cc:	4418      	add	r0, r3
 80091ce:	2300      	movs	r3, #0
 80091d0:	4288      	cmp	r0, r1
 80091d2:	d305      	bcc.n	80091e0 <__copybits+0x40>
 80091d4:	bd70      	pop	{r4, r5, r6, pc}
 80091d6:	f853 6b04 	ldr.w	r6, [r3], #4
 80091da:	f845 6f04 	str.w	r6, [r5, #4]!
 80091de:	e7eb      	b.n	80091b8 <__copybits+0x18>
 80091e0:	f840 3b04 	str.w	r3, [r0], #4
 80091e4:	e7f4      	b.n	80091d0 <__copybits+0x30>

080091e6 <__any_on>:
 80091e6:	f100 0214 	add.w	r2, r0, #20
 80091ea:	6900      	ldr	r0, [r0, #16]
 80091ec:	114b      	asrs	r3, r1, #5
 80091ee:	4298      	cmp	r0, r3
 80091f0:	b510      	push	{r4, lr}
 80091f2:	db11      	blt.n	8009218 <__any_on+0x32>
 80091f4:	dd0a      	ble.n	800920c <__any_on+0x26>
 80091f6:	f011 011f 	ands.w	r1, r1, #31
 80091fa:	d007      	beq.n	800920c <__any_on+0x26>
 80091fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009200:	fa24 f001 	lsr.w	r0, r4, r1
 8009204:	fa00 f101 	lsl.w	r1, r0, r1
 8009208:	428c      	cmp	r4, r1
 800920a:	d10b      	bne.n	8009224 <__any_on+0x3e>
 800920c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009210:	4293      	cmp	r3, r2
 8009212:	d803      	bhi.n	800921c <__any_on+0x36>
 8009214:	2000      	movs	r0, #0
 8009216:	bd10      	pop	{r4, pc}
 8009218:	4603      	mov	r3, r0
 800921a:	e7f7      	b.n	800920c <__any_on+0x26>
 800921c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009220:	2900      	cmp	r1, #0
 8009222:	d0f5      	beq.n	8009210 <__any_on+0x2a>
 8009224:	2001      	movs	r0, #1
 8009226:	e7f6      	b.n	8009216 <__any_on+0x30>

08009228 <__ascii_wctomb>:
 8009228:	4603      	mov	r3, r0
 800922a:	4608      	mov	r0, r1
 800922c:	b141      	cbz	r1, 8009240 <__ascii_wctomb+0x18>
 800922e:	2aff      	cmp	r2, #255	@ 0xff
 8009230:	d904      	bls.n	800923c <__ascii_wctomb+0x14>
 8009232:	228a      	movs	r2, #138	@ 0x8a
 8009234:	601a      	str	r2, [r3, #0]
 8009236:	f04f 30ff 	mov.w	r0, #4294967295
 800923a:	4770      	bx	lr
 800923c:	700a      	strb	r2, [r1, #0]
 800923e:	2001      	movs	r0, #1
 8009240:	4770      	bx	lr
	...

08009244 <__sflush_r>:
 8009244:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800924c:	0716      	lsls	r6, r2, #28
 800924e:	4605      	mov	r5, r0
 8009250:	460c      	mov	r4, r1
 8009252:	d454      	bmi.n	80092fe <__sflush_r+0xba>
 8009254:	684b      	ldr	r3, [r1, #4]
 8009256:	2b00      	cmp	r3, #0
 8009258:	dc02      	bgt.n	8009260 <__sflush_r+0x1c>
 800925a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800925c:	2b00      	cmp	r3, #0
 800925e:	dd48      	ble.n	80092f2 <__sflush_r+0xae>
 8009260:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009262:	2e00      	cmp	r6, #0
 8009264:	d045      	beq.n	80092f2 <__sflush_r+0xae>
 8009266:	2300      	movs	r3, #0
 8009268:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800926c:	682f      	ldr	r7, [r5, #0]
 800926e:	6a21      	ldr	r1, [r4, #32]
 8009270:	602b      	str	r3, [r5, #0]
 8009272:	d030      	beq.n	80092d6 <__sflush_r+0x92>
 8009274:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009276:	89a3      	ldrh	r3, [r4, #12]
 8009278:	0759      	lsls	r1, r3, #29
 800927a:	d505      	bpl.n	8009288 <__sflush_r+0x44>
 800927c:	6863      	ldr	r3, [r4, #4]
 800927e:	1ad2      	subs	r2, r2, r3
 8009280:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009282:	b10b      	cbz	r3, 8009288 <__sflush_r+0x44>
 8009284:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009286:	1ad2      	subs	r2, r2, r3
 8009288:	2300      	movs	r3, #0
 800928a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800928c:	6a21      	ldr	r1, [r4, #32]
 800928e:	4628      	mov	r0, r5
 8009290:	47b0      	blx	r6
 8009292:	1c43      	adds	r3, r0, #1
 8009294:	89a3      	ldrh	r3, [r4, #12]
 8009296:	d106      	bne.n	80092a6 <__sflush_r+0x62>
 8009298:	6829      	ldr	r1, [r5, #0]
 800929a:	291d      	cmp	r1, #29
 800929c:	d82b      	bhi.n	80092f6 <__sflush_r+0xb2>
 800929e:	4a2a      	ldr	r2, [pc, #168]	@ (8009348 <__sflush_r+0x104>)
 80092a0:	40ca      	lsrs	r2, r1
 80092a2:	07d6      	lsls	r6, r2, #31
 80092a4:	d527      	bpl.n	80092f6 <__sflush_r+0xb2>
 80092a6:	2200      	movs	r2, #0
 80092a8:	6062      	str	r2, [r4, #4]
 80092aa:	04d9      	lsls	r1, r3, #19
 80092ac:	6922      	ldr	r2, [r4, #16]
 80092ae:	6022      	str	r2, [r4, #0]
 80092b0:	d504      	bpl.n	80092bc <__sflush_r+0x78>
 80092b2:	1c42      	adds	r2, r0, #1
 80092b4:	d101      	bne.n	80092ba <__sflush_r+0x76>
 80092b6:	682b      	ldr	r3, [r5, #0]
 80092b8:	b903      	cbnz	r3, 80092bc <__sflush_r+0x78>
 80092ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80092bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092be:	602f      	str	r7, [r5, #0]
 80092c0:	b1b9      	cbz	r1, 80092f2 <__sflush_r+0xae>
 80092c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80092c6:	4299      	cmp	r1, r3
 80092c8:	d002      	beq.n	80092d0 <__sflush_r+0x8c>
 80092ca:	4628      	mov	r0, r5
 80092cc:	f7fe feb6 	bl	800803c <_free_r>
 80092d0:	2300      	movs	r3, #0
 80092d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80092d4:	e00d      	b.n	80092f2 <__sflush_r+0xae>
 80092d6:	2301      	movs	r3, #1
 80092d8:	4628      	mov	r0, r5
 80092da:	47b0      	blx	r6
 80092dc:	4602      	mov	r2, r0
 80092de:	1c50      	adds	r0, r2, #1
 80092e0:	d1c9      	bne.n	8009276 <__sflush_r+0x32>
 80092e2:	682b      	ldr	r3, [r5, #0]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d0c6      	beq.n	8009276 <__sflush_r+0x32>
 80092e8:	2b1d      	cmp	r3, #29
 80092ea:	d001      	beq.n	80092f0 <__sflush_r+0xac>
 80092ec:	2b16      	cmp	r3, #22
 80092ee:	d11e      	bne.n	800932e <__sflush_r+0xea>
 80092f0:	602f      	str	r7, [r5, #0]
 80092f2:	2000      	movs	r0, #0
 80092f4:	e022      	b.n	800933c <__sflush_r+0xf8>
 80092f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092fa:	b21b      	sxth	r3, r3
 80092fc:	e01b      	b.n	8009336 <__sflush_r+0xf2>
 80092fe:	690f      	ldr	r7, [r1, #16]
 8009300:	2f00      	cmp	r7, #0
 8009302:	d0f6      	beq.n	80092f2 <__sflush_r+0xae>
 8009304:	0793      	lsls	r3, r2, #30
 8009306:	680e      	ldr	r6, [r1, #0]
 8009308:	bf08      	it	eq
 800930a:	694b      	ldreq	r3, [r1, #20]
 800930c:	600f      	str	r7, [r1, #0]
 800930e:	bf18      	it	ne
 8009310:	2300      	movne	r3, #0
 8009312:	eba6 0807 	sub.w	r8, r6, r7
 8009316:	608b      	str	r3, [r1, #8]
 8009318:	f1b8 0f00 	cmp.w	r8, #0
 800931c:	dde9      	ble.n	80092f2 <__sflush_r+0xae>
 800931e:	6a21      	ldr	r1, [r4, #32]
 8009320:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009322:	4643      	mov	r3, r8
 8009324:	463a      	mov	r2, r7
 8009326:	4628      	mov	r0, r5
 8009328:	47b0      	blx	r6
 800932a:	2800      	cmp	r0, #0
 800932c:	dc08      	bgt.n	8009340 <__sflush_r+0xfc>
 800932e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009332:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009336:	81a3      	strh	r3, [r4, #12]
 8009338:	f04f 30ff 	mov.w	r0, #4294967295
 800933c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009340:	4407      	add	r7, r0
 8009342:	eba8 0800 	sub.w	r8, r8, r0
 8009346:	e7e7      	b.n	8009318 <__sflush_r+0xd4>
 8009348:	20400001 	.word	0x20400001

0800934c <_fflush_r>:
 800934c:	b538      	push	{r3, r4, r5, lr}
 800934e:	690b      	ldr	r3, [r1, #16]
 8009350:	4605      	mov	r5, r0
 8009352:	460c      	mov	r4, r1
 8009354:	b913      	cbnz	r3, 800935c <_fflush_r+0x10>
 8009356:	2500      	movs	r5, #0
 8009358:	4628      	mov	r0, r5
 800935a:	bd38      	pop	{r3, r4, r5, pc}
 800935c:	b118      	cbz	r0, 8009366 <_fflush_r+0x1a>
 800935e:	6a03      	ldr	r3, [r0, #32]
 8009360:	b90b      	cbnz	r3, 8009366 <_fflush_r+0x1a>
 8009362:	f7fe fcd1 	bl	8007d08 <__sinit>
 8009366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d0f3      	beq.n	8009356 <_fflush_r+0xa>
 800936e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009370:	07d0      	lsls	r0, r2, #31
 8009372:	d404      	bmi.n	800937e <_fflush_r+0x32>
 8009374:	0599      	lsls	r1, r3, #22
 8009376:	d402      	bmi.n	800937e <_fflush_r+0x32>
 8009378:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800937a:	f7fe fe26 	bl	8007fca <__retarget_lock_acquire_recursive>
 800937e:	4628      	mov	r0, r5
 8009380:	4621      	mov	r1, r4
 8009382:	f7ff ff5f 	bl	8009244 <__sflush_r>
 8009386:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009388:	07da      	lsls	r2, r3, #31
 800938a:	4605      	mov	r5, r0
 800938c:	d4e4      	bmi.n	8009358 <_fflush_r+0xc>
 800938e:	89a3      	ldrh	r3, [r4, #12]
 8009390:	059b      	lsls	r3, r3, #22
 8009392:	d4e1      	bmi.n	8009358 <_fflush_r+0xc>
 8009394:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009396:	f7fe fe19 	bl	8007fcc <__retarget_lock_release_recursive>
 800939a:	e7dd      	b.n	8009358 <_fflush_r+0xc>

0800939c <fiprintf>:
 800939c:	b40e      	push	{r1, r2, r3}
 800939e:	b503      	push	{r0, r1, lr}
 80093a0:	4601      	mov	r1, r0
 80093a2:	ab03      	add	r3, sp, #12
 80093a4:	4805      	ldr	r0, [pc, #20]	@ (80093bc <fiprintf+0x20>)
 80093a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80093aa:	6800      	ldr	r0, [r0, #0]
 80093ac:	9301      	str	r3, [sp, #4]
 80093ae:	f000 f85b 	bl	8009468 <_vfiprintf_r>
 80093b2:	b002      	add	sp, #8
 80093b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80093b8:	b003      	add	sp, #12
 80093ba:	4770      	bx	lr
 80093bc:	20000184 	.word	0x20000184

080093c0 <_sbrk_r>:
 80093c0:	b538      	push	{r3, r4, r5, lr}
 80093c2:	4d06      	ldr	r5, [pc, #24]	@ (80093dc <_sbrk_r+0x1c>)
 80093c4:	2300      	movs	r3, #0
 80093c6:	4604      	mov	r4, r0
 80093c8:	4608      	mov	r0, r1
 80093ca:	602b      	str	r3, [r5, #0]
 80093cc:	f7f9 fb10 	bl	80029f0 <_sbrk>
 80093d0:	1c43      	adds	r3, r0, #1
 80093d2:	d102      	bne.n	80093da <_sbrk_r+0x1a>
 80093d4:	682b      	ldr	r3, [r5, #0]
 80093d6:	b103      	cbz	r3, 80093da <_sbrk_r+0x1a>
 80093d8:	6023      	str	r3, [r4, #0]
 80093da:	bd38      	pop	{r3, r4, r5, pc}
 80093dc:	2000084c 	.word	0x2000084c

080093e0 <abort>:
 80093e0:	b508      	push	{r3, lr}
 80093e2:	2006      	movs	r0, #6
 80093e4:	f000 fba0 	bl	8009b28 <raise>
 80093e8:	2001      	movs	r0, #1
 80093ea:	f7f9 fa89 	bl	8002900 <_exit>

080093ee <_calloc_r>:
 80093ee:	b570      	push	{r4, r5, r6, lr}
 80093f0:	fba1 5402 	umull	r5, r4, r1, r2
 80093f4:	b934      	cbnz	r4, 8009404 <_calloc_r+0x16>
 80093f6:	4629      	mov	r1, r5
 80093f8:	f7ff f9ce 	bl	8008798 <_malloc_r>
 80093fc:	4606      	mov	r6, r0
 80093fe:	b928      	cbnz	r0, 800940c <_calloc_r+0x1e>
 8009400:	4630      	mov	r0, r6
 8009402:	bd70      	pop	{r4, r5, r6, pc}
 8009404:	220c      	movs	r2, #12
 8009406:	6002      	str	r2, [r0, #0]
 8009408:	2600      	movs	r6, #0
 800940a:	e7f9      	b.n	8009400 <_calloc_r+0x12>
 800940c:	462a      	mov	r2, r5
 800940e:	4621      	mov	r1, r4
 8009410:	f7fe fcf3 	bl	8007dfa <memset>
 8009414:	e7f4      	b.n	8009400 <_calloc_r+0x12>

08009416 <__sfputc_r>:
 8009416:	6893      	ldr	r3, [r2, #8]
 8009418:	3b01      	subs	r3, #1
 800941a:	2b00      	cmp	r3, #0
 800941c:	b410      	push	{r4}
 800941e:	6093      	str	r3, [r2, #8]
 8009420:	da08      	bge.n	8009434 <__sfputc_r+0x1e>
 8009422:	6994      	ldr	r4, [r2, #24]
 8009424:	42a3      	cmp	r3, r4
 8009426:	db01      	blt.n	800942c <__sfputc_r+0x16>
 8009428:	290a      	cmp	r1, #10
 800942a:	d103      	bne.n	8009434 <__sfputc_r+0x1e>
 800942c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009430:	f000 babe 	b.w	80099b0 <__swbuf_r>
 8009434:	6813      	ldr	r3, [r2, #0]
 8009436:	1c58      	adds	r0, r3, #1
 8009438:	6010      	str	r0, [r2, #0]
 800943a:	7019      	strb	r1, [r3, #0]
 800943c:	4608      	mov	r0, r1
 800943e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009442:	4770      	bx	lr

08009444 <__sfputs_r>:
 8009444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009446:	4606      	mov	r6, r0
 8009448:	460f      	mov	r7, r1
 800944a:	4614      	mov	r4, r2
 800944c:	18d5      	adds	r5, r2, r3
 800944e:	42ac      	cmp	r4, r5
 8009450:	d101      	bne.n	8009456 <__sfputs_r+0x12>
 8009452:	2000      	movs	r0, #0
 8009454:	e007      	b.n	8009466 <__sfputs_r+0x22>
 8009456:	f814 1b01 	ldrb.w	r1, [r4], #1
 800945a:	463a      	mov	r2, r7
 800945c:	4630      	mov	r0, r6
 800945e:	f7ff ffda 	bl	8009416 <__sfputc_r>
 8009462:	1c43      	adds	r3, r0, #1
 8009464:	d1f3      	bne.n	800944e <__sfputs_r+0xa>
 8009466:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009468 <_vfiprintf_r>:
 8009468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800946c:	460d      	mov	r5, r1
 800946e:	b09d      	sub	sp, #116	@ 0x74
 8009470:	4614      	mov	r4, r2
 8009472:	4698      	mov	r8, r3
 8009474:	4606      	mov	r6, r0
 8009476:	b118      	cbz	r0, 8009480 <_vfiprintf_r+0x18>
 8009478:	6a03      	ldr	r3, [r0, #32]
 800947a:	b90b      	cbnz	r3, 8009480 <_vfiprintf_r+0x18>
 800947c:	f7fe fc44 	bl	8007d08 <__sinit>
 8009480:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009482:	07d9      	lsls	r1, r3, #31
 8009484:	d405      	bmi.n	8009492 <_vfiprintf_r+0x2a>
 8009486:	89ab      	ldrh	r3, [r5, #12]
 8009488:	059a      	lsls	r2, r3, #22
 800948a:	d402      	bmi.n	8009492 <_vfiprintf_r+0x2a>
 800948c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800948e:	f7fe fd9c 	bl	8007fca <__retarget_lock_acquire_recursive>
 8009492:	89ab      	ldrh	r3, [r5, #12]
 8009494:	071b      	lsls	r3, r3, #28
 8009496:	d501      	bpl.n	800949c <_vfiprintf_r+0x34>
 8009498:	692b      	ldr	r3, [r5, #16]
 800949a:	b99b      	cbnz	r3, 80094c4 <_vfiprintf_r+0x5c>
 800949c:	4629      	mov	r1, r5
 800949e:	4630      	mov	r0, r6
 80094a0:	f000 fac4 	bl	8009a2c <__swsetup_r>
 80094a4:	b170      	cbz	r0, 80094c4 <_vfiprintf_r+0x5c>
 80094a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094a8:	07dc      	lsls	r4, r3, #31
 80094aa:	d504      	bpl.n	80094b6 <_vfiprintf_r+0x4e>
 80094ac:	f04f 30ff 	mov.w	r0, #4294967295
 80094b0:	b01d      	add	sp, #116	@ 0x74
 80094b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094b6:	89ab      	ldrh	r3, [r5, #12]
 80094b8:	0598      	lsls	r0, r3, #22
 80094ba:	d4f7      	bmi.n	80094ac <_vfiprintf_r+0x44>
 80094bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094be:	f7fe fd85 	bl	8007fcc <__retarget_lock_release_recursive>
 80094c2:	e7f3      	b.n	80094ac <_vfiprintf_r+0x44>
 80094c4:	2300      	movs	r3, #0
 80094c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80094c8:	2320      	movs	r3, #32
 80094ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80094ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80094d2:	2330      	movs	r3, #48	@ 0x30
 80094d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009684 <_vfiprintf_r+0x21c>
 80094d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80094dc:	f04f 0901 	mov.w	r9, #1
 80094e0:	4623      	mov	r3, r4
 80094e2:	469a      	mov	sl, r3
 80094e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094e8:	b10a      	cbz	r2, 80094ee <_vfiprintf_r+0x86>
 80094ea:	2a25      	cmp	r2, #37	@ 0x25
 80094ec:	d1f9      	bne.n	80094e2 <_vfiprintf_r+0x7a>
 80094ee:	ebba 0b04 	subs.w	fp, sl, r4
 80094f2:	d00b      	beq.n	800950c <_vfiprintf_r+0xa4>
 80094f4:	465b      	mov	r3, fp
 80094f6:	4622      	mov	r2, r4
 80094f8:	4629      	mov	r1, r5
 80094fa:	4630      	mov	r0, r6
 80094fc:	f7ff ffa2 	bl	8009444 <__sfputs_r>
 8009500:	3001      	adds	r0, #1
 8009502:	f000 80a7 	beq.w	8009654 <_vfiprintf_r+0x1ec>
 8009506:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009508:	445a      	add	r2, fp
 800950a:	9209      	str	r2, [sp, #36]	@ 0x24
 800950c:	f89a 3000 	ldrb.w	r3, [sl]
 8009510:	2b00      	cmp	r3, #0
 8009512:	f000 809f 	beq.w	8009654 <_vfiprintf_r+0x1ec>
 8009516:	2300      	movs	r3, #0
 8009518:	f04f 32ff 	mov.w	r2, #4294967295
 800951c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009520:	f10a 0a01 	add.w	sl, sl, #1
 8009524:	9304      	str	r3, [sp, #16]
 8009526:	9307      	str	r3, [sp, #28]
 8009528:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800952c:	931a      	str	r3, [sp, #104]	@ 0x68
 800952e:	4654      	mov	r4, sl
 8009530:	2205      	movs	r2, #5
 8009532:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009536:	4853      	ldr	r0, [pc, #332]	@ (8009684 <_vfiprintf_r+0x21c>)
 8009538:	f7f6 fe5a 	bl	80001f0 <memchr>
 800953c:	9a04      	ldr	r2, [sp, #16]
 800953e:	b9d8      	cbnz	r0, 8009578 <_vfiprintf_r+0x110>
 8009540:	06d1      	lsls	r1, r2, #27
 8009542:	bf44      	itt	mi
 8009544:	2320      	movmi	r3, #32
 8009546:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800954a:	0713      	lsls	r3, r2, #28
 800954c:	bf44      	itt	mi
 800954e:	232b      	movmi	r3, #43	@ 0x2b
 8009550:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009554:	f89a 3000 	ldrb.w	r3, [sl]
 8009558:	2b2a      	cmp	r3, #42	@ 0x2a
 800955a:	d015      	beq.n	8009588 <_vfiprintf_r+0x120>
 800955c:	9a07      	ldr	r2, [sp, #28]
 800955e:	4654      	mov	r4, sl
 8009560:	2000      	movs	r0, #0
 8009562:	f04f 0c0a 	mov.w	ip, #10
 8009566:	4621      	mov	r1, r4
 8009568:	f811 3b01 	ldrb.w	r3, [r1], #1
 800956c:	3b30      	subs	r3, #48	@ 0x30
 800956e:	2b09      	cmp	r3, #9
 8009570:	d94b      	bls.n	800960a <_vfiprintf_r+0x1a2>
 8009572:	b1b0      	cbz	r0, 80095a2 <_vfiprintf_r+0x13a>
 8009574:	9207      	str	r2, [sp, #28]
 8009576:	e014      	b.n	80095a2 <_vfiprintf_r+0x13a>
 8009578:	eba0 0308 	sub.w	r3, r0, r8
 800957c:	fa09 f303 	lsl.w	r3, r9, r3
 8009580:	4313      	orrs	r3, r2
 8009582:	9304      	str	r3, [sp, #16]
 8009584:	46a2      	mov	sl, r4
 8009586:	e7d2      	b.n	800952e <_vfiprintf_r+0xc6>
 8009588:	9b03      	ldr	r3, [sp, #12]
 800958a:	1d19      	adds	r1, r3, #4
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	9103      	str	r1, [sp, #12]
 8009590:	2b00      	cmp	r3, #0
 8009592:	bfbb      	ittet	lt
 8009594:	425b      	neglt	r3, r3
 8009596:	f042 0202 	orrlt.w	r2, r2, #2
 800959a:	9307      	strge	r3, [sp, #28]
 800959c:	9307      	strlt	r3, [sp, #28]
 800959e:	bfb8      	it	lt
 80095a0:	9204      	strlt	r2, [sp, #16]
 80095a2:	7823      	ldrb	r3, [r4, #0]
 80095a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80095a6:	d10a      	bne.n	80095be <_vfiprintf_r+0x156>
 80095a8:	7863      	ldrb	r3, [r4, #1]
 80095aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80095ac:	d132      	bne.n	8009614 <_vfiprintf_r+0x1ac>
 80095ae:	9b03      	ldr	r3, [sp, #12]
 80095b0:	1d1a      	adds	r2, r3, #4
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	9203      	str	r2, [sp, #12]
 80095b6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80095ba:	3402      	adds	r4, #2
 80095bc:	9305      	str	r3, [sp, #20]
 80095be:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009694 <_vfiprintf_r+0x22c>
 80095c2:	7821      	ldrb	r1, [r4, #0]
 80095c4:	2203      	movs	r2, #3
 80095c6:	4650      	mov	r0, sl
 80095c8:	f7f6 fe12 	bl	80001f0 <memchr>
 80095cc:	b138      	cbz	r0, 80095de <_vfiprintf_r+0x176>
 80095ce:	9b04      	ldr	r3, [sp, #16]
 80095d0:	eba0 000a 	sub.w	r0, r0, sl
 80095d4:	2240      	movs	r2, #64	@ 0x40
 80095d6:	4082      	lsls	r2, r0
 80095d8:	4313      	orrs	r3, r2
 80095da:	3401      	adds	r4, #1
 80095dc:	9304      	str	r3, [sp, #16]
 80095de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095e2:	4829      	ldr	r0, [pc, #164]	@ (8009688 <_vfiprintf_r+0x220>)
 80095e4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80095e8:	2206      	movs	r2, #6
 80095ea:	f7f6 fe01 	bl	80001f0 <memchr>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	d03f      	beq.n	8009672 <_vfiprintf_r+0x20a>
 80095f2:	4b26      	ldr	r3, [pc, #152]	@ (800968c <_vfiprintf_r+0x224>)
 80095f4:	bb1b      	cbnz	r3, 800963e <_vfiprintf_r+0x1d6>
 80095f6:	9b03      	ldr	r3, [sp, #12]
 80095f8:	3307      	adds	r3, #7
 80095fa:	f023 0307 	bic.w	r3, r3, #7
 80095fe:	3308      	adds	r3, #8
 8009600:	9303      	str	r3, [sp, #12]
 8009602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009604:	443b      	add	r3, r7
 8009606:	9309      	str	r3, [sp, #36]	@ 0x24
 8009608:	e76a      	b.n	80094e0 <_vfiprintf_r+0x78>
 800960a:	fb0c 3202 	mla	r2, ip, r2, r3
 800960e:	460c      	mov	r4, r1
 8009610:	2001      	movs	r0, #1
 8009612:	e7a8      	b.n	8009566 <_vfiprintf_r+0xfe>
 8009614:	2300      	movs	r3, #0
 8009616:	3401      	adds	r4, #1
 8009618:	9305      	str	r3, [sp, #20]
 800961a:	4619      	mov	r1, r3
 800961c:	f04f 0c0a 	mov.w	ip, #10
 8009620:	4620      	mov	r0, r4
 8009622:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009626:	3a30      	subs	r2, #48	@ 0x30
 8009628:	2a09      	cmp	r2, #9
 800962a:	d903      	bls.n	8009634 <_vfiprintf_r+0x1cc>
 800962c:	2b00      	cmp	r3, #0
 800962e:	d0c6      	beq.n	80095be <_vfiprintf_r+0x156>
 8009630:	9105      	str	r1, [sp, #20]
 8009632:	e7c4      	b.n	80095be <_vfiprintf_r+0x156>
 8009634:	fb0c 2101 	mla	r1, ip, r1, r2
 8009638:	4604      	mov	r4, r0
 800963a:	2301      	movs	r3, #1
 800963c:	e7f0      	b.n	8009620 <_vfiprintf_r+0x1b8>
 800963e:	ab03      	add	r3, sp, #12
 8009640:	9300      	str	r3, [sp, #0]
 8009642:	462a      	mov	r2, r5
 8009644:	4b12      	ldr	r3, [pc, #72]	@ (8009690 <_vfiprintf_r+0x228>)
 8009646:	a904      	add	r1, sp, #16
 8009648:	4630      	mov	r0, r6
 800964a:	f3af 8000 	nop.w
 800964e:	4607      	mov	r7, r0
 8009650:	1c78      	adds	r0, r7, #1
 8009652:	d1d6      	bne.n	8009602 <_vfiprintf_r+0x19a>
 8009654:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009656:	07d9      	lsls	r1, r3, #31
 8009658:	d405      	bmi.n	8009666 <_vfiprintf_r+0x1fe>
 800965a:	89ab      	ldrh	r3, [r5, #12]
 800965c:	059a      	lsls	r2, r3, #22
 800965e:	d402      	bmi.n	8009666 <_vfiprintf_r+0x1fe>
 8009660:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009662:	f7fe fcb3 	bl	8007fcc <__retarget_lock_release_recursive>
 8009666:	89ab      	ldrh	r3, [r5, #12]
 8009668:	065b      	lsls	r3, r3, #25
 800966a:	f53f af1f 	bmi.w	80094ac <_vfiprintf_r+0x44>
 800966e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009670:	e71e      	b.n	80094b0 <_vfiprintf_r+0x48>
 8009672:	ab03      	add	r3, sp, #12
 8009674:	9300      	str	r3, [sp, #0]
 8009676:	462a      	mov	r2, r5
 8009678:	4b05      	ldr	r3, [pc, #20]	@ (8009690 <_vfiprintf_r+0x228>)
 800967a:	a904      	add	r1, sp, #16
 800967c:	4630      	mov	r0, r6
 800967e:	f000 f879 	bl	8009774 <_printf_i>
 8009682:	e7e4      	b.n	800964e <_vfiprintf_r+0x1e6>
 8009684:	08009ea9 	.word	0x08009ea9
 8009688:	08009eb3 	.word	0x08009eb3
 800968c:	00000000 	.word	0x00000000
 8009690:	08009445 	.word	0x08009445
 8009694:	08009eaf 	.word	0x08009eaf

08009698 <_printf_common>:
 8009698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800969c:	4616      	mov	r6, r2
 800969e:	4698      	mov	r8, r3
 80096a0:	688a      	ldr	r2, [r1, #8]
 80096a2:	690b      	ldr	r3, [r1, #16]
 80096a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80096a8:	4293      	cmp	r3, r2
 80096aa:	bfb8      	it	lt
 80096ac:	4613      	movlt	r3, r2
 80096ae:	6033      	str	r3, [r6, #0]
 80096b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80096b4:	4607      	mov	r7, r0
 80096b6:	460c      	mov	r4, r1
 80096b8:	b10a      	cbz	r2, 80096be <_printf_common+0x26>
 80096ba:	3301      	adds	r3, #1
 80096bc:	6033      	str	r3, [r6, #0]
 80096be:	6823      	ldr	r3, [r4, #0]
 80096c0:	0699      	lsls	r1, r3, #26
 80096c2:	bf42      	ittt	mi
 80096c4:	6833      	ldrmi	r3, [r6, #0]
 80096c6:	3302      	addmi	r3, #2
 80096c8:	6033      	strmi	r3, [r6, #0]
 80096ca:	6825      	ldr	r5, [r4, #0]
 80096cc:	f015 0506 	ands.w	r5, r5, #6
 80096d0:	d106      	bne.n	80096e0 <_printf_common+0x48>
 80096d2:	f104 0a19 	add.w	sl, r4, #25
 80096d6:	68e3      	ldr	r3, [r4, #12]
 80096d8:	6832      	ldr	r2, [r6, #0]
 80096da:	1a9b      	subs	r3, r3, r2
 80096dc:	42ab      	cmp	r3, r5
 80096de:	dc26      	bgt.n	800972e <_printf_common+0x96>
 80096e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80096e4:	6822      	ldr	r2, [r4, #0]
 80096e6:	3b00      	subs	r3, #0
 80096e8:	bf18      	it	ne
 80096ea:	2301      	movne	r3, #1
 80096ec:	0692      	lsls	r2, r2, #26
 80096ee:	d42b      	bmi.n	8009748 <_printf_common+0xb0>
 80096f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80096f4:	4641      	mov	r1, r8
 80096f6:	4638      	mov	r0, r7
 80096f8:	47c8      	blx	r9
 80096fa:	3001      	adds	r0, #1
 80096fc:	d01e      	beq.n	800973c <_printf_common+0xa4>
 80096fe:	6823      	ldr	r3, [r4, #0]
 8009700:	6922      	ldr	r2, [r4, #16]
 8009702:	f003 0306 	and.w	r3, r3, #6
 8009706:	2b04      	cmp	r3, #4
 8009708:	bf02      	ittt	eq
 800970a:	68e5      	ldreq	r5, [r4, #12]
 800970c:	6833      	ldreq	r3, [r6, #0]
 800970e:	1aed      	subeq	r5, r5, r3
 8009710:	68a3      	ldr	r3, [r4, #8]
 8009712:	bf0c      	ite	eq
 8009714:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009718:	2500      	movne	r5, #0
 800971a:	4293      	cmp	r3, r2
 800971c:	bfc4      	itt	gt
 800971e:	1a9b      	subgt	r3, r3, r2
 8009720:	18ed      	addgt	r5, r5, r3
 8009722:	2600      	movs	r6, #0
 8009724:	341a      	adds	r4, #26
 8009726:	42b5      	cmp	r5, r6
 8009728:	d11a      	bne.n	8009760 <_printf_common+0xc8>
 800972a:	2000      	movs	r0, #0
 800972c:	e008      	b.n	8009740 <_printf_common+0xa8>
 800972e:	2301      	movs	r3, #1
 8009730:	4652      	mov	r2, sl
 8009732:	4641      	mov	r1, r8
 8009734:	4638      	mov	r0, r7
 8009736:	47c8      	blx	r9
 8009738:	3001      	adds	r0, #1
 800973a:	d103      	bne.n	8009744 <_printf_common+0xac>
 800973c:	f04f 30ff 	mov.w	r0, #4294967295
 8009740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009744:	3501      	adds	r5, #1
 8009746:	e7c6      	b.n	80096d6 <_printf_common+0x3e>
 8009748:	18e1      	adds	r1, r4, r3
 800974a:	1c5a      	adds	r2, r3, #1
 800974c:	2030      	movs	r0, #48	@ 0x30
 800974e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009752:	4422      	add	r2, r4
 8009754:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009758:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800975c:	3302      	adds	r3, #2
 800975e:	e7c7      	b.n	80096f0 <_printf_common+0x58>
 8009760:	2301      	movs	r3, #1
 8009762:	4622      	mov	r2, r4
 8009764:	4641      	mov	r1, r8
 8009766:	4638      	mov	r0, r7
 8009768:	47c8      	blx	r9
 800976a:	3001      	adds	r0, #1
 800976c:	d0e6      	beq.n	800973c <_printf_common+0xa4>
 800976e:	3601      	adds	r6, #1
 8009770:	e7d9      	b.n	8009726 <_printf_common+0x8e>
	...

08009774 <_printf_i>:
 8009774:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009778:	7e0f      	ldrb	r7, [r1, #24]
 800977a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800977c:	2f78      	cmp	r7, #120	@ 0x78
 800977e:	4691      	mov	r9, r2
 8009780:	4680      	mov	r8, r0
 8009782:	460c      	mov	r4, r1
 8009784:	469a      	mov	sl, r3
 8009786:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800978a:	d807      	bhi.n	800979c <_printf_i+0x28>
 800978c:	2f62      	cmp	r7, #98	@ 0x62
 800978e:	d80a      	bhi.n	80097a6 <_printf_i+0x32>
 8009790:	2f00      	cmp	r7, #0
 8009792:	f000 80d1 	beq.w	8009938 <_printf_i+0x1c4>
 8009796:	2f58      	cmp	r7, #88	@ 0x58
 8009798:	f000 80b8 	beq.w	800990c <_printf_i+0x198>
 800979c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80097a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80097a4:	e03a      	b.n	800981c <_printf_i+0xa8>
 80097a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80097aa:	2b15      	cmp	r3, #21
 80097ac:	d8f6      	bhi.n	800979c <_printf_i+0x28>
 80097ae:	a101      	add	r1, pc, #4	@ (adr r1, 80097b4 <_printf_i+0x40>)
 80097b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80097b4:	0800980d 	.word	0x0800980d
 80097b8:	08009821 	.word	0x08009821
 80097bc:	0800979d 	.word	0x0800979d
 80097c0:	0800979d 	.word	0x0800979d
 80097c4:	0800979d 	.word	0x0800979d
 80097c8:	0800979d 	.word	0x0800979d
 80097cc:	08009821 	.word	0x08009821
 80097d0:	0800979d 	.word	0x0800979d
 80097d4:	0800979d 	.word	0x0800979d
 80097d8:	0800979d 	.word	0x0800979d
 80097dc:	0800979d 	.word	0x0800979d
 80097e0:	0800991f 	.word	0x0800991f
 80097e4:	0800984b 	.word	0x0800984b
 80097e8:	080098d9 	.word	0x080098d9
 80097ec:	0800979d 	.word	0x0800979d
 80097f0:	0800979d 	.word	0x0800979d
 80097f4:	08009941 	.word	0x08009941
 80097f8:	0800979d 	.word	0x0800979d
 80097fc:	0800984b 	.word	0x0800984b
 8009800:	0800979d 	.word	0x0800979d
 8009804:	0800979d 	.word	0x0800979d
 8009808:	080098e1 	.word	0x080098e1
 800980c:	6833      	ldr	r3, [r6, #0]
 800980e:	1d1a      	adds	r2, r3, #4
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	6032      	str	r2, [r6, #0]
 8009814:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009818:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800981c:	2301      	movs	r3, #1
 800981e:	e09c      	b.n	800995a <_printf_i+0x1e6>
 8009820:	6833      	ldr	r3, [r6, #0]
 8009822:	6820      	ldr	r0, [r4, #0]
 8009824:	1d19      	adds	r1, r3, #4
 8009826:	6031      	str	r1, [r6, #0]
 8009828:	0606      	lsls	r6, r0, #24
 800982a:	d501      	bpl.n	8009830 <_printf_i+0xbc>
 800982c:	681d      	ldr	r5, [r3, #0]
 800982e:	e003      	b.n	8009838 <_printf_i+0xc4>
 8009830:	0645      	lsls	r5, r0, #25
 8009832:	d5fb      	bpl.n	800982c <_printf_i+0xb8>
 8009834:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009838:	2d00      	cmp	r5, #0
 800983a:	da03      	bge.n	8009844 <_printf_i+0xd0>
 800983c:	232d      	movs	r3, #45	@ 0x2d
 800983e:	426d      	negs	r5, r5
 8009840:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009844:	4858      	ldr	r0, [pc, #352]	@ (80099a8 <_printf_i+0x234>)
 8009846:	230a      	movs	r3, #10
 8009848:	e011      	b.n	800986e <_printf_i+0xfa>
 800984a:	6821      	ldr	r1, [r4, #0]
 800984c:	6833      	ldr	r3, [r6, #0]
 800984e:	0608      	lsls	r0, r1, #24
 8009850:	f853 5b04 	ldr.w	r5, [r3], #4
 8009854:	d402      	bmi.n	800985c <_printf_i+0xe8>
 8009856:	0649      	lsls	r1, r1, #25
 8009858:	bf48      	it	mi
 800985a:	b2ad      	uxthmi	r5, r5
 800985c:	2f6f      	cmp	r7, #111	@ 0x6f
 800985e:	4852      	ldr	r0, [pc, #328]	@ (80099a8 <_printf_i+0x234>)
 8009860:	6033      	str	r3, [r6, #0]
 8009862:	bf14      	ite	ne
 8009864:	230a      	movne	r3, #10
 8009866:	2308      	moveq	r3, #8
 8009868:	2100      	movs	r1, #0
 800986a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800986e:	6866      	ldr	r6, [r4, #4]
 8009870:	60a6      	str	r6, [r4, #8]
 8009872:	2e00      	cmp	r6, #0
 8009874:	db05      	blt.n	8009882 <_printf_i+0x10e>
 8009876:	6821      	ldr	r1, [r4, #0]
 8009878:	432e      	orrs	r6, r5
 800987a:	f021 0104 	bic.w	r1, r1, #4
 800987e:	6021      	str	r1, [r4, #0]
 8009880:	d04b      	beq.n	800991a <_printf_i+0x1a6>
 8009882:	4616      	mov	r6, r2
 8009884:	fbb5 f1f3 	udiv	r1, r5, r3
 8009888:	fb03 5711 	mls	r7, r3, r1, r5
 800988c:	5dc7      	ldrb	r7, [r0, r7]
 800988e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009892:	462f      	mov	r7, r5
 8009894:	42bb      	cmp	r3, r7
 8009896:	460d      	mov	r5, r1
 8009898:	d9f4      	bls.n	8009884 <_printf_i+0x110>
 800989a:	2b08      	cmp	r3, #8
 800989c:	d10b      	bne.n	80098b6 <_printf_i+0x142>
 800989e:	6823      	ldr	r3, [r4, #0]
 80098a0:	07df      	lsls	r7, r3, #31
 80098a2:	d508      	bpl.n	80098b6 <_printf_i+0x142>
 80098a4:	6923      	ldr	r3, [r4, #16]
 80098a6:	6861      	ldr	r1, [r4, #4]
 80098a8:	4299      	cmp	r1, r3
 80098aa:	bfde      	ittt	le
 80098ac:	2330      	movle	r3, #48	@ 0x30
 80098ae:	f806 3c01 	strble.w	r3, [r6, #-1]
 80098b2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80098b6:	1b92      	subs	r2, r2, r6
 80098b8:	6122      	str	r2, [r4, #16]
 80098ba:	f8cd a000 	str.w	sl, [sp]
 80098be:	464b      	mov	r3, r9
 80098c0:	aa03      	add	r2, sp, #12
 80098c2:	4621      	mov	r1, r4
 80098c4:	4640      	mov	r0, r8
 80098c6:	f7ff fee7 	bl	8009698 <_printf_common>
 80098ca:	3001      	adds	r0, #1
 80098cc:	d14a      	bne.n	8009964 <_printf_i+0x1f0>
 80098ce:	f04f 30ff 	mov.w	r0, #4294967295
 80098d2:	b004      	add	sp, #16
 80098d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098d8:	6823      	ldr	r3, [r4, #0]
 80098da:	f043 0320 	orr.w	r3, r3, #32
 80098de:	6023      	str	r3, [r4, #0]
 80098e0:	4832      	ldr	r0, [pc, #200]	@ (80099ac <_printf_i+0x238>)
 80098e2:	2778      	movs	r7, #120	@ 0x78
 80098e4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	6831      	ldr	r1, [r6, #0]
 80098ec:	061f      	lsls	r7, r3, #24
 80098ee:	f851 5b04 	ldr.w	r5, [r1], #4
 80098f2:	d402      	bmi.n	80098fa <_printf_i+0x186>
 80098f4:	065f      	lsls	r7, r3, #25
 80098f6:	bf48      	it	mi
 80098f8:	b2ad      	uxthmi	r5, r5
 80098fa:	6031      	str	r1, [r6, #0]
 80098fc:	07d9      	lsls	r1, r3, #31
 80098fe:	bf44      	itt	mi
 8009900:	f043 0320 	orrmi.w	r3, r3, #32
 8009904:	6023      	strmi	r3, [r4, #0]
 8009906:	b11d      	cbz	r5, 8009910 <_printf_i+0x19c>
 8009908:	2310      	movs	r3, #16
 800990a:	e7ad      	b.n	8009868 <_printf_i+0xf4>
 800990c:	4826      	ldr	r0, [pc, #152]	@ (80099a8 <_printf_i+0x234>)
 800990e:	e7e9      	b.n	80098e4 <_printf_i+0x170>
 8009910:	6823      	ldr	r3, [r4, #0]
 8009912:	f023 0320 	bic.w	r3, r3, #32
 8009916:	6023      	str	r3, [r4, #0]
 8009918:	e7f6      	b.n	8009908 <_printf_i+0x194>
 800991a:	4616      	mov	r6, r2
 800991c:	e7bd      	b.n	800989a <_printf_i+0x126>
 800991e:	6833      	ldr	r3, [r6, #0]
 8009920:	6825      	ldr	r5, [r4, #0]
 8009922:	6961      	ldr	r1, [r4, #20]
 8009924:	1d18      	adds	r0, r3, #4
 8009926:	6030      	str	r0, [r6, #0]
 8009928:	062e      	lsls	r6, r5, #24
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	d501      	bpl.n	8009932 <_printf_i+0x1be>
 800992e:	6019      	str	r1, [r3, #0]
 8009930:	e002      	b.n	8009938 <_printf_i+0x1c4>
 8009932:	0668      	lsls	r0, r5, #25
 8009934:	d5fb      	bpl.n	800992e <_printf_i+0x1ba>
 8009936:	8019      	strh	r1, [r3, #0]
 8009938:	2300      	movs	r3, #0
 800993a:	6123      	str	r3, [r4, #16]
 800993c:	4616      	mov	r6, r2
 800993e:	e7bc      	b.n	80098ba <_printf_i+0x146>
 8009940:	6833      	ldr	r3, [r6, #0]
 8009942:	1d1a      	adds	r2, r3, #4
 8009944:	6032      	str	r2, [r6, #0]
 8009946:	681e      	ldr	r6, [r3, #0]
 8009948:	6862      	ldr	r2, [r4, #4]
 800994a:	2100      	movs	r1, #0
 800994c:	4630      	mov	r0, r6
 800994e:	f7f6 fc4f 	bl	80001f0 <memchr>
 8009952:	b108      	cbz	r0, 8009958 <_printf_i+0x1e4>
 8009954:	1b80      	subs	r0, r0, r6
 8009956:	6060      	str	r0, [r4, #4]
 8009958:	6863      	ldr	r3, [r4, #4]
 800995a:	6123      	str	r3, [r4, #16]
 800995c:	2300      	movs	r3, #0
 800995e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009962:	e7aa      	b.n	80098ba <_printf_i+0x146>
 8009964:	6923      	ldr	r3, [r4, #16]
 8009966:	4632      	mov	r2, r6
 8009968:	4649      	mov	r1, r9
 800996a:	4640      	mov	r0, r8
 800996c:	47d0      	blx	sl
 800996e:	3001      	adds	r0, #1
 8009970:	d0ad      	beq.n	80098ce <_printf_i+0x15a>
 8009972:	6823      	ldr	r3, [r4, #0]
 8009974:	079b      	lsls	r3, r3, #30
 8009976:	d413      	bmi.n	80099a0 <_printf_i+0x22c>
 8009978:	68e0      	ldr	r0, [r4, #12]
 800997a:	9b03      	ldr	r3, [sp, #12]
 800997c:	4298      	cmp	r0, r3
 800997e:	bfb8      	it	lt
 8009980:	4618      	movlt	r0, r3
 8009982:	e7a6      	b.n	80098d2 <_printf_i+0x15e>
 8009984:	2301      	movs	r3, #1
 8009986:	4632      	mov	r2, r6
 8009988:	4649      	mov	r1, r9
 800998a:	4640      	mov	r0, r8
 800998c:	47d0      	blx	sl
 800998e:	3001      	adds	r0, #1
 8009990:	d09d      	beq.n	80098ce <_printf_i+0x15a>
 8009992:	3501      	adds	r5, #1
 8009994:	68e3      	ldr	r3, [r4, #12]
 8009996:	9903      	ldr	r1, [sp, #12]
 8009998:	1a5b      	subs	r3, r3, r1
 800999a:	42ab      	cmp	r3, r5
 800999c:	dcf2      	bgt.n	8009984 <_printf_i+0x210>
 800999e:	e7eb      	b.n	8009978 <_printf_i+0x204>
 80099a0:	2500      	movs	r5, #0
 80099a2:	f104 0619 	add.w	r6, r4, #25
 80099a6:	e7f5      	b.n	8009994 <_printf_i+0x220>
 80099a8:	08009eba 	.word	0x08009eba
 80099ac:	08009ecb 	.word	0x08009ecb

080099b0 <__swbuf_r>:
 80099b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099b2:	460e      	mov	r6, r1
 80099b4:	4614      	mov	r4, r2
 80099b6:	4605      	mov	r5, r0
 80099b8:	b118      	cbz	r0, 80099c2 <__swbuf_r+0x12>
 80099ba:	6a03      	ldr	r3, [r0, #32]
 80099bc:	b90b      	cbnz	r3, 80099c2 <__swbuf_r+0x12>
 80099be:	f7fe f9a3 	bl	8007d08 <__sinit>
 80099c2:	69a3      	ldr	r3, [r4, #24]
 80099c4:	60a3      	str	r3, [r4, #8]
 80099c6:	89a3      	ldrh	r3, [r4, #12]
 80099c8:	071a      	lsls	r2, r3, #28
 80099ca:	d501      	bpl.n	80099d0 <__swbuf_r+0x20>
 80099cc:	6923      	ldr	r3, [r4, #16]
 80099ce:	b943      	cbnz	r3, 80099e2 <__swbuf_r+0x32>
 80099d0:	4621      	mov	r1, r4
 80099d2:	4628      	mov	r0, r5
 80099d4:	f000 f82a 	bl	8009a2c <__swsetup_r>
 80099d8:	b118      	cbz	r0, 80099e2 <__swbuf_r+0x32>
 80099da:	f04f 37ff 	mov.w	r7, #4294967295
 80099de:	4638      	mov	r0, r7
 80099e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099e2:	6823      	ldr	r3, [r4, #0]
 80099e4:	6922      	ldr	r2, [r4, #16]
 80099e6:	1a98      	subs	r0, r3, r2
 80099e8:	6963      	ldr	r3, [r4, #20]
 80099ea:	b2f6      	uxtb	r6, r6
 80099ec:	4283      	cmp	r3, r0
 80099ee:	4637      	mov	r7, r6
 80099f0:	dc05      	bgt.n	80099fe <__swbuf_r+0x4e>
 80099f2:	4621      	mov	r1, r4
 80099f4:	4628      	mov	r0, r5
 80099f6:	f7ff fca9 	bl	800934c <_fflush_r>
 80099fa:	2800      	cmp	r0, #0
 80099fc:	d1ed      	bne.n	80099da <__swbuf_r+0x2a>
 80099fe:	68a3      	ldr	r3, [r4, #8]
 8009a00:	3b01      	subs	r3, #1
 8009a02:	60a3      	str	r3, [r4, #8]
 8009a04:	6823      	ldr	r3, [r4, #0]
 8009a06:	1c5a      	adds	r2, r3, #1
 8009a08:	6022      	str	r2, [r4, #0]
 8009a0a:	701e      	strb	r6, [r3, #0]
 8009a0c:	6962      	ldr	r2, [r4, #20]
 8009a0e:	1c43      	adds	r3, r0, #1
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d004      	beq.n	8009a1e <__swbuf_r+0x6e>
 8009a14:	89a3      	ldrh	r3, [r4, #12]
 8009a16:	07db      	lsls	r3, r3, #31
 8009a18:	d5e1      	bpl.n	80099de <__swbuf_r+0x2e>
 8009a1a:	2e0a      	cmp	r6, #10
 8009a1c:	d1df      	bne.n	80099de <__swbuf_r+0x2e>
 8009a1e:	4621      	mov	r1, r4
 8009a20:	4628      	mov	r0, r5
 8009a22:	f7ff fc93 	bl	800934c <_fflush_r>
 8009a26:	2800      	cmp	r0, #0
 8009a28:	d0d9      	beq.n	80099de <__swbuf_r+0x2e>
 8009a2a:	e7d6      	b.n	80099da <__swbuf_r+0x2a>

08009a2c <__swsetup_r>:
 8009a2c:	b538      	push	{r3, r4, r5, lr}
 8009a2e:	4b29      	ldr	r3, [pc, #164]	@ (8009ad4 <__swsetup_r+0xa8>)
 8009a30:	4605      	mov	r5, r0
 8009a32:	6818      	ldr	r0, [r3, #0]
 8009a34:	460c      	mov	r4, r1
 8009a36:	b118      	cbz	r0, 8009a40 <__swsetup_r+0x14>
 8009a38:	6a03      	ldr	r3, [r0, #32]
 8009a3a:	b90b      	cbnz	r3, 8009a40 <__swsetup_r+0x14>
 8009a3c:	f7fe f964 	bl	8007d08 <__sinit>
 8009a40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a44:	0719      	lsls	r1, r3, #28
 8009a46:	d422      	bmi.n	8009a8e <__swsetup_r+0x62>
 8009a48:	06da      	lsls	r2, r3, #27
 8009a4a:	d407      	bmi.n	8009a5c <__swsetup_r+0x30>
 8009a4c:	2209      	movs	r2, #9
 8009a4e:	602a      	str	r2, [r5, #0]
 8009a50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a54:	81a3      	strh	r3, [r4, #12]
 8009a56:	f04f 30ff 	mov.w	r0, #4294967295
 8009a5a:	e033      	b.n	8009ac4 <__swsetup_r+0x98>
 8009a5c:	0758      	lsls	r0, r3, #29
 8009a5e:	d512      	bpl.n	8009a86 <__swsetup_r+0x5a>
 8009a60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a62:	b141      	cbz	r1, 8009a76 <__swsetup_r+0x4a>
 8009a64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a68:	4299      	cmp	r1, r3
 8009a6a:	d002      	beq.n	8009a72 <__swsetup_r+0x46>
 8009a6c:	4628      	mov	r0, r5
 8009a6e:	f7fe fae5 	bl	800803c <_free_r>
 8009a72:	2300      	movs	r3, #0
 8009a74:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a76:	89a3      	ldrh	r3, [r4, #12]
 8009a78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009a7c:	81a3      	strh	r3, [r4, #12]
 8009a7e:	2300      	movs	r3, #0
 8009a80:	6063      	str	r3, [r4, #4]
 8009a82:	6923      	ldr	r3, [r4, #16]
 8009a84:	6023      	str	r3, [r4, #0]
 8009a86:	89a3      	ldrh	r3, [r4, #12]
 8009a88:	f043 0308 	orr.w	r3, r3, #8
 8009a8c:	81a3      	strh	r3, [r4, #12]
 8009a8e:	6923      	ldr	r3, [r4, #16]
 8009a90:	b94b      	cbnz	r3, 8009aa6 <__swsetup_r+0x7a>
 8009a92:	89a3      	ldrh	r3, [r4, #12]
 8009a94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009a98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a9c:	d003      	beq.n	8009aa6 <__swsetup_r+0x7a>
 8009a9e:	4621      	mov	r1, r4
 8009aa0:	4628      	mov	r0, r5
 8009aa2:	f000 f883 	bl	8009bac <__smakebuf_r>
 8009aa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009aaa:	f013 0201 	ands.w	r2, r3, #1
 8009aae:	d00a      	beq.n	8009ac6 <__swsetup_r+0x9a>
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	60a2      	str	r2, [r4, #8]
 8009ab4:	6962      	ldr	r2, [r4, #20]
 8009ab6:	4252      	negs	r2, r2
 8009ab8:	61a2      	str	r2, [r4, #24]
 8009aba:	6922      	ldr	r2, [r4, #16]
 8009abc:	b942      	cbnz	r2, 8009ad0 <__swsetup_r+0xa4>
 8009abe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009ac2:	d1c5      	bne.n	8009a50 <__swsetup_r+0x24>
 8009ac4:	bd38      	pop	{r3, r4, r5, pc}
 8009ac6:	0799      	lsls	r1, r3, #30
 8009ac8:	bf58      	it	pl
 8009aca:	6962      	ldrpl	r2, [r4, #20]
 8009acc:	60a2      	str	r2, [r4, #8]
 8009ace:	e7f4      	b.n	8009aba <__swsetup_r+0x8e>
 8009ad0:	2000      	movs	r0, #0
 8009ad2:	e7f7      	b.n	8009ac4 <__swsetup_r+0x98>
 8009ad4:	20000184 	.word	0x20000184

08009ad8 <_raise_r>:
 8009ad8:	291f      	cmp	r1, #31
 8009ada:	b538      	push	{r3, r4, r5, lr}
 8009adc:	4605      	mov	r5, r0
 8009ade:	460c      	mov	r4, r1
 8009ae0:	d904      	bls.n	8009aec <_raise_r+0x14>
 8009ae2:	2316      	movs	r3, #22
 8009ae4:	6003      	str	r3, [r0, #0]
 8009ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8009aea:	bd38      	pop	{r3, r4, r5, pc}
 8009aec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009aee:	b112      	cbz	r2, 8009af6 <_raise_r+0x1e>
 8009af0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009af4:	b94b      	cbnz	r3, 8009b0a <_raise_r+0x32>
 8009af6:	4628      	mov	r0, r5
 8009af8:	f000 f830 	bl	8009b5c <_getpid_r>
 8009afc:	4622      	mov	r2, r4
 8009afe:	4601      	mov	r1, r0
 8009b00:	4628      	mov	r0, r5
 8009b02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b06:	f000 b817 	b.w	8009b38 <_kill_r>
 8009b0a:	2b01      	cmp	r3, #1
 8009b0c:	d00a      	beq.n	8009b24 <_raise_r+0x4c>
 8009b0e:	1c59      	adds	r1, r3, #1
 8009b10:	d103      	bne.n	8009b1a <_raise_r+0x42>
 8009b12:	2316      	movs	r3, #22
 8009b14:	6003      	str	r3, [r0, #0]
 8009b16:	2001      	movs	r0, #1
 8009b18:	e7e7      	b.n	8009aea <_raise_r+0x12>
 8009b1a:	2100      	movs	r1, #0
 8009b1c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009b20:	4620      	mov	r0, r4
 8009b22:	4798      	blx	r3
 8009b24:	2000      	movs	r0, #0
 8009b26:	e7e0      	b.n	8009aea <_raise_r+0x12>

08009b28 <raise>:
 8009b28:	4b02      	ldr	r3, [pc, #8]	@ (8009b34 <raise+0xc>)
 8009b2a:	4601      	mov	r1, r0
 8009b2c:	6818      	ldr	r0, [r3, #0]
 8009b2e:	f7ff bfd3 	b.w	8009ad8 <_raise_r>
 8009b32:	bf00      	nop
 8009b34:	20000184 	.word	0x20000184

08009b38 <_kill_r>:
 8009b38:	b538      	push	{r3, r4, r5, lr}
 8009b3a:	4d07      	ldr	r5, [pc, #28]	@ (8009b58 <_kill_r+0x20>)
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	4604      	mov	r4, r0
 8009b40:	4608      	mov	r0, r1
 8009b42:	4611      	mov	r1, r2
 8009b44:	602b      	str	r3, [r5, #0]
 8009b46:	f7f8 fecb 	bl	80028e0 <_kill>
 8009b4a:	1c43      	adds	r3, r0, #1
 8009b4c:	d102      	bne.n	8009b54 <_kill_r+0x1c>
 8009b4e:	682b      	ldr	r3, [r5, #0]
 8009b50:	b103      	cbz	r3, 8009b54 <_kill_r+0x1c>
 8009b52:	6023      	str	r3, [r4, #0]
 8009b54:	bd38      	pop	{r3, r4, r5, pc}
 8009b56:	bf00      	nop
 8009b58:	2000084c 	.word	0x2000084c

08009b5c <_getpid_r>:
 8009b5c:	f7f8 beb8 	b.w	80028d0 <_getpid>

08009b60 <__swhatbuf_r>:
 8009b60:	b570      	push	{r4, r5, r6, lr}
 8009b62:	460c      	mov	r4, r1
 8009b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b68:	2900      	cmp	r1, #0
 8009b6a:	b096      	sub	sp, #88	@ 0x58
 8009b6c:	4615      	mov	r5, r2
 8009b6e:	461e      	mov	r6, r3
 8009b70:	da0d      	bge.n	8009b8e <__swhatbuf_r+0x2e>
 8009b72:	89a3      	ldrh	r3, [r4, #12]
 8009b74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009b78:	f04f 0100 	mov.w	r1, #0
 8009b7c:	bf14      	ite	ne
 8009b7e:	2340      	movne	r3, #64	@ 0x40
 8009b80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009b84:	2000      	movs	r0, #0
 8009b86:	6031      	str	r1, [r6, #0]
 8009b88:	602b      	str	r3, [r5, #0]
 8009b8a:	b016      	add	sp, #88	@ 0x58
 8009b8c:	bd70      	pop	{r4, r5, r6, pc}
 8009b8e:	466a      	mov	r2, sp
 8009b90:	f000 f848 	bl	8009c24 <_fstat_r>
 8009b94:	2800      	cmp	r0, #0
 8009b96:	dbec      	blt.n	8009b72 <__swhatbuf_r+0x12>
 8009b98:	9901      	ldr	r1, [sp, #4]
 8009b9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009b9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009ba2:	4259      	negs	r1, r3
 8009ba4:	4159      	adcs	r1, r3
 8009ba6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009baa:	e7eb      	b.n	8009b84 <__swhatbuf_r+0x24>

08009bac <__smakebuf_r>:
 8009bac:	898b      	ldrh	r3, [r1, #12]
 8009bae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009bb0:	079d      	lsls	r5, r3, #30
 8009bb2:	4606      	mov	r6, r0
 8009bb4:	460c      	mov	r4, r1
 8009bb6:	d507      	bpl.n	8009bc8 <__smakebuf_r+0x1c>
 8009bb8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009bbc:	6023      	str	r3, [r4, #0]
 8009bbe:	6123      	str	r3, [r4, #16]
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	6163      	str	r3, [r4, #20]
 8009bc4:	b003      	add	sp, #12
 8009bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bc8:	ab01      	add	r3, sp, #4
 8009bca:	466a      	mov	r2, sp
 8009bcc:	f7ff ffc8 	bl	8009b60 <__swhatbuf_r>
 8009bd0:	9f00      	ldr	r7, [sp, #0]
 8009bd2:	4605      	mov	r5, r0
 8009bd4:	4639      	mov	r1, r7
 8009bd6:	4630      	mov	r0, r6
 8009bd8:	f7fe fdde 	bl	8008798 <_malloc_r>
 8009bdc:	b948      	cbnz	r0, 8009bf2 <__smakebuf_r+0x46>
 8009bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009be2:	059a      	lsls	r2, r3, #22
 8009be4:	d4ee      	bmi.n	8009bc4 <__smakebuf_r+0x18>
 8009be6:	f023 0303 	bic.w	r3, r3, #3
 8009bea:	f043 0302 	orr.w	r3, r3, #2
 8009bee:	81a3      	strh	r3, [r4, #12]
 8009bf0:	e7e2      	b.n	8009bb8 <__smakebuf_r+0xc>
 8009bf2:	89a3      	ldrh	r3, [r4, #12]
 8009bf4:	6020      	str	r0, [r4, #0]
 8009bf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bfa:	81a3      	strh	r3, [r4, #12]
 8009bfc:	9b01      	ldr	r3, [sp, #4]
 8009bfe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009c02:	b15b      	cbz	r3, 8009c1c <__smakebuf_r+0x70>
 8009c04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c08:	4630      	mov	r0, r6
 8009c0a:	f000 f81d 	bl	8009c48 <_isatty_r>
 8009c0e:	b128      	cbz	r0, 8009c1c <__smakebuf_r+0x70>
 8009c10:	89a3      	ldrh	r3, [r4, #12]
 8009c12:	f023 0303 	bic.w	r3, r3, #3
 8009c16:	f043 0301 	orr.w	r3, r3, #1
 8009c1a:	81a3      	strh	r3, [r4, #12]
 8009c1c:	89a3      	ldrh	r3, [r4, #12]
 8009c1e:	431d      	orrs	r5, r3
 8009c20:	81a5      	strh	r5, [r4, #12]
 8009c22:	e7cf      	b.n	8009bc4 <__smakebuf_r+0x18>

08009c24 <_fstat_r>:
 8009c24:	b538      	push	{r3, r4, r5, lr}
 8009c26:	4d07      	ldr	r5, [pc, #28]	@ (8009c44 <_fstat_r+0x20>)
 8009c28:	2300      	movs	r3, #0
 8009c2a:	4604      	mov	r4, r0
 8009c2c:	4608      	mov	r0, r1
 8009c2e:	4611      	mov	r1, r2
 8009c30:	602b      	str	r3, [r5, #0]
 8009c32:	f7f8 feb5 	bl	80029a0 <_fstat>
 8009c36:	1c43      	adds	r3, r0, #1
 8009c38:	d102      	bne.n	8009c40 <_fstat_r+0x1c>
 8009c3a:	682b      	ldr	r3, [r5, #0]
 8009c3c:	b103      	cbz	r3, 8009c40 <_fstat_r+0x1c>
 8009c3e:	6023      	str	r3, [r4, #0]
 8009c40:	bd38      	pop	{r3, r4, r5, pc}
 8009c42:	bf00      	nop
 8009c44:	2000084c 	.word	0x2000084c

08009c48 <_isatty_r>:
 8009c48:	b538      	push	{r3, r4, r5, lr}
 8009c4a:	4d06      	ldr	r5, [pc, #24]	@ (8009c64 <_isatty_r+0x1c>)
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	4604      	mov	r4, r0
 8009c50:	4608      	mov	r0, r1
 8009c52:	602b      	str	r3, [r5, #0]
 8009c54:	f7f8 feb4 	bl	80029c0 <_isatty>
 8009c58:	1c43      	adds	r3, r0, #1
 8009c5a:	d102      	bne.n	8009c62 <_isatty_r+0x1a>
 8009c5c:	682b      	ldr	r3, [r5, #0]
 8009c5e:	b103      	cbz	r3, 8009c62 <_isatty_r+0x1a>
 8009c60:	6023      	str	r3, [r4, #0]
 8009c62:	bd38      	pop	{r3, r4, r5, pc}
 8009c64:	2000084c 	.word	0x2000084c

08009c68 <fmaxf>:
 8009c68:	b508      	push	{r3, lr}
 8009c6a:	ed2d 8b02 	vpush	{d8}
 8009c6e:	eeb0 8a40 	vmov.f32	s16, s0
 8009c72:	eef0 8a60 	vmov.f32	s17, s1
 8009c76:	f000 f815 	bl	8009ca4 <__fpclassifyf>
 8009c7a:	b930      	cbnz	r0, 8009c8a <fmaxf+0x22>
 8009c7c:	eeb0 8a68 	vmov.f32	s16, s17
 8009c80:	eeb0 0a48 	vmov.f32	s0, s16
 8009c84:	ecbd 8b02 	vpop	{d8}
 8009c88:	bd08      	pop	{r3, pc}
 8009c8a:	eeb0 0a68 	vmov.f32	s0, s17
 8009c8e:	f000 f809 	bl	8009ca4 <__fpclassifyf>
 8009c92:	2800      	cmp	r0, #0
 8009c94:	d0f4      	beq.n	8009c80 <fmaxf+0x18>
 8009c96:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c9e:	dded      	ble.n	8009c7c <fmaxf+0x14>
 8009ca0:	e7ee      	b.n	8009c80 <fmaxf+0x18>
	...

08009ca4 <__fpclassifyf>:
 8009ca4:	ee10 3a10 	vmov	r3, s0
 8009ca8:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8009cac:	d00d      	beq.n	8009cca <__fpclassifyf+0x26>
 8009cae:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8009cb2:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8009cb6:	d30a      	bcc.n	8009cce <__fpclassifyf+0x2a>
 8009cb8:	4b07      	ldr	r3, [pc, #28]	@ (8009cd8 <__fpclassifyf+0x34>)
 8009cba:	1e42      	subs	r2, r0, #1
 8009cbc:	429a      	cmp	r2, r3
 8009cbe:	d908      	bls.n	8009cd2 <__fpclassifyf+0x2e>
 8009cc0:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8009cc4:	4258      	negs	r0, r3
 8009cc6:	4158      	adcs	r0, r3
 8009cc8:	4770      	bx	lr
 8009cca:	2002      	movs	r0, #2
 8009ccc:	4770      	bx	lr
 8009cce:	2004      	movs	r0, #4
 8009cd0:	4770      	bx	lr
 8009cd2:	2003      	movs	r0, #3
 8009cd4:	4770      	bx	lr
 8009cd6:	bf00      	nop
 8009cd8:	007ffffe 	.word	0x007ffffe

08009cdc <_init>:
 8009cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cde:	bf00      	nop
 8009ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ce2:	bc08      	pop	{r3}
 8009ce4:	469e      	mov	lr, r3
 8009ce6:	4770      	bx	lr

08009ce8 <_fini>:
 8009ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cea:	bf00      	nop
 8009cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cee:	bc08      	pop	{r3}
 8009cf0:	469e      	mov	lr, r3
 8009cf2:	4770      	bx	lr
