// Seed: 15400865
module module_0 (
    input  tri   id_0,
    input  wor   id_1,
    input  tri1  id_2,
    output wire  id_3,
    output uwire id_4,
    input  wand  id_5
    , id_8,
    output tri0  id_6
);
  wire id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    output supply1 id_5,
    input wor id_6
    , id_19,
    input wire id_7,
    output tri id_8,
    output supply0 id_9,
    output tri1 id_10,
    output uwire id_11,
    input uwire id_12,
    input tri id_13,
    output wor id_14,
    output uwire id_15,
    input uwire id_16,
    output supply0 id_17
);
  logic id_20 = id_3 !== 1;
  wire  id_21;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7,
      id_8,
      id_9,
      id_3,
      id_14
  );
  assign modCall_1.id_4 = 0;
  wire id_22;
endmodule
