/*
 *
 * Copyright 2005, Broadcom Corporation
 * All Rights Reserved.
 *
 * THIS SOFTWARE IS OFFERED "AS IS", AND BROADCOM GRANTS NO WARRANTIES OF ANY
 * KIND, EXPRESS OR IMPLIED, BY STATUTE, COMMUNICATION OR OTHERWISE. BROADCOM
 * SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS
 * FOR A SPECIFIC PURPOSE OR NONINFRINGEMENT CONCERNING THIS SOFTWARE.
 *
 */
/*
 *
 * Modified for FreshTomato Firmware
 * Fixes/updates (C) 2018 - 2023 pedro
 *
 */


#include "rc.h"
#ifdef TCONFIG_AC3200
#include "shared.h"
#endif

#include <ctype.h>
#include <termios.h>
#include <dirent.h>
#include <sys/ioctl.h>
#include <sys/mount.h>
#include <time.h>
#include <errno.h>
#include <paths.h>
#include <sys/wait.h>
#include <sys/reboot.h>
#include <sys/klog.h>
#include <sys/types.h>
#include <sys/stat.h>
#include <sys/sysinfo.h>
#include <wlutils.h>
#include <bcmdevs.h>
#ifdef TOMATO64
#include <sys/sysmacros.h>
#endif /* TOMATO64 */
#ifndef TOMATO64
#if defined(TCONFIG_BLINK) || defined(TCONFIG_BCMARM) /* RT-N+ */
#include <bcmparams.h>
#endif
#endif /* TOMATO64 */

#ifndef WL_BSS_INFO_VERSION
#error WL_BSS_INFO_VERSION
#endif

#define SHELL "/bin/sh"

/* needed by logmsg() */
#define LOGMSG_DISABLE	DISABLE_SYSLOG_OSM
#define LOGMSG_NVDEBUG	"init_debug"

#ifdef TCONFIG_BCMARM
extern struct nvram_tuple router_defaults[];
#endif /* TCONFIG_BCMARM */
int restore_defaults_fb = 0;


static int fatalsigs[] = {
	SIGILL,
	SIGABRT,
	SIGFPE,
	SIGPIPE,
	SIGBUS,
	SIGSYS,
	SIGTRAP,
	SIGPWR
};

static int initsigs[] = {
	SIGHUP,
	SIGUSR1,
	SIGUSR2,
	SIGINT,
	SIGQUIT,
	SIGALRM,
	SIGTERM
};

static char *defenv[] = {
#ifndef TOMATO64
	"TERM=vt100",
#else
	"TERM=xterm-256color",
#endif /* TOMATO64 */
	"HOME=/",
	"PATH=/usr/bin:/bin:/usr/sbin:/sbin",
	"SHELL=" SHELL,
	"USER=root",
	NULL
};

#ifdef TOMATO64
static char *loginenv[] = {
	"TERM=xterm-256color",
	"HOME=/",
	"PATH=/usr/bin:/bin:/usr/sbin:/sbin",
	"SHELL=" SHELL,
	"USER=root",
	"LOGIN_TIMEOUT=0",
	NULL
};
#endif /* TOMATO64 */

static void restore_defaults(void)
{
#ifdef TCONFIG_BCMARM
	struct nvram_tuple *t;
#endif
	int restore_defaults = 0;
#ifndef TOMATO64
#if defined(TCONFIG_BLINK) || defined(TCONFIG_BCMARM) /* RT-N+ */
	struct sysinfo info;
#endif
#endif /* TOMATO64 */

	/* Restore defaults if told to or OS has changed */
	if (!restore_defaults)
		restore_defaults = !nvram_match("restore_defaults", "0");

	if (restore_defaults)
		fprintf(stderr, "\n## Restoring defaults ... ##\n");

	restore_defaults_fb = restore_defaults;

	/* Restore defaults if necessary */
#ifdef TCONFIG_BCMARM
	for (t = router_defaults; t->name; t++) {
		if (restore_defaults || !nvram_get(t->name)) {
			nvram_set(t->name, t->value);
		}
	}
#else
	eval("nvram", "defaults", "--initcheck");
#endif

	nvram_set("os_version", tomato_version);
	nvram_set("os_date", tomato_buildtime);

#ifndef TOMATO64
#if defined(TCONFIG_BLINK) || defined(TCONFIG_BCMARM) /* RT-N+ */
	/* Adjust et and wl thresh value after reset (for wifi-driver and et_linux.c) */
	if (restore_defaults) {
		memset(&info, 0, sizeof(struct sysinfo));
		sysinfo(&info);
		if (info.totalram <= (TOMATO_RAM_LOW_END * 1024)) { /* Router with less than 50 MB RAM */
			/* Set to 512 as long as onboard memory <= 50 MB RAM */
			nvram_set("wl_txq_thresh", "512");
			nvram_set("et_txq_thresh", "512");
#ifdef TCONFIG_USBAP
			nvram_set("wl_rpcq_rxthresh", "512");
#endif
		}
		else if (info.totalram <= (TOMATO_RAM_MID_END * 1024)) { /* Router with less than 100 MB RAM */
			nvram_set("wl_txq_thresh", "1024");
			nvram_set("et_txq_thresh", "1536");
#ifdef TCONFIG_USBAP
			nvram_set("wl_rpcq_rxthresh", "1024");
#endif
		}
		else { /* Router with more than 100 MB RAM */
			nvram_set("wl_txq_thresh", "1024");
			nvram_set("et_txq_thresh", "3300");
#ifdef TCONFIG_USBAP
			nvram_set("wl_rpcq_rxthresh", "1024");
#endif
		}
	}
#endif /* TCONFIG_BLINK || TCONFIG_BCMARM */
#endif /* TOMATO64 */
}

#ifndef TOMATO64
#if defined(TCONFIG_BLINK) || defined(TCONFIG_BCMARM) /* RT-N+ */
static void set_defaults(struct nvram_tuple *t, char *strprefix)
{
	char buf[256];

	/* Restore defaults */
	dbg("*** Restoring default NVRAM vars ...\n");

	while (t->name) {
		if ((!strprefix) || (!(*strprefix)))
			nvram_set(t->name, t->value);
		else {
			memset(buf, 0, sizeof(buf));
			snprintf(buf, sizeof(buf), strprefix, t->name);
			nvram_set(buf, t->value);
		}
		t++;
	}
}
#endif /* TCONFIG_BLINK || TCONFIG_BCMARM */
#endif /* TOMATO64 */

#ifndef TOMATO64
#ifdef CONFIG_BCMWL6A
/* assign none-exist value */
void wl_defaults(void)
{
	struct nvram_tuple *t;
	char prefix[]="wlXXXXXX_", tmp[100], tmp2[100];
	char word[256], *next;
	int unit;
	char wlx_vifnames[64], wl_vifnames[64], lan_ifnames[128];

	memset(wlx_vifnames, 0, sizeof(wlx_vifnames));
	memset(wl_vifnames, 0, sizeof(wl_vifnames));
	memset(lan_ifnames, 0, sizeof(lan_ifnames));

	dbg("*** Restoring wireless vars ...\n");

	if (!nvram_get("wl_country_code"))
		nvram_set("wl_country_code", "");

	unit = 0;
	foreach (word, nvram_safe_get("wl_ifnames"), next) {
		snprintf(prefix, sizeof(prefix), "wl%d_", unit);

		dbg("*** Restoring wireless vars - in progress ...\n");

		for (t = router_defaults; t->name; t++) {
			if (!strncmp(t->name, "wl", 2) && strncmp(t->name, "wl_", 3) && strncmp(t->name, "wlc", 3) && !strcmp(&t->name[4], "nband"))
				nvram_set(t->name, t->value);

			if (strncmp(t->name, "wl_", 3)!=0)
				continue;

			if (!strcmp(&t->name[3], "nband") && nvram_match(strlcat_r(prefix, &t->name[3], tmp, sizeof(tmp)), "-1"))
				nvram_set(strlcat_r(prefix, &t->name[3], tmp, sizeof(tmp)), t->value);

			if (!nvram_get(strlcat_r(prefix, &t->name[3], tmp, sizeof(tmp)))) {
				/* Add special default value handle here */
#ifdef TCONFIG_EMF
				/* Wireless IGMP Snooping */
				if (strncmp(&t->name[3], "igs", sizeof("igs")) == 0) {
					char *value = nvram_get(strlcat_r(prefix, "wmf_bss_enable", tmp2, sizeof(tmp2)));
					nvram_set(tmp, (value && *value) ? value : t->value);
				}
				else
#endif
					nvram_set(tmp, t->value);
			}
		}

		unit++;
	}
	dbg("*** Restoring wireless vars - done\n");
}

/* For Netgear Router to set cal data (get infos at board_data --> router specifc) */
static void setcaldata()
{
	int mtd = getMTD("board_data");
	char cmd[64];
	char line[256];
	FILE *fp;

	if (mtd == -1)
		return;

	snprintf(cmd, sizeof(cmd), "strings /dev/mtd%dro | grep rpcal", mtd);
	fp = popen(cmd, "r");

	if (fp != NULL) {
		while (fgets(line, sizeof(line) - 1, fp) != NULL) {
			if (strstr(line, "rpcal")) {
				char *var, *val;
				var = strtok(line, "=");
				val = strtok(NULL, "=");

				if ((var != NULL) && (val != NULL))
					nvram_set(var, val);
			}
		}
		pclose(fp);
	}
}

/* For Netgear Router to set rxgainerr data (get infos at board_data --> router specifc) (so far only EX7000) */
static void setrxgainerrdata()
{
	int mtd = getMTD("board_data");
	char cmd[64];
	char line[256];
	FILE *fp;

	if (mtd == -1)
		return;

	snprintf(cmd, sizeof(cmd), "strings /dev/mtd%dro | grep rxgainerr", mtd);
	fp = popen(cmd, "r");

	if (fp != NULL) {
		while (fgets(line, sizeof(line) - 1, fp) != NULL) {
			if (strstr(line, "rxgainerr")) {
				char *var, *val;
				var = strtok(line, "=");
				val = strtok(NULL, "=");

				if ((var != NULL) && (val != NULL))
					nvram_set(var, val);
			}
		}
		pclose(fp);
	}
}
#endif /* CONFIG_BCMWL6A */
#endif /* TOMATO64 */

/* Set terminal settings to reasonable defaults */
static void set_term(int fd)
{
	struct termios tty;

	tcgetattr(fd, &tty);

	/* set control chars */
	tty.c_cc[VINTR]  = 3;	/* C-c */
	tty.c_cc[VQUIT]  = 28;	/* C-\ */
	tty.c_cc[VERASE] = 127; /* C-? */
	tty.c_cc[VKILL]  = 21;	/* C-u */
	tty.c_cc[VEOF]   = 4;	/* C-d */
	tty.c_cc[VSTART] = 17;	/* C-q */
	tty.c_cc[VSTOP]  = 19;	/* C-s */
	tty.c_cc[VSUSP]  = 26;	/* C-z */

	/* use line dicipline 0 */
	tty.c_line = 0;

	/* Make it be sane */
	tty.c_cflag &= CBAUD|CBAUDEX|CSIZE|CSTOPB|PARENB|PARODD;
	tty.c_cflag |= CREAD|HUPCL|CLOCAL;


	/* input modes */
	tty.c_iflag = ICRNL | IXON | IXOFF;

	/* output modes */
	tty.c_oflag = OPOST | ONLCR;

	/* local modes */
	tty.c_lflag =
		ISIG | ICANON | ECHO | ECHOE | ECHOK | ECHOCTL | ECHOKE | IEXTEN;

	tcsetattr(fd, TCSANOW, &tty);
}

static int console_init(void)
{
	int fd;

	/* Clean up */
	ioctl(0, TIOCNOTTY, 0);
	close(0);
	close(1);
	close(2);
	setsid();

	/* Reopen console */
	if ((fd = open(_PATH_CONSOLE, O_RDWR)) < 0) {
		/* Avoid debug messages is redirected to socket packet if no exist a UART chip */
		open("/dev/null", O_RDONLY);
		open("/dev/null", O_WRONLY);
		open("/dev/null", O_WRONLY);
		perror(_PATH_CONSOLE);
		return errno;
	}
	dup2(fd, 0);
	dup2(fd, 1);
	dup2(fd, 2);

	ioctl(0, TIOCSCTTY, 1);
	tcsetpgrp(0, getpgrp());
	set_term(0);

	return 0;
}

/*
 * Waits for a file descriptor to change status or unblocked signal
 * @param	fd	file descriptor
 * @param	timeout	seconds to wait before timing out or 0 for no timeout
 * @return	1 if descriptor changed status or 0 if timed out or -1 on error
 */
static int waitfor(int fd, int timeout)
{
	fd_set rfds;
	struct timeval tv = { timeout, 0 };

	FD_ZERO(&rfds);
	FD_SET(fd, &rfds);

	return select(fd + 1, &rfds, NULL, NULL, (timeout > 0) ? &tv : NULL);
}

static pid_t run_shell(int timeout, int nowait)
{
	pid_t pid;
	int sig;

	/* Wait for user input */
	if (waitfor(STDIN_FILENO, timeout) <= 0)
		return 0;

	switch (pid = fork()) {
	case -1:
		perror("fork");
		return 0;
	case 0:
		/* Reset signal handlers set for parent process */
		for (sig = 0; sig < (_NSIG-1); sig++)
			signal(sig, SIG_DFL);

		/* Reopen console */
		console_init();
		printf("\n\nTomato64 %s\n\n", tomato_version);

		/* Now run it. The new program will take over this PID,
		 * so nothing further in init.c should be run. */
#ifdef TOMATO64
		if (nvram_get_int("tty_login"))
			execve("/bin/login", (char *[]) { "/bin/login", NULL }, loginenv);
		else
			execve(SHELL, (char *[]) { SHELL, NULL }, defenv);
#else
		execve(SHELL, (char *[]) { SHELL, NULL }, defenv);
#endif /* TOMATO64 */

		/* We're still here? Some error happened. */
		perror(SHELL);
		exit(errno);
	default:
		if (nowait) {
			return pid;
		}
		else {
			waitpid(pid, NULL, 0);
			return 0;
		}
	}
}

int console_main(int argc, char *argv[])
{
	for (;;) run_shell(0, 0);

	return 0;
}

static void shutdn(int rb)
{
	unsigned int i;
	int act;
	sigset_t ss;

	_dprintf("shutdn rb=%d\n", rb);

	sigemptyset(&ss);
	for (i = 0; i < ASIZE(fatalsigs); i++)
		sigaddset(&ss, fatalsigs[i]);
	for (i = 0; i < ASIZE(initsigs); i++)
		sigaddset(&ss, initsigs[i]);
	sigprocmask(SIG_BLOCK, &ss, NULL);

	for (i = 30; i > 0; --i) {
		if (((act = check_action()) == ACT_IDLE) || (act == ACT_REBOOT))
			break;

		_dprintf("Busy with %d. Waiting before shutdown ... %d\n", act, i);
		sleep(1);
	}
	set_action(ACT_REBOOT);

	/* Disconnect pppd - need this for PPTP/L2TP to finish gracefully */
	killall("xl2tpd", SIGTERM);
	killall("pppd", SIGTERM);

	_dprintf("TERM\n");
	kill(-1, SIGTERM);
	sleep(3);
	sync();

	_dprintf("KILL\n");
	kill(-1, SIGKILL);
	sleep(1);
	sync();

#ifndef TOMATO64
	eval("umount", "-f", "/jffs");
	sleep(1);
#endif /* TOMATO64 */

#ifndef TOMATO64
	if (rb != -1) {
		led(LED_WLAN, LED_OFF);
		if (rb == 0) {
			for (i = 4; i > 0; --i) {
				led(LED_DMZ, LED_ON);
				led(LED_WHITE, LED_ON);
				usleep(250000);
				led(LED_DMZ, LED_OFF);
				led(LED_WHITE, LED_OFF);
				usleep(250000);
			}
		}
	}
#endif /* TOMATO64 */

#ifdef TOMATO64
	system("/bin/umount -a -d -r");
	reboot(rb ? RB_AUTOBOOT : RB_POWER_OFF);
#else
	reboot(rb ? RB_AUTOBOOT : RB_HALT_SYSTEM);
#endif /* TOMATO64 */

	do {
		sleep(1);
	} while (1);
}

static void handle_fatalsigs(int sig)
{
	dbg("*** Fatal sig=%d\n", sig);
	shutdn(-1);
}

/* Fixed the race condition & incorrect code by using sigwait()
 * instead of pause(). But SIGCHLD is a problem, since other
 * code: 1) messes with it and 2) depends on CHLD being caught so
 * that the pid gets immediately reaped instead of left a zombie.
 * Pidof still shows the pid, even though it's in zombie state.
 * So this SIGCHLD handler reaps and then signals the mainline by
 * raising ALRM.
 */
static void handle_reap(int sig)
{
	chld_reap(sig);
	raise(SIGALRM);
}

static int check_nv(const char *name, const char *value)
{
	const char *p;
	if (!nvram_match("manual_boot_nv", "1")) {
		if (((p = nvram_get(name)) == NULL) || (strcmp(p, value) != 0)) {
			dbg("*** Error: critical variable %s is invalid. Resetting\n", name);
			nvram_set(name, value);
			return 1;
		}
	}

	return 0;
}

#ifndef TOMATO64
#ifndef TCONFIG_BCMARM
static void nvram_cleanup_5g_dummy_values(void) {
	/* misc - clean-up nvram (remove dummy values for not used second wl interface [5 GHz] ) */
	/* save nvram space & fix saving country / rev settings (GUI: advanced-wireless.asp) */
	nvram_unset("pci/1/1/aa5g");
	nvram_unset("pci/1/1/ag1");
	nvram_unset("pci/1/1/antswctl2g");
	nvram_unset("pci/1/1/antswctl5g");
	nvram_unset("pci/1/1/antswitch");
	nvram_unset("pci/1/1/boardflags2");
	nvram_unset("pci/1/1/boardflags");
	nvram_unset("pci/1/1/bw40po");
	nvram_unset("pci/1/1/bwduppo");
	nvram_unset("pci/1/1/ccode");
	nvram_unset("pci/1/1/cddpo");
	nvram_unset("pci/1/1/devid");
	nvram_unset("pci/1/1/extpagain5g");
	nvram_unset("pci/1/1/itt5ga0");
	nvram_unset("pci/1/1/itt5ga1");
	nvram_unset("pci/1/1/ledbh0");
	nvram_unset("pci/1/1/ledbh1");
	nvram_unset("pci/1/1/ledbh2");
	nvram_unset("pci/1/1/ledbh3");
	nvram_unset("pci/1/1/leddc");
	nvram_unset("pci/1/1/macaddr");
	nvram_unset("pci/1/1/maxp5ga0");
	nvram_unset("pci/1/1/maxp5ga1");
	nvram_unset("pci/1/1/maxp5gha0");
	nvram_unset("pci/1/1/maxp5gha1");
	nvram_unset("pci/1/1/maxp5gla0");
	nvram_unset("pci/1/1/maxp5gla1");
	nvram_unset("pci/1/1/pa5ghw0a0");
	nvram_unset("pci/1/1/pa5ghw0a1");
	nvram_unset("pci/1/1/pa5ghw1a0");
	nvram_unset("pci/1/1/pa5ghw1a1");
	nvram_unset("pci/1/1/pa5ghw2a0");
	nvram_unset("pci/1/1/pa5ghw2a1");
	nvram_unset("pci/1/1/pa5glw0a0");
	nvram_unset("pci/1/1/pa5glw0a1");
	nvram_unset("pci/1/1/pa5glw1a0");
	nvram_unset("pci/1/1/pa5glw1a1");
	nvram_unset("pci/1/1/pa5glw2a0");
	nvram_unset("pci/1/1/pa5glw2a1");
	nvram_unset("pci/1/1/pa5gw0a0");
	nvram_unset("pci/1/1/pa5gw0a1");
	nvram_unset("pci/1/1/pa5gw1a0");
	nvram_unset("pci/1/1/pa5gw1a1");
	nvram_unset("pci/1/1/pa5gw2a0");
	nvram_unset("pci/1/1/pa5gw2a1");
	nvram_unset("pci/1/1/pdetrange5g");
	nvram_unset("pci/1/1/regrev");
	nvram_unset("pci/1/1/rxchain");
	nvram_unset("pci/1/1/sromrev");
	nvram_unset("pci/1/1/stbcpo");
	nvram_unset("pci/1/1/triso5g");
	nvram_unset("pci/1/1/tssipos5g");
	nvram_unset("pci/1/1/txchain");
}

static int invalid_mac(const char *mac)
{
	if ((!mac) || (!(*mac)) || (strncasecmp(mac, "00:90:4c", 8) == 0))
		return 1;

	int i = 0, s = 0;
	while (*mac) {
		if (isxdigit(*mac)) {
			i++;
		}
		else if (*mac == ':') {
			if ((i == 0) || (i / 2 - 1 != s))
				break;
			++s;
		}
		else {
			s = -1;
		}
		++mac;
	}

	return !(i == 12 && s == 5);
}

static int get_mac_from_mt0(unsigned long address)
{
	FILE *fp;
	char m[6], s[18];

	snprintf(s, sizeof(s), MTD_DEV(%dro), 0);
	if ((fp = fopen(s, "rb"))) {
		fseek(fp, address, SEEK_SET);
		fread(m, sizeof(m), 1, fp);
		fclose(fp);
		snprintf(s, sizeof(s), "%02X:%02X:%02X:%02X:%02X:%02X", m[0], m[1], m[2], m[3], m[4], m[5]);

		if (!invalid_mac(s)) {
			nvram_set("et0macaddr", s);
			return 0;
		}
	}
	else {
		return -(errno);
	}

	return -EINVAL;
}

static int find_dir320_mac_addr(void)
{
	FILE *fp;
	char *buffer, s[18];
	int i, part, size, found = 0;

	if (!mtd_getinfo("board_data", &part, &size))
		goto out;
	snprintf(s, sizeof(s), MTD_DEV(%dro), part);

	if ((fp = fopen(s, "rb"))) {
		buffer = malloc(size);
		memset(buffer, 0, size);
		fread(buffer, size, 1, fp);
		if (!memcmp(buffer, "RGCFG1", 6)) {
			for (i = 6; i < size - 24; i++) {
				if (!memcmp(buffer + i, "lanmac=", 7)) {
					memcpy(s, buffer + i + 7, 17);
					s[17] = 0;
					nvram_set("et0macaddr", s);
					found = 1;
				}
				else if (!memcmp(buffer + i, "wanmac=", 7)) {
					memcpy(s, buffer + i + 7, 17);
					s[17] = 0;
					nvram_set("il0macaddr", s);
					if (!found) {
						inc_mac(s, -1, sizeof(s));
						nvram_set("et0macaddr", s);
					}
					found = 1;
				}
			}
		}
		free(buffer);
		fclose(fp);
	}
out:
	if (!found) {
		strlcpy(s, nvram_safe_get("wl0_hwaddr"), sizeof(s));
		inc_mac(s, -2, sizeof(s));
		nvram_set("et0macaddr", s);
	}
	return 1;
}
#endif /* !TCONFIG_BCMARM */
#endif /* TOMATO64 */

#ifdef TCONFIG_AC5300
static int wlshutdown_ethx_rtac5300(void)
{
	int dirty = 0;
	int debug_wlx_shdown = nvram_get_int("debug_wlx_shdown");
	int i;
	char buffer[32];
	char tmp[64];

	/* check eth1 - shutdown ? */
	if (debug_wlx_shdown & 0x01) {
		/* 1 - remove devpath */
		nvram_unset("devpath0");

		/* 2 - check bridges and remove eth1 radio from the interface list */
		for (i = 0; i < BRIDGE_COUNT; i++) {
			memset(buffer, 0, sizeof(buffer));
			snprintf(buffer, sizeof(buffer), (i == 0 ? "lan_ifname" : "lan%d_ifname"), i);
			if (strcmp(nvram_safe_get(buffer), "") != 0) { /* check brX */
				memset(buffer, 0, sizeof(buffer));
				memset(tmp, 0, sizeof(tmp));
				snprintf(buffer, sizeof(buffer), (i == 0 ? "lan_ifnames" : "lan%d_ifnames"), i);
				snprintf(tmp, sizeof(tmp), "%s", nvram_safe_get(buffer));

				if (!remove_from_list("eth1", tmp, sizeof(tmp))) {
					nvram_set(buffer, tmp); /* save lanX_ifnames back to nvram without eth1 interface */
					break;
				}

			}
		}

		/* 3 - adjust nvram wl_ifnames and remove eth1 radio from the interface list */
		memset(tmp, 0, sizeof(tmp));
		snprintf(tmp, sizeof(tmp), "%s", nvram_safe_get("wl_ifnames"));
		remove_from_list("eth1", tmp, sizeof(tmp));
		nvram_set("wl_ifnames", tmp); /* save wl_ifnames back to nvram without eth1 interface */

		/* clear! */
		nvram_set("wl_ifname", "");
		nvram_set("wl0_ifname", "");
	}
	else {
		/* check if we have the default setup in place */
		if (nvram_match("devpath0", "pcie/1/3/")) {
			/* default path */
			dirty |= check_nv("wl0_ifname", "eth1");
		}
		else { /* bring back default setup */
			/* set devpath */
			nvram_set("devpath0", "pcie/1/3/");

			memset(tmp, 0, sizeof(tmp));
			snprintf(tmp, sizeof(tmp), "%s", nvram_safe_get("lan_ifnames"));
			add_to_list("eth1", tmp, sizeof(tmp));
			/* Add wireless interface eth1 back to br0 (default) */
			nvram_set("lan_ifnames", tmp);

			memset(tmp, 0, sizeof(tmp));
			snprintf(tmp, sizeof(tmp), "%s", nvram_safe_get("wl_ifnames"));
			add_to_list("eth1", tmp, sizeof(tmp));
			nvram_set("wl_ifnames", tmp); /* save wl_ifnames */

			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			dirty = 1; /* save critical or important values and prepare for nv commit & reboot */
		}
	}

	/* check eth2 - shutdown ? */
	if (debug_wlx_shdown & 0x02) {
		/* 1 - remove devpath */
		nvram_unset("devpath1");

		/* 2 - check bridges and remove eth2 radio from the interface list */
		for (i = 0; i < BRIDGE_COUNT; i++) {
			memset(buffer, 0, sizeof(buffer));
			snprintf(buffer, sizeof(buffer), (i == 0 ? "lan_ifname" : "lan%d_ifname"), i);
			if (strcmp(nvram_safe_get(buffer), "") != 0) { /* check brX */
				memset(buffer, 0, sizeof(buffer));
				memset(tmp, 0, sizeof(tmp));
				snprintf(buffer, sizeof(buffer), (i == 0 ? "lan_ifnames" : "lan%d_ifnames"), i);
				snprintf(tmp, sizeof(tmp), "%s", nvram_safe_get(buffer));

				if (!remove_from_list("eth2", tmp, sizeof(tmp))) {
					nvram_set(buffer, tmp); /* save lanX_ifnames back to nvram without eth2 interface */
					break;
				}

			}
		}

		/* 3 - adjust nvram wl_ifnames and remove eth2 radio from the interface list */
		memset(tmp, 0, sizeof(tmp));
		snprintf(tmp, sizeof(tmp), "%s", nvram_safe_get("wl_ifnames"));
		remove_from_list("eth2", tmp, sizeof(tmp));
		nvram_set("wl_ifnames", tmp); /* save wl_ifnames back to nvram without eth2 interface */

		/* clear! */
		nvram_set("wl1_ifname", "");
	}
	else {
		/* check if we have the default setup in place */
		if (nvram_match("devpath1", "pcie/1/4/")) {
			/* default path */
			dirty |= check_nv("wl1_ifname", "eth2");
		}
		else { /* bring back default setup */
			/* set devpath */
			nvram_set("devpath1", "pcie/1/4/");

			memset(tmp, 0, sizeof(tmp));
			snprintf(tmp, sizeof(tmp), "%s", nvram_safe_get("lan_ifnames"));
			add_to_list("eth2", tmp, sizeof(tmp));
			/* Add wireless interface eth2 back to br0 (default) */
			nvram_set("lan_ifnames", tmp);

			memset(tmp, 0, sizeof(tmp));
			snprintf(tmp, sizeof(tmp), "%s", nvram_safe_get("wl_ifnames"));
			add_to_list("eth2", tmp, sizeof(tmp));
			nvram_set("wl_ifnames", tmp); /* save wl_ifnames */

			nvram_set("wl1_ifname", "eth2");
			dirty = 1; /* save critical or important values and prepare for nv commit & reboot */
		}
	}

	/* check eth3 - shutdown ? */
	if (debug_wlx_shdown & 0x04) {
		/* 1 - remove devpath */
		nvram_unset("devpath2");

		/* 2 - check bridges and remove eth3 radio from the interface list */
		for (i = 0; i < BRIDGE_COUNT; i++) {
			memset(buffer, 0, sizeof(buffer));
			snprintf(buffer, sizeof(buffer), (i == 0 ? "lan_ifname" : "lan%d_ifname"), i);
			if (strcmp(nvram_safe_get(buffer), "") != 0) { /* check brX */
				memset(buffer, 0, sizeof(buffer));
				memset(tmp, 0, sizeof(tmp));
				snprintf(buffer, sizeof(buffer), (i == 0 ? "lan_ifnames" : "lan%d_ifnames"), i);
				snprintf(tmp, sizeof(tmp), "%s", nvram_safe_get(buffer));

				if (!remove_from_list("eth3", tmp, sizeof(tmp))) {
					nvram_set(buffer, tmp); /* save lanX_ifnames back to nvram without eth3 interface */
					break;
				}

			}
		}

		/* 3 - adjust nvram wl_ifnames and remove eth3 radio from the interface list */
		memset(tmp, 0, sizeof(tmp));
		snprintf(tmp, sizeof(tmp), "%s", nvram_safe_get("wl_ifnames"));
		remove_from_list("eth3", tmp, sizeof(tmp));
		nvram_set("wl_ifnames", tmp); /* save wl_ifnames back to nvram without eth3 interface */

		/* clear! */
		nvram_set("wl2_ifname", "");
	}
	else {
		/* check if we have the default setup in place */
		if (nvram_match("devpath2", "pcie/2/1/")) {
			/* default path */
			dirty |= check_nv("wl2_ifname", "eth3");
		}
		else { /* bring back default setup */
			/* set devpath */
			nvram_set("devpath2", "pcie/2/1/");

			memset(tmp, 0, sizeof(tmp));
			snprintf(tmp, sizeof(tmp), "%s", nvram_safe_get("lan_ifnames"));
			add_to_list("eth3", tmp, sizeof(tmp));
			/* Add wireless interface eth3 back to br0 (default) */
			nvram_set("lan_ifnames", tmp);

			memset(tmp, 0, sizeof(tmp));
			snprintf(tmp, sizeof(tmp), "%s", nvram_safe_get("wl_ifnames"));
			add_to_list("eth3", tmp, sizeof(tmp));
			nvram_set("wl_ifnames", tmp); /* save wl_ifnames */

			nvram_set("wl2_ifname", "eth3");
			dirty = 1; /* save critical or important values and prepare for nv commit & reboot */
		}
	}

	return dirty;
}
#endif /* TCONFIG_AC5300 */

static void init_lan_hwaddr(void)
{
	const char *etxmac;
#if defined(TCONFIG_AC3200) || defined(TCONFIG_AC5300) || defined(TCONFIG_BCM714)
	int model = get_model();
#endif
	etxmac = nvram_get("et0macaddr");

	/* check et0 mac a little bit */
	if (etxmac && (strlen(etxmac) >= 17))
		nvram_set("lan_hwaddr", etxmac);
	else
		nvram_set("lan_hwaddr", "00:01:23:45:67:89"); /* goofy et0macaddr, make something up */

#if !defined(TCONFIG_AC5300) && defined(TCONFIG_BCM714) /* Dual-Band router for SDK714 (special case RT-AC88U with et1 for LAN interface) */
	if(model == MODEL_RTAC88U) {
		etxmac = nvram_safe_get("et1macaddr");
		if (!nvram_match("lan_hwaddr", (char *)etxmac) && (strlen(etxmac) >= 17)) {
			nvram_set("lan_hwaddr", etxmac);
		}
	}
#endif /* !defined(TCONFIG_AC5300) && defined(TCONFIG_BCM714) */
#if defined(TCONFIG_AC3200) || defined(TCONFIG_AC5300) /* Tri-Band router for SDK7 and/or SDK714 */
	/*
	 * When GMAC3 is build-in then LAN interface can be detect as fwd0 (et0), fwd1(et1) and then eth0 (et2).
	 * Example: LAN interface will be et2 (for R8000) or et1 (for RT-AC5300) but tomato require in many places et0.
	 * M_ars: use lan_hwaddr instead of et0macaddr (SDK714 driver does not like it at boot up!)
	 */
	if (model == MODEL_R8000) {
		etxmac = nvram_safe_get("et2macaddr");
		if ((!nvram_match("lan_hwaddr", (char *)etxmac) ||
		     !nvram_match("et0macaddr", (char *)etxmac)) && (strlen(etxmac) >= 17)) {
			nvram_set("lan_hwaddr", etxmac);
			nvram_set("et0macaddr", etxmac); /* SPECIAL case: for R8000 we use the gmac3 default setup (et2) but disabled and copy et2macaddr to et0macaddr */
		}
	}
#ifdef TCONFIG_AC5300
	else if(model == MODEL_RTAC5300) {
		etxmac = nvram_safe_get("et1macaddr");
		if (!nvram_match("lan_hwaddr", (char *)etxmac) && (strlen(etxmac) >= 17)) {
			nvram_set("lan_hwaddr", etxmac);
		}
	}
#endif /* TCONFIG_AC5300 */
#endif
}

static int init_vlan_ports(void)
{
	int dirty = 0;
	int model = get_model();

#ifndef TOMATO64
#if defined(TCONFIG_BLINK) || defined(TCONFIG_BCMARM) /* RT-N+ */
	char vlanports[] = "vlanXXXXports";
	char vlanhw[] = "vlanXXXXhwname";
	char vlanvid[] = "vlanXXXXvid";
	char nvvalue[8] = { 0 };
	int num;
	const char *ports, *hwname, *vid;

	/* FreshTomato: check and prepare nvram VLAN values before we start (vlan mapping) */
	for (num = 0; num < TOMATO_VLANNUM; num ++) {
		/* get vlan infos from nvram */
		snprintf(vlanports, sizeof(vlanports), "vlan%dports", num);
		snprintf(vlanhw, sizeof(vlanhw), "vlan%dhwname", num);
		snprintf(vlanvid, sizeof(vlanvid), "vlan%dvid", num);

		hwname = nvram_get(vlanhw);
		ports = nvram_get(vlanports);

		/* check if we use vlanX */
		if ((hwname && strlen(hwname)) || (ports && strlen(ports))) {
			vid = nvram_get(vlanvid);
			if ((vid == NULL) || (vid && !strlen(vid))) { /* create nvram vlanXvid if missing, we need it! (default ex. Vlan 4 --> Vid 4) */
				snprintf(nvvalue, sizeof(nvvalue), "%d", num);
				nvram_set(vlanvid, nvvalue);
			}
		}
	}
#endif /* TCONFIG_BLINK || TCONFIG_BCMARM */
#endif /* TOMATO64 */

	switch (model) {

#ifndef TOMATO64
#ifndef CONFIG_BCMWL6A

#if !defined(TCONFIG_BLINK) && !defined(TCONFIG_BCMARM) /* RT only */
	case MODEL_RTN12:
		dirty |= check_nv("vlan0ports", "3 2 1 0 5*"); /* L1 L2 L3 L4 CPU */
		dirty |= check_nv("vlan1ports", "4 5"); /* WAN CPU */
		break;
#endif /* !TCONFIG_BLINK && !TCONFIG_BCMARM */
	case MODEL_WRT54G:
		switch (check_hw_type()) {
		case HW_BCM5352E: /* G v4, GS v3, v4 */
			dirty |= check_nv("vlan0ports", "3 2 1 0 5*");
			break;
		}
		break;
	case MODEL_WTR54GS:
		dirty |= check_nv("vlan0ports", "0 5*");
		dirty |= check_nv("vlan1ports", "1 5");
		dirty |= check_nv("vlan_enable", "1");
		break;
	case MODEL_WL500GP:
	case MODEL_WL500GE:
	case MODEL_WL500GPv2:
	case MODEL_WL520GU:
	case MODEL_WL330GE:
		if (nvram_match("vlan1ports", "0 5u")) /* 520GU or 330GE or WL500GE? */
			dirty |= check_nv("vlan1ports", "0 5");
		else if (nvram_match("vlan1ports", "4 5u"))
			dirty |= check_nv("vlan1ports", "4 5");
		break;
	case MODEL_WL500GD:
		dirty |= check_nv("vlan0ports", "1 2 3 4 5*");
		dirty |= check_nv("vlan1ports", "0 5");
		break;
	case MODEL_DIR320:
	case MODEL_H618B:
		dirty |= (nvram_get("vlan2ports") != NULL);
		nvram_unset("vlan2ports");
		dirty |= check_nv("vlan0ports", "1 2 3 4 5*");
		dirty |= check_nv("vlan1ports", "0 5");
		break;
	case MODEL_WRT310Nv1:
		dirty |= check_nv("vlan1ports", "1 2 3 4 8*");
		dirty |= check_nv("vlan2ports", "0 8");
		break;
	case MODEL_WL1600GL:
		dirty |= check_nv("vlan0ports", "0 1 2 3 5*");
		dirty |= check_nv("vlan1ports", "4 5");
		break;
	case MODEL_RTN10:
		dirty |= check_nv("vlan1ports", "4 5");
		break;
	case MODEL_WNR3500L:
	case MODEL_WRT320N:
#ifdef TCONFIG_BLINK /* RTN/RTAC */
	case MODEL_WNR3500LV2:
	case MODEL_RTN66U:
#endif
	case MODEL_RTN16:
		dirty |= check_nv("vlan1ports", "4 3 2 1 8*");
		dirty |= check_nv("vlan2ports", "0 8");
		break;
	case MODEL_WNR2000v2:
#ifdef TCONFIG_BLINK /* RTN/RTAC */
		dirty |= check_nv("vlan1ports", "4 3 2 1 5*");
		dirty |= check_nv("vlan2ports", "0 5");
#else /* to be checked: why? */
		dirty |= check_nv("vlan0ports", "4 3 2 1 5*");
		dirty |= check_nv("vlan1ports", "0 5");
#endif
		break;
	case MODEL_WRT610Nv2:
	case MODEL_F5D8235v3:
		dirty |= check_nv("vlan1ports", "1 2 3 4 8*");
		dirty |= check_nv("vlan2ports", "0 8");
		break;
	case MODEL_F7D3301:
	case MODEL_F7D4301:
#ifdef TCONFIG_BLINK /* RTN/RTAC */
	case MODEL_WNDR3700v3:
	case MODEL_WNDR4000:
#endif /* TCONFIG_BLINK */
		dirty |= check_nv("vlan1ports", "3 2 1 0 8*");
		dirty |= check_nv("vlan2ports", "4 8");
		break;
#ifdef TCONFIG_BLINK /* RTN/RTAC */
	case MODEL_E900:
	case MODEL_E1500:
	case MODEL_E1550:
	case MODEL_E2500:
	case MODEL_DIR620C1:
#endif /* TCONFIG_BLINK */
	case MODEL_F7D3302:
	case MODEL_F7D4302:
		dirty |= check_nv("vlan1ports", "0 1 2 3 5*");
		dirty |= check_nv("vlan2ports", "4 5");
		break;
#ifdef TCONFIG_BLINK /* RTN/RTAC */
	case MODEL_RTN15U:
	case MODEL_E3200:
#endif /* TCONFIG_BLINK */
	case MODEL_E4200:
		dirty |= check_nv("vlan1ports", "0 1 2 3 8*");
		dirty |= check_nv("vlan2ports", "4 8");
		break;
	case MODEL_WRT160Nv3:
		if (nvram_match("vlan1ports", "1 2 3 4 5*")) {
			/* fix lan port numbering on CSE41, CSE51 */
			dirty |= check_nv("vlan1ports", "4 3 2 1 5*");
		}
		else if (nvram_match("vlan1ports", "1 2 3 4 8*")) {
			/* WRT310Nv2 ? */
			dirty |= check_nv("vlan1ports", "4 3 2 1 8*");
		}
		break;

#ifdef TCONFIG_BLINK /* RTN/RTAC */
	case MODEL_EA6500V1:
		dirty |= check_nv("vlan1ports", "0 1 2 3 8*");
		dirty |= check_nv("vlan2ports", "4 8");
		dirty |= check_nv("boot_wait", "on");
		dirty |= check_nv("wait_time", "5");
		break;
	case MODEL_DIR865L:
	case MODEL_W1800R:
		dirty |= check_nv("vlan1ports", "1 2 3 4 8*");
		dirty |= check_nv("vlan2ports", "0 8");
		dirty |= check_nv("boot_wait", "on");
		dirty |= check_nv("wait_time", "5");
		break;
	case MODEL_TDN80:
		dirty |= check_nv("vlan1ports", "0 1 2 3 8*");
		dirty |= check_nv("vlan2ports", "4 8");
		dirty |= check_nv("boot_wait", "on");
		dirty |= check_nv("wait_time", "5");
		break;
	case MODEL_R6300V1:
	case MODEL_WNDR4500:
	case MODEL_WNDR4500V2:
		dirty |= check_nv("vlan1ports", "0 1 2 3 8*");
		dirty |= check_nv("vlan2ports", "4 8");
		/* must flash it through tftp */
		dirty |= check_nv("boot_wait", "on");
		dirty |= check_nv("wait_time", "5");
		break;
	case MODEL_D1800H:
		dirty |= check_nv("vlan1ports", "1 2 3 4 8*");
		dirty |= check_nv("vlan2ports", "0 8");
		dirty |= check_nv("ledbh0", "11");
		dirty |= check_nv("ledbh1", "11");
		dirty |= check_nv("ledbh2", "11");
		dirty |= check_nv("ledbh11", "136");
		/* must flash it through tftp */
		dirty |= check_nv("boot_wait", "on");
		dirty |= check_nv("wait_time", "5");
		break;
	case MODEL_RTN53:
	case MODEL_F9K1102:
		dirty |= check_nv("vlan2ports", "0 1 2 3 5*");
		dirty |= check_nv("vlan1ports", "4 5");
		break;
	case MODEL_RTN53A1:
		dirty |= check_nv("vlan1ports", "4 5");
		dirty |= check_nv("vlan2ports", "3 2 1 0 5*");
		break;
	case MODEL_HG320:
	case MODEL_H218N:
		dirty |= check_nv("vlan1ports", "1 2 3 4 5*");
		dirty |= check_nv("vlan2ports", "0 5");
		break;
	case MODEL_RG200E_CA:
		dirty |= check_nv("vlan1ports", "4 3 2 1 5*");
		dirty |= check_nv("vlan2ports", "0 5");
		break;
	case MODEL_RTN10U:
	case MODEL_CW5358U:
		dirty |= check_nv("vlan0ports", "1 2 3 4 5*");
		dirty |= check_nv("vlan1ports", "0 5");
		break;
	case MODEL_RTN10P:
	case MODEL_RTN12A1:
	case MODEL_RTN12B1:
	case MODEL_RTN12C1:
	case MODEL_RTN12D1:
	case MODEL_RTN12VP:
	case MODEL_RTN12K:
	case MODEL_RTN12HP:
		dirty |= check_nv("vlan0ports", "3 2 1 0 5*"); /* L1 L2 L3 L4 CPU */
		dirty |= check_nv("vlan1ports", "4 5"); /* WAN CPU */
		break;
	case MODEL_WNDR3400:
	case MODEL_WNDR3400v2:
	case MODEL_WNDR3400v3:
		/* Note port order is important (or reversed display, if "0 1 2 3 5*" used for vlan1ports) -> doesn't work, invert in Web GUI */
		dirty |= check_nv("vlan1ports", "0 1 2 3 5*");
		/* And change "4 5u" to "4 5" to make WAN port work */
		dirty |= check_nv("vlan2ports", "4 5");
		break;
	case MODEL_TDN60:
		dirty |= check_nv("vlan1ports", "1 2 3 4 8*");
		dirty |= check_nv("vlan2ports", "0 8");
		dirty |= check_nv("boot_wait", "on");
		dirty |= check_nv("wait_time", "5");
		break;
	case MODEL_TDN6:
		dirty |= check_nv("vlan1ports", "1 2 3 4 5*");
		dirty |= check_nv("vlan2ports", "0 5");
		dirty |= check_nv("boot_wait", "on");
		dirty |= check_nv("wait_time", "5");
		break;
	case MODEL_E1000v2:
	case MODEL_L600N:
		dirty |= check_nv("vlan1ports", "1 2 3 4 5*");
		dirty |= check_nv("vlan2ports", "0 5");
		break;
#endif /* TCONFIG_BLINK */

#else /* !CONFIG_BCMWL6A */

	case MODEL_AC1450:
	case MODEL_R6200v2:
	case MODEL_R6250:
	case MODEL_R6300v2:
		dirty |= check_nv("vlan1ports", "3 2 1 0 5*");
		dirty |= check_nv("vlan2ports", "4 5");
		break;
	case MODEL_RTAC56U:
	case MODEL_DIR868L:
		dirty |= check_nv("vlan1ports", "0 1 2 3 5*");
		dirty |= check_nv("vlan2ports", "4 5");
		break;
	case MODEL_DSLAC68U:
		dirty |= check_nv("vlan1ports", "2 3 4 5*");
		dirty |= check_nv("vlan2ports", "1 5");
		break;
	case MODEL_R6400:
	case MODEL_R6400v2:
	case MODEL_R6700v1:
	case MODEL_R6700v3:
	case MODEL_R6900:
	case MODEL_R7000:
	case MODEL_EX7000:
	case MODEL_XR300:
	case MODEL_RTN18U:
	case MODEL_RTAC66U_B1: /* also for RT-N66U_C1 and RT-AC1750_B1 */
	case MODEL_RTAC67U: /* also for RT-AC1900U */
	case MODEL_RTAC68U:
	case MODEL_RTAC68UV3:
	case MODEL_RTAC1900P:
	case MODEL_AC15:
	case MODEL_AC18:
	case MODEL_F9K1113v2_20X0:
	case MODEL_F9K1113v2:
	case MODEL_WS880:
#ifdef TCONFIG_AC3200
	case MODEL_RTAC3200:
#endif
		dirty |= check_nv("vlan1ports", "1 2 3 4 5*");
		dirty |= check_nv("vlan2ports", "0 5");
		break;
#ifdef TCONFIG_BCM714
	case MODEL_RTAC3100:
		dirty |= check_nv("vlan1ports", "3 2 1 0 5*");
		dirty |= check_nv("vlan2ports", "4 5");
		break;
	case MODEL_RTAC88U:
#ifdef TCONFIG_EXTSW
		dirty |= check_nv("vlan1ports", "3 2 1 0 5 7*"); /* support RTL8365MB switch --> add port 5 (for Router LAN Port 5 to 8) */
#else
		dirty |= check_nv("vlan1ports", "3 2 1 0 7*"); /* NO RTL8365MB switch --> exclude port 5 */
#endif
		dirty |= check_nv("vlan2ports", "4 7");
		break;
#endif
#ifdef TCONFIG_AC5300
	case MODEL_RTAC5300:
		dirty |= check_nv("vlan1ports", "1 2 3 4 7*");
		dirty |= check_nv("vlan2ports", "0 7");
		break;
#endif
#ifdef TCONFIG_AC3200
	case MODEL_R8000:
		dirty |= check_nv("vlan1ports", "3 2 1 0 8*"); /* SPECIAL Case: this is gmac3 switch config! (et2) */
		dirty |= check_nv("vlan2ports", "4 8");
		break;
#endif
	case MODEL_EA6350v1:
	case MODEL_EA6350v2:
	case MODEL_EA6400:
	case MODEL_EA6700:
	case MODEL_WZR1750:
		dirty |= check_nv("vlan1ports", "0 1 2 3 5*");
		dirty |= check_nv("vlan2ports", "4 5");
		break;
	case MODEL_EA6900:
		dirty |= check_nv("vlan1ports", "1 2 3 4 5*");
		dirty |= check_nv("vlan2ports", "0 5");
		break;
	case MODEL_R1D:
		dirty |= check_nv("vlan1ports", "0 2 5*");
		dirty |= check_nv("vlan2ports", "4 5");
		break;

#endif /* !CONFIG_BCMWL6A */
#endif /* TOMATO64 */

	} /* switch (model) */

	return dirty;
}

static void check_bootnv(void)
{
	int dirty;
	int model;
#ifndef TOMATO64
#ifndef TCONFIG_BCMARM
	int hardware;
	char mac[18];
#endif
	model = get_model();
	dirty = check_nv("wl0_leddc", "0x640000") | check_nv("wl1_leddc", "0x640000");
#endif /* TOMATO64 */

	switch (model) {

#ifndef TOMATO64
#ifndef CONFIG_BCMWL6A

	case MODEL_WTR54GS:
		dirty |= check_nv("vlan0hwname", "et0");
		dirty |= check_nv("vlan1hwname", "et0");
		break;
	case MODEL_WBRG54:
		dirty |= check_nv("wl0gpio0", "130");
		break;
	case MODEL_WR850GV1:
	case MODEL_WR850GV2:
		/* need to cleanup some variables... */
		if ((nvram_get("t_model") == NULL) && (nvram_get("MyFirmwareVersion") != NULL)) {
			nvram_unset("MyFirmwareVersion");
			nvram_set("restore_defaults", "1");
		}
		break;
	case MODEL_WL330GE:
		dirty |= check_nv("wl0gpio1", "0x02");
		break;
	case MODEL_WL500W:
		/* fix WL500W mac adresses for WAN port */
		if (invalid_mac(nvram_get("et1macaddr"))) {
			strlcpy(mac, nvram_safe_get("et0macaddr"), sizeof(mac));
			inc_mac(mac, 1, sizeof(mac));
			dirty |= check_nv("et1macaddr", mac);
		}
		dirty |= check_nv("wl0gpio0", "0x88");
		break;
	case MODEL_WL500GP:
		dirty |= check_nv("sdram_init", "0x0009"); /* 32MB; defaults: 0x000b, 0x0009 */
		dirty |= check_nv("wl0gpio0", "136");
		break;
	case MODEL_WL500GPv2:
	case MODEL_WL520GU:
		dirty |= check_nv("wl0gpio1", "136");
		break;
	case MODEL_WL500GD:
		dirty |= check_nv("vlan0hwname", "et0");
		dirty |= check_nv("vlan1hwname", "et0");
		dirty |= check_nv("boardflags", "0x00000100"); /* set BFL_ENETVLAN */
		nvram_unset("wl0gpio0");
		break;
	case MODEL_DIR320:
		if ((strlen(nvram_safe_get("et0macaddr")) == 12) || (strlen(nvram_safe_get("il0macaddr")) == 12)) {
			dirty |= find_dir320_mac_addr();
		}
		if (nvram_get("vlan2hwname") != NULL) {
			nvram_unset("vlan2hwname");
			dirty = 1;
		}
		dirty |= check_nv("wandevs", "vlan1");
		dirty |= check_nv("vlan1hwname", "et0");
		dirty |= check_nv("wl0gpio0", "8");
		dirty |= check_nv("wl0gpio1", "0");
		dirty |= check_nv("wl0gpio2", "0");
		dirty |= check_nv("wl0gpio3", "0");
	case MODEL_WL1600GL:
		if (invalid_mac(nvram_get("et0macaddr")))
			dirty |= (get_mac_from_mt0(0x1ffa0) == 0);
		break;
	case MODEL_WRT160Nv1:
	case MODEL_WRT310Nv1:
	case MODEL_WRT300N:
		dirty |= check_nv("wl0gpio0", "8");
		break;
	case MODEL_WNR3500L:
		dirty |= check_nv("boardflags", "0x00000710"); /* needed to enable USB */
		dirty |= check_nv("vlan2hwname", "et0");
		dirty |= check_nv("ledbh0", "7");
		break;
	case MODEL_WNR2000v2:
		dirty |= check_nv("ledbh5", "8");
		break;
	case MODEL_WRT320N:
		dirty |= check_nv("reset_gpio", "5");
		dirty |= check_nv("ledbh0", "136");
		dirty |= check_nv("ledbh1", "11");
		/* fall through, same as RT-N16 */
	case MODEL_RTN16:
		dirty |= check_nv("vlan2hwname", "et0");
		break;
	case MODEL_WRT610Nv2:
		dirty |= check_nv("vlan2hwname", "et0");
		dirty |= check_nv("pci/1/1/ledbh2", "8");
		dirty |= check_nv("sb/1/ledbh1", "8");
		if (invalid_mac(nvram_get("pci/1/1/macaddr"))) {
			strlcpy(mac, nvram_safe_get("et0macaddr"), sizeof(mac));
			inc_mac(mac, 3, sizeof(mac));
			dirty |= check_nv("pci/1/1/macaddr", mac);
		}
		break;
	case MODEL_F7D3301:
	case MODEL_F7D3302:
	case MODEL_F7D4301:
	case MODEL_F7D4302:
	case MODEL_F5D8235v3:
		if (nvram_match("sb/1/macaddr", nvram_safe_get("et0macaddr"))) {
			strlcpy(mac, nvram_safe_get("et0macaddr"), sizeof(mac));
			inc_mac(mac, +2, sizeof(mac));
			dirty |= check_nv("sb/1/macaddr", mac);
			if ((model == MODEL_F7D4301) || /* N600 Dual Band */
			    (model == MODEL_F7D4302)) {
				inc_mac(mac, +4, sizeof(mac));
				dirty |= check_nv("pci/1/1/macaddr", mac);
			}
		}
		break;
	case MODEL_E4200:
		dirty |= check_nv("vlan2hwname", "et0");
		if (strncasecmp(nvram_safe_get("pci/1/1/macaddr"), "00:90:4c", 8) == 0 ||
		    strncasecmp(nvram_safe_get("sb/1/macaddr"), "00:90:4c", 8) == 0) {
			strlcpy(mac, nvram_safe_get("et0macaddr"), sizeof(mac));
			inc_mac(mac, +2, sizeof(mac));
			dirty |= check_nv("sb/1/macaddr", mac);
			inc_mac(mac, +4, sizeof(mac));
			dirty |= check_nv("pci/1/1/macaddr", mac);
		}
		break;
	case MODEL_WRT160Nv3:
#ifdef TCONFIG_BLINK /* RTN/RTAC */
	case MODEL_E900:
	case MODEL_E1000v2:
	case MODEL_E1500:
	case MODEL_E1550:
	case MODEL_E2500:
	case MODEL_E3200:
	case MODEL_L600N:
	case MODEL_DIR620C1:
#endif
		dirty |= check_nv("vlan2hwname", "et0");
		break;
	case MODEL_WRT54G:
	if (strncmp(nvram_safe_get("pmon_ver"), "CFE", 3) != 0)
		return;

		hardware = check_hw_type();
		if (!nvram_get("boardtype") ||
		    !nvram_get("boardnum") ||
		    !nvram_get("boardflags") ||
		    !nvram_get("clkfreq") ||
		    !nvram_get("os_flash_addr") ||
		    !nvram_get("dl_ram_addr") ||
		    !nvram_get("os_ram_addr") ||
		    !nvram_get("scratch") ||
		    !nvram_get("et0macaddr") ||
		    ((hardware != HW_BCM4704_BCM5325F) && (!nvram_get("vlan0ports") || !nvram_get("vlan0hwname")))) {
			dbg("*** Unable to find critical settings, erasing NVRAM\n");
			mtd_erase("nvram");
			goto REBOOT;
		}

		dirty |= check_nv("aa0", "3");
		dirty |= check_nv("wl0gpio0", "136");
		dirty |= check_nv("wl0gpio2", "0");
		dirty |= check_nv("wl0gpio3", "0");
		dirty |= check_nv("cctl", "0");
		dirty |= check_nv("ccode", "0");

		/* fix WL mac for 2.4 GHz, was always 00:90:4C:5F:00:2A after upgrade/nvram full erase (for every router) */
		if (strncasecmp(nvram_safe_get("il0macaddr"), "00:90:4c", 8) == 0 ||
		    strncasecmp(nvram_safe_get("wl0_hwaddr"), "00:90:4c", 8) == 0) {
			strlcpy(mac, nvram_safe_get("et0macaddr"), sizeof(mac));
			inc_mac(mac, +2, sizeof(mac));
			dirty |= check_nv("il0macaddr", mac);
			dirty |= check_nv("wl0_hwaddr", mac);
		}

		switch (hardware) {
		case HW_BCM5325E:
			/* Lower the DDR ram drive strength , the value will be stable for all boards
			 * Latency 3 is more stable for all ddr
			 */
			dirty |= check_nv("sdram_init", "0x010b");
			dirty |= check_nv("sdram_config", "0x0062");
			if (!nvram_match("debug_clkfix", "0"))
				dirty |= check_nv("clkfreq", "216");
			if (dirty)
				nvram_set("sdram_ncdl", "0x0");

			dirty |= check_nv("pa0itssit", "62");
			dirty |= check_nv("pa0b0", "0x15eb");
			dirty |= check_nv("pa0b1", "0xfa82");
			dirty |= check_nv("pa0b2", "0xfe66");
			//dirty |= check_nv("pa0maxpwr", "0x4e");
			break;
		case HW_BCM5352E: /* G v4, GS v3, v4 */
			dirty |= check_nv("sdram_init", "0x010b");
			dirty |= check_nv("sdram_config", "0x0062");
			if (dirty)
				nvram_set("sdram_ncdl", "0x0");

			dirty |= check_nv("pa0itssit", "62");
			dirty |= check_nv("pa0b0", "0x168b");
			dirty |= check_nv("pa0b1", "0xfabf");
			dirty |= check_nv("pa0b2", "0xfeaf");
			//dirty |= check_nv("pa0maxpwr", "0x4e");
			break;
		case HW_BCM5354G:
			dirty |= check_nv("pa0itssit", "62");
			dirty |= check_nv("pa0b0", "0x1326");
			dirty |= check_nv("pa0b1", "0xFB51");
			dirty |= check_nv("pa0b2", "0xFE87");
			//dirty |= check_nv("pa0maxpwr", "0x4e");
			break;
		case HW_BCM4704_BCM5325F:
			/* nothing to do */
			break;
		default:
			dirty |= check_nv("pa0itssit", "62");
			dirty |= check_nv("pa0b0", "0x170c");
			dirty |= check_nv("pa0b1", "0xfa24");
			dirty |= check_nv("pa0b2", "0xfe70");
			//dirty |= check_nv("pa0maxpwr", "0x48");
			break;
		}
		break;

#ifdef TCONFIG_BLINK /* RTN/RTAC */
	case MODEL_H618B:
		dirty |= check_nv("wandevs", "vlan1");
		dirty |= check_nv("vlan0hwname", "et0");
		dirty |= check_nv("vlan1hwname", "et0");
		break;
	case MODEL_WNR3500LV2:
		dirty |= check_nv("vlan2hwname", "et0");
		break;
	case MODEL_HG320:
	case MODEL_RG200E_CA:
	case MODEL_H218N:
		dirty |= check_nv("vlan1hwname", "et0");
		dirty |= check_nv("vlan2hwname", "et0");
		dirty |= check_nv("boardflags", "0x710"); /* set BFL_ENETVLAN, enable VLAN */
		dirty |= check_nv("reset_gpio", "30");
		break;
	case MODEL_F9K1102:
		dirty |= check_nv("vlan1hwname", "et0");
		dirty |= check_nv("vlan2hwname", "et0");
		dirty |= check_nv("gpio7", "wps_button");
		break;
	case MODEL_WNDR3400:
	case MODEL_WNDR4000:
	case MODEL_WNDR3700v3:
		/* Have to check MAC addresses, specific configuration needed: 
		 * Part of MAC information is in CFE, the rest in board_data (which easily gets broken when playing with firmware ... :-))
		 * Note that after a clean (30/30/30) reset, addresses are "broken" ... but the code below fixes them, tied to et0macaddr!
		 * Also, CFE will update what it sees based on NVRAM ... 
		 * so after 30/30/30 reset it sees different values than after a full Tomato boot (that fixes these, updating NVRAM)
		 * Use this approach for all WNDR routers (here, and below)
		 */
		dirty |= check_nv("vlan2hwname", "et0");
		strlcpy(mac, nvram_safe_get("et0macaddr"), sizeof(mac));
		//inc_mac(mac, 2, sizeof(mac));
		dirty |= check_nv("sb/1/macaddr", mac);
		inc_mac(mac, -1, sizeof(mac));
		dirty |= check_nv("pci/1/1/macaddr", mac);
		break;
	case MODEL_WNDR3400v2:
	case MODEL_WNDR3400v3:
		nvram_unset("et1macaddr");
		dirty |= check_nv("vlan2hwname", "et0");
		break;
	case MODEL_R6300V1:
	case MODEL_WNDR4500:
	case MODEL_WNDR4500V2:
		dirty |= check_nv("vlan1hwname", "et0");
		dirty |= check_nv("vlan2hwname", "et0");
		strlcpy(mac, nvram_safe_get("et0macaddr"), sizeof(mac));
		unsigned int i;
		for (i = 0; i < strlen(mac); i ++) {
			if (mac[i] =='-')
				mac[i] = ':';
			mac[i] = toupper(mac[i]);
		}
		nvram_set("et0macaddr", mac);
		nvram_unset("vlan0hwname");
		break;
	case MODEL_EA6500V1:
		dirty |= check_nv("vlan2hwname", "et0");
		if (strncasecmp(nvram_safe_get("pci/2/1/macaddr"), "00:90:4c", 8) == 0) {
			strlcpy(mac, nvram_safe_get("et0macaddr"), sizeof(mac));
			inc_mac(mac, 3, sizeof(mac));
			dirty |= check_nv("pci/2/1/macaddr", mac);
		}
		break;
#endif /* TCONFIG_BLINK */

#else /* !CONFIG_BCMWL6A */

	case MODEL_EA6350v2:
		if (!nvram_match("boardnum","20150309")) { /* cfe changes/deletes nv variables after changing country setup! */
			const char *wlmac;
			char buf[32] = {0};

			nvram_set("boardnum","20150309");

			/* check wl0 mac address */
			wlmac = nvram_get("0:macaddr");
			if ((wlmac == NULL) || (wlmac && !strlen(wlmac))) {
				strlcpy(buf, nvram_safe_get("wl0_hwaddr"), sizeof(buf));
				if (strlen(buf)) {
					nvram_set("0:macaddr", buf);
				}
				else { /* bring back FT default mac setup */
					strlcpy(buf, nvram_safe_get("et0macaddr"), sizeof(buf));
					inc_mac(buf, +2, sizeof(buf));
					nvram_set("0:macaddr", buf);
				}
			}

			/* check wl1 mac address */
			wlmac = nvram_get("1:macaddr");
			if ((wlmac == NULL) || (wlmac && !strlen(wlmac))) {
				strlcpy(buf, nvram_safe_get("wl1_hwaddr"), sizeof(buf));
				if (strlen(buf)) {
					nvram_set("1:macaddr", buf);
				}
				else { /* bring back FT default mac setup */
					strlcpy(buf, nvram_safe_get("et0macaddr"), sizeof(buf));
					inc_mac(buf, +6, sizeof(buf));
					nvram_set("1:macaddr", buf);
				}
			}

			/* use EA6350v2 USA version default values; EU version default values almost the same! */
			struct nvram_tuple ea6350v2_pci_1_1_params[] = {
				{ "aa2g", "3", 0 },
				{ "ag0", "0", 0 },
				{ "ag1", "0", 0 },
				{ "ag2", "0", 0 },
				{ "antswctl2g", "0", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags2", "0x00001000", 0 },
				{ "boardflags", "0x80001200", 0 },
				{ "bw40po", "0x0", 0 },
				{ "bwduppo", "0x0", 0 },
				{ "cck2gpo", "0x0000", 0 },
				//{ "ccode", "Q2", 0 },
				{ "cddpo", "0x0", 0 },
				{ "devid", "0x43a9", 0 },
				{ "elna2g", "2", 0 },
				{ "extpagain2g", "3", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh1", "11", 0 },
				{ "ledbh2", "11", 0 },
				{ "ledbh3", "11", 0 },
				{ "leddc", "0xffff", 0 },
				//{ "macaddr", "48:F8:B3:EB:1A:62", 0 },
				{ "maxp2ga0", "0x68", 0 },
				{ "maxp2ga1", "0x68", 0 },
				{ "mcs2gpo0", "0x4444", 0 },
				{ "mcs2gpo1", "0x4444", 0 },
				{ "mcs2gpo2", "0x4444", 0 },
				{ "mcs2gpo3", "0x4444", 0 },
				{ "mcs2gpo4", "0x6666", 0 },
				{ "mcs2gpo5", "0x6666", 0 },
				{ "mcs2gpo6", "0x6666", 0 },
				{ "mcs2gpo7", "0x6666", 0 },
				{ "ofdm2gpo", "0x44444444", 0 },
				{ "pa2gw0a0", "0xFE7C", 0 },
				{ "pa2gw0a1", "0xFE69", 0 },
				{ "pa2gw1a0", "0x19E9", 0 },
				{ "pa2gw1a1", "0x17F9", 0 },
				{ "pa2gw2a0", "0xFA2E", 0 },
				{ "pa2gw2a1", "0xFA82", 0 },
				{ "pdetrange2g", "3", 0 },
				{ "phycal_tempdelta", "0", 0 },
				//{ "regrev", "118", 0 },
				{ "rxchain", "3", 0 },
				{ "sromrev", "8", 0 },
				{ "stbcpo", "0x0", 0 },
				{ "tempoffset", "0", 0 },
				{ "temps_hysteresis", "5", 0 },
				{ "temps_period", "5", 0 },
				{ "tempthresh", "120", 0 },
				{ "triso2g", "4", 0 },
				{ "tssipos2g", "1", 0 },
				{ "txchain", "3", 0 },
				{ "venid", "0x14e4", 0 },
				{ "xtalfreq", "20000", 0 },
				{ 0, 0, 0 }
			};

			/* use EA6350v2 USA version default values; EU version default values almost the same! */
			struct nvram_tuple ea6350v2_pci_2_1_params[] = {
				{ "aa5g", "3", 0 },
				{ "aga0", "0", 0 },
				{ "aga1", "0", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags2", "0x00200002", 0 },
				{ "boardflags3", "0x00000000", 0 },
				{ "boardflags", "0x30000000", 0 },
				//{ "ccode", "Q2", 0 },
				{ "devid", "0x43B3", 0 },
				{ "dot11agduphrpo", "0x0000", 0 },
				{ "dot11agduplrpo", "0x0000", 0 },
				{ "epagain5g", "0", 0 },
				{ "femctrl", "3", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh1", "11", 0 },
				{ "ledbh2", "11", 0 },
				{ "ledbh3", "11", 0 },
				{ "leddc", "0xFFFF", 0 },
				//{ "macaddr", "48:F8:B3:EB:1A:63", 0 },
				{ "maxp5ga0", "0x4C,0x4C,0x4C,0x56", 0 },
				{ "maxp5ga1", "0x4C,0x4C,0x4C,0x56", 0 },
				{ "mcsbw205ghpo", "0xA8642000", 0 },
				{ "mcsbw205glpo", "0x00000000", 0 },
				{ "mcsbw205gmpo", "0xA8642000", 0 },
				{ "mcsbw405ghpo", "0xA8642000", 0 },
				{ "mcsbw405glpo", "0x00000000", 0 },
				{ "mcsbw405gmpo", "0xA8642000", 0 },
				{ "mcsbw805ghpo", "0xA8642000", 0 },
				{ "mcsbw805glpo", "0x00000000", 0 },
				{ "mcsbw805gmpo", "0xA8642000", 0 },
				{ "mcslr5ghpo", "0x0000", 0 },
				{ "mcslr5glpo", "0x0000", 0 },
				{ "mcslr5gmpo", "0x0000", 0 },
				{ "pa5ga0", "0xff1f,0x19f7,0xfccd,0xff22,0x1d35,0xfc73,0xff1d,0x1c6b,0xfc85,0xff1c,0x1932,0xfce2", 0 },
				{ "pa5ga1", "0xff22,0x1a5b,0xfcc4,0xff22,0x1b65,0xfca7,0xff22,0x1b3e,0xfcaa,0xff1e,0x196f,0xfcde", 0 },
				{ "papdcap5g", "0", 0 },
				{ "parefldovoltage", "35", 0 },
				{ "pdgain5g", "4", 0 },
				{ "pdoffset40ma0", "0x0000", 0 },
				{ "pdoffset40ma1", "0x0000", 0 },
				{ "pdoffset80ma0", "0x0000", 0 },
				{ "pdoffset80ma1", "0x0000", 0 },
				{ "phycal_tempdelta", "0", 0 },
				//{ "regrev", "118", 0 },
				{ "rxchain", "3", 0 },
				{ "rxgains5gelnagaina0", "1", 0 },
				{ "rxgains5gelnagaina1", "1", 0 },
				{ "rxgains5gelnagaina2", "1", 0 },
				{ "rxgains5ghelnagaina0", "2", 0 },
				{ "rxgains5ghelnagaina1", "2", 0 },
				{ "rxgains5ghelnagaina2", "3", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "5", 0 },
				{ "rxgains5ghtrisoa1", "4", 0 },
				{ "rxgains5ghtrisoa2", "4", 0 },
				{ "rxgains5gmelnagaina0", "2", 0 },
				{ "rxgains5gmelnagaina1", "2", 0 },
				{ "rxgains5gmelnagaina2", "3", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "5", 0 },
				{ "rxgains5gmtrisoa1", "4", 0 },
				{ "rxgains5gmtrisoa2", "4", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "7", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrisoa2", "5", 0 },
				{ "sb20in40hrpo", "0x0000", 0 },
				{ "sb20in40lrpo", "0x0000", 0 },
				{ "sb20in80and160hr5ghpo", "0x0000", 0 },
				{ "sb20in80and160hr5glpo", "0x0000", 0 },
				{ "sb20in80and160hr5gmpo", "0x0000", 0 },
				{ "sb20in80and160lr5ghpo", "0x0000", 0 },
				{ "sb20in80and160lr5glpo", "0x0000", 0 },
				{ "sb20in80and160lr5gmpo", "0x0000", 0 },
				{ "sb40and80hr5ghpo", "0x0000", 0 },
				{ "sb40and80hr5glpo", "0x0000", 0 },
				{ "sb40and80hr5gmpo", "0x0000", 0 },
				{ "sb40and80lr5ghpo", "0x0000", 0 },
				{ "sb40and80lr5glpo", "0x0000", 0 },
				{ "sb40and80lr5gmpo", "0x0000", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "4", 0 },
				{ "tempoffset", "0", 0 },
				{ "temps_hysteresis", "5", 0 },
				{ "temps_period", "5", 0 },
				{ "tempthresh", "120", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "3", 0 },
				{ "venid", "0x14E4", 0 },
				{ "xtalfreq", "40000", 0 },
				{ 0, 0, 0 }
			};

			/* remove nvram left overs / cfe changed values */
			nvram_unset("1:pa5g0");
			nvram_unset("1:pa5g1");
			nvram_unset("1:rxgains5gelnagain0");
			nvram_unset("1:rxgains5gelnagain1");
			nvram_unset("1:rxgains5gelnagain2");

			/* bring back devinfo default values */
			set_defaults(ea6350v2_pci_1_1_params, "0:%s");
			set_defaults(ea6350v2_pci_2_1_params, "1:%s");
		}
		break;
	case MODEL_R6400v2:
	case MODEL_R6700v3:
	case MODEL_XR300:
		nvram_unset("et1macaddr");
		nvram_unset("et2macaddr");
		nvram_unset("et3macaddr");
		dirty |= check_nv("wl0_ifname", "eth1");
		dirty |= check_nv("wl1_ifname", "eth2");
		break;
	case MODEL_AC1450:
	case MODEL_R6900:
	case MODEL_R7000:
	case MODEL_EX7000:
	case MODEL_R6700v1:
	case MODEL_R6400:
	case MODEL_R6200v2:
	case MODEL_R6250:
	case MODEL_R6300v2:
		nvram_unset("et1macaddr");
		dirty |= check_nv("wl0_ifname", "eth1");
		dirty |= check_nv("wl1_ifname", "eth2");
		break;
#ifdef TCONFIG_BCM714
	case MODEL_RTAC3100:
		nvram_unset("et2macaddr"); /* unset! */
		nvram_unset("et2mdcport");
		nvram_unset("et2phyaddr");
		nvram_unset("et1macaddr"); /* unset! */
		nvram_unset("et1mdcport");
		nvram_unset("et1phyaddr");
		nvram_unset("fwd_wlandevs"); /* unset! */
		nvram_unset("fwd_cpumap");
		nvram_unset("fwddevs");
		nvram_unset("rgmii_port"); /* unset! */
		dirty |= check_nv("vlan1hwname", "et0");
		dirty |= check_nv("vlan2hwname", "et0");
		dirty |= check_nv("wl0_ifname", "eth1");
		dirty |= check_nv("wl1_ifname", "eth2");
		break;
	case MODEL_RTAC88U:
		nvram_unset("et2macaddr"); /* unset! */
		nvram_unset("et2mdcport");
		nvram_unset("et2phyaddr");
		nvram_unset("et0macaddr"); /* unset! */
		nvram_unset("et0mdcport");
		nvram_unset("et0phyaddr");
		nvram_unset("fwd_wlandevs"); /* unset! */
		nvram_unset("fwd_cpumap");
		nvram_unset("fwddevs");
		dirty |= check_nv("rgmii_port", "5"); /* RGMII_BRCM5301X */
		dirty |= check_nv("vlan1hwname", "et1");
		dirty |= check_nv("vlan2hwname", "et1");
		dirty |= check_nv("wl0_ifname", "eth1");
		dirty |= check_nv("wl1_ifname", "eth2");
		break;
#endif /* TCONFIG_BCM714 */
#ifdef TCONFIG_AC3200
#ifdef TCONFIG_AC5300
	case MODEL_RTAC5300:
		nvram_unset("et2macaddr"); /* unset! */
		nvram_unset("et2mdcport");
		nvram_unset("et2phyaddr");
		nvram_unset("et0macaddr"); /* unset! */
		nvram_unset("et0mdcport");
		nvram_unset("et0phyaddr");
		nvram_unset("fwd_wlandevs"); /* unset! */
		nvram_unset("fwd_cpumap");
		nvram_unset("fwddevs");
		dirty |= check_nv("rgmii_port", "5"); /* RGMII_BRCM5301X */
		dirty |= check_nv("vlan1hwname", "et1");
		dirty |= check_nv("vlan2hwname", "et1");
		/* check if user wants to shutdown wl radios (for ex. broken ones) */
		dirty |= wlshutdown_ethx_rtac5300();
		break;
#endif
	case MODEL_R8000:
		nvram_unset("et1macaddr"); /* unset! */
		dirty |= check_nv("wl0_ifname", "eth2");
		dirty |= check_nv("wl1_ifname", "eth1");
		dirty |= check_nv("wl2_ifname", "eth3");
		break;
#endif

#endif /* !CONFIG_BCMWL6A */
#endif /* TOMATO64 */

	default:
		/* nothing to do right now */
		break;

	} /* switch (model) */

	dirty |= init_vlan_ports();

#ifndef TOMATO64
	if (dirty) {
		nvram_commit();

#ifndef TCONFIG_BCMARM
REBOOT: /* do a simple reboot */
#endif
		sync();
		dbg("*** Reboot after check NV params / set VLANS...\n");
		reboot(RB_AUTOBOOT);
		exit(0);
	}
#endif /* TOMATO64 */
}

static int init_nvram(void)
{
	int model;
	char s[256];
	unsigned long features = 0;
	const char *mfr = "Broadcom";
	const char *name = NULL;
	const char *ver = NULL;
#ifndef CONFIG_BCMWL6A
	unsigned long bf;
	unsigned long n;
#endif

	model = get_model();
	snprintf(s, sizeof(s), "%d", model);
	nvram_set("t_model", s);

	switch (model) {

#ifndef TOMATO64
#ifndef CONFIG_BCMWL6A

	case MODEL_WRT54G:
		mfr = "Linksys";
		name = "WRT54G/GS/GL";
		if (!nvram_match("t_fix1", (char *)name)) {
			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("il0macaddr", s);				/* fix WL mac for 2.4 GHz, was always 00:90:4C:5F:00:2A after upgrade/nvram full erase (for every router) */
		}
		switch (check_hw_type()) {
		case HW_BCM4712:
			nvram_set("gpio2", "adm_eecs");
			nvram_set("gpio3", "adm_eesk");
			nvram_unset("gpio4");
			nvram_set("gpio5", "adm_eedi");
			nvram_set("gpio6", "adm_rc");
			break;
		case HW_BCM4702:
			nvram_unset("gpio2");
			nvram_unset("gpio3");
			nvram_unset("gpio4");
			nvram_unset("gpio5");
			nvram_unset("gpio6");
			break;
		case HW_BCM5352E:
			nvram_set("opo", "0x0008");
			nvram_set("ag0", "0x02");
			/* fall through */
		default:
			nvram_set("gpio2", "ses_led");
			nvram_set("gpio3", "ses_led2");
			nvram_set("gpio4", "ses_button");
			features = SUP_SES | SUP_WHAM_LED;
			break;
		}
		break;
	case MODEL_WTR54GS:
		mfr = "Linksys";
		name = "WTR54GS";
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan0 eth1");
			nvram_set("gpio2", "ses_button");
			nvram_set("reset_gpio", "7");
		}
		nvram_set("pa0itssit", "62");
		nvram_set("pa0b0", "0x1542");
		nvram_set("pa0b1", "0xfacb");
		nvram_set("pa0b2", "0xfec7");
		/* nvram_set("pa0maxpwr", "0x4c"); */
#ifdef TCONFIG_BLINK /* RTN/RTAC */
		gpio_write(1 << 2, 1);
#endif
		features = SUP_SES;
		break;
	case MODEL_WRTSL54GS:
		mfr = "Linksys";
		name = "WRTSL54GS";
		features = SUP_SES | SUP_WHAM_LED;
		break;
	case MODEL_WHRG54S:
		mfr = "Buffalo";
		name = "WHR-G54S";
		features = SUP_SES | SUP_AOSS_LED | SUP_BRAU;
		break;
	case MODEL_WHRHPG54:
	case MODEL_WZRRSG54HP:
	case MODEL_WZRHPG54:
		mfr = "Buffalo";
		features = SUP_SES | SUP_AOSS_LED | SUP_HPAMP;
		switch (model) {
		case MODEL_WZRRSG54HP:
			name = "WZR-RS-G54HP";
			break;
		case MODEL_WZRHPG54:
			name = "WZR-HP-G54";
			break;
		default:
			name = "WHR-HP-G54";
			features = SUP_SES | SUP_AOSS_LED | SUP_BRAU | SUP_HPAMP;
			break;
		}

		bf = strtoul(nvram_safe_get("boardflags"), NULL, 0);
		switch (bf) {
		case 0x0758:
		case 0x1758:
		case 0x2758:
		case 0x3758:
			if (nvram_is_empty("wlx_hpamp") || nvram_match("wlx_hpamp", "")) {
				if (nvram_get_int("wl_txpwr") > 10)
					nvram_set("wl_txpwr", "10");
				nvram_set("wlx_hpamp", "1");
				nvram_set("wlx_hperx", "0");
			}

			n = bf;
			if (nvram_match("wlx_hpamp", "0")) {
				n &= ~0x2000UL;
			}
			else {
				n |= 0x2000UL;
			}
			if (nvram_match("wlx_hperx", "0")) {
				n |= 0x1000UL;
			}
			else {
				n &= ~0x1000UL;
			}
			if (bf != n) {
				snprintf(s, sizeof(s), "0x%lX", n);
				nvram_set("boardflags", s);
			}
			break;
		default:
			dbg("*** Unexpected: boardflag=%lX\n", bf);
			break;
		}
		break;
	case MODEL_WBRG54:
		mfr = "Buffalo";
		name = "WBR-G54";
		break;
	case MODEL_WBR2G54:
		mfr = "Buffalo";
		name = "WBR2-G54";
		features = SUP_SES | SUP_AOSS_LED;
		break;
	case MODEL_WHR2A54G54:
		mfr = "Buffalo";
		name = "WHR2-A54G54";
		features = SUP_SES | SUP_AOSS_LED | SUP_BRAU;
		break;
	case MODEL_WHR3AG54:
		mfr = "Buffalo";
		name = "WHR3-AG54";
		features = SUP_SES | SUP_AOSS_LED;
		break;
	case MODEL_WZRG54:
		mfr = "Buffalo";
		name = "WZR-G54";
		features = SUP_SES | SUP_AOSS_LED;
		break;
	case MODEL_WZRRSG54:
		mfr = "Buffalo";
		name = "WZR-RS-G54";
		features = SUP_SES | SUP_AOSS_LED;
		break;
	case MODEL_WVRG54NF:
		mfr = "Buffalo";
		name = "WVR-G54-NF";
		features = SUP_SES;
		break;
	case MODEL_WZRG108:
		mfr = "Buffalo";
		name = "WZR-G108";
		features = SUP_SES | SUP_AOSS_LED;
		break;
	case MODEL_RT390W:
		mfr = "Fuji";
		name = "RT390W";
		break;
	case MODEL_WR850GV1:
		mfr = "Motorola";
		name = "WR850G v1";
		features = SUP_NONVE;
		break;
	case MODEL_WR850GV2:
		mfr = "Motorola";
		name = "WR850G v2/v3";
		features = SUP_NONVE;
		break;
	case MODEL_WL500GP:
		mfr = "Asus";
		name = "WL-500gP";
		features = SUP_SES;
#ifdef TCONFIG_USB
		nvram_set("usb_ohci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan0 eth1 eth2 eth3"); /* set to "vlan0 eth2" by DD-WRT; default: vlan0 eth1 */
		}
		break;
	case MODEL_WL500W:
		mfr = "Asus";
		name = "WL-500W";
		features = SUP_SES | SUP_80211N;
#ifdef TCONFIG_USB
		nvram_set("usb_ohci", "-1");
#endif
		break;
	case MODEL_WL500GE:
		mfr = "Asus";
		name = "WL-550gE";
		/* features = ? */
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		break;
	case MODEL_WX6615GT:
		mfr = "SparkLAN";
		name = "WX-6615GT";
		/* features = ? */
		break;
	case MODEL_MN700:
		mfr = "Microsoft";
		name = "MN-700";
		break;
	case MODEL_WR100:
		mfr = "Viewsonic";
		name = "WR100";
		break;
	case MODEL_WLA2G54L:
		mfr = "Buffalo";
		name = "WLA2-G54L";
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan0 eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wan_ifname", "none");
		}
		break;
	case MODEL_TM2300:
		mfr = "Dell";
		name = "TrueMobile 2300";
		break;
	case MODEL_WZRG300N:
		mfr = "Buffalo";
		name = "WZR-G300N";
		features = SUP_SES | SUP_AOSS_LED | SUP_BRAU | SUP_80211N;
		break;
	case MODEL_WRT160Nv1:
	case MODEL_WRT300N:
		mfr = "Linksys";
		name = (model == MODEL_WRT300N) ? "WRT300N v1" : "WRT160N v1";
		features = SUP_SES | SUP_80211N;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("wan_ifnameX", "eth1");
			nvram_set("lan_ifnames", "eth0 eth2");
		}
		break;
	case MODEL_WRT310Nv1:
		mfr = "Linksys";
		name = "WRT310N v1";
		features = SUP_SES | SUP_80211N | SUP_WHAM_LED | SUP_1000ET;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifname", "eth1");
		}
		break;

	/*
	 * add here new MIPS models if WL_BSS_INFO_VERSION < 108
	 */

#if WL_BSS_INFO_VERSION >= 108

	case MODEL_WHRG125:
		mfr = "Buffalo";
		name = "WHR-G125";
		features = SUP_SES | SUP_AOSS_LED | SUP_BRAU;
		nvram_set("opo", "0x0008");
		nvram_set("ag0", "0x0C");
		break;
	case MODEL_RTN10:
#ifdef TCONFIG_BLINK /* RTN/RTAC */
	case MODEL_RTN10P:
#endif
		mfr = "Asus";
#ifdef TCONFIG_BLINK /* RTN/RTAC */
		name = nvram_match("boardrev", "0x1153") ? "RT-N10P" : "RT-N10";
#else
		name = "RT-N10";
#endif
		features = SUP_SES | SUP_80211N;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan0 eth1");
			nvram_set("wan_ifnameX", "vlan1");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
		}
		break;
#ifdef TCONFIG_BLINK /* RTN/RTAC */
	case MODEL_RTN12A1:
#else
	case MODEL_RTN12:
#endif
		mfr = "Asus";
#ifdef TCONFIG_BLINK /* RTN/RTAC */
		name = "RT-N12 A1";
#else
		name = "RT-N12";
#endif
		features = SUP_SES | SUP_BRAU | SUP_80211N;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan0 eth1");
			nvram_set("wan_ifnameX", "vlan1");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
		}
		break;
	case MODEL_RTN16:
		mfr = "Asus";
		name = "RT-N16";
		features = SUP_SES | SUP_80211N | SUP_1000ET;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("vlan_enable", "1");

			/* misc - clean-up nvram (remove dummy values for not used second wl interface [5 GHz] ) */
			/* save nvram space & fix saving country / rev settings (GUI: advanced-wireless.asp) */
			nvram_cleanup_5g_dummy_values();
		}
		break;
	case MODEL_WNR3500L:
		mfr = "Netgear";
		name = "WNR3500L/U/v2";
		features = SUP_SES | SUP_AOSS_LED | SUP_80211N | SUP_1000ET;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("sromrev", "3");
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
		}
		break;
	case MODEL_WNR2000v2:
		mfr = "Netgear";
		name = "WNR2000 v2";
		features = SUP_SES | SUP_AOSS_LED | SUP_80211N;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan0 eth1");
			nvram_set("wan_ifnameX", "vlan1");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
		}
		break;
	case MODEL_F7D3301:
	case MODEL_F7D3302:
	case MODEL_F7D4301:
	case MODEL_F7D4302:
	case MODEL_F5D8235v3:
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		mfr = "Belkin";
		switch (model) {
		case MODEL_F7D3301: /* N300 and Gigabit BCM53115 */
			name = "Share Max N300 (F7D3301/F7D7301) v1";
			features = SUP_SES | SUP_80211N | SUP_1000ET;
			if (!nvram_match("t_fix1", (char *)name)) {
				nvram_set("vlan1hwname", "et0");
				nvram_set("vlan2hwname", "et0");
				nvram_set("lan_ifname", "br0");
				nvram_set("landevs", "vlan1 wl0");
				nvram_set("lan_ifnames", "vlan1 eth1");
				nvram_set("wan_ifnames", "vlan2");
				nvram_set("wan_ifnameX", "vlan2");
				nvram_set("wandevs", "vlan2");
				nvram_set("wl_ifnames", "eth1");
				nvram_set("wl_ifname", "eth1");
				nvram_set("wl0_ifname", "eth1");

				/* misc - clean-up nvram (remove dummy values for not used second wl interface [5 GHz] ) */
				/* save nvram space & fix saving country / rev settings (GUI: advanced-wireless.asp) */
				nvram_cleanup_5g_dummy_values();
			}
			break;
		case MODEL_F7D3302: /* N300 and Fast Ethernet BCM5325E */
			name = "Share N300 (F7D3302/F7D7302) v1";
			features = SUP_SES | SUP_80211N;
			if (!nvram_match("t_fix1", (char *)name)) {
				nvram_set("vlan1hwname", "et0");
				nvram_set("vlan2hwname", "et0");
				nvram_set("lan_ifname", "br0");
				nvram_set("landevs", "vlan1 wl0");
				nvram_set("lan_ifnames", "vlan1 eth1");
				nvram_set("wan_ifnames", "vlan2");
				nvram_set("wan_ifnameX", "vlan2");
				nvram_set("wandevs", "vlan2");
				nvram_set("wl_ifnames", "eth1");
				nvram_set("wl_ifname", "eth1");
				nvram_set("wl0_ifname", "eth1");

				/* misc - clean-up nvram (remove dummy values for not used second wl interface [5 GHz] ) */
				/* save nvram space & fix saving country / rev settings (GUI: advanced-wireless.asp) */
				nvram_cleanup_5g_dummy_values();
			}
			break;
		case MODEL_F7D4301: /* N600 Dual Band and Gigabit BCM53115 */
			name = "Play Max / N600 HD (F7D4301/F7D8301) v1";
			features = SUP_SES | SUP_80211N | SUP_1000ET;
			if (!nvram_match("t_fix1", (char *)name)) {
				nvram_set("vlan1hwname", "et0");
				nvram_set("vlan2hwname", "et0");
				nvram_set("lan_ifname", "br0");
				nvram_set("landevs", "vlan1 wl0 wl1");
				nvram_set("lan_ifnames", "vlan1 eth1 eth2");
				nvram_set("wan_ifnames", "vlan2");
				nvram_set("wan_ifnameX", "vlan2");
				nvram_set("wandevs", "vlan2");
				nvram_set("wl_ifnames", "eth1 eth2");
				nvram_set("wl_ifname", "eth1");
				nvram_set("wl0_ifname", "eth1");
				nvram_set("wl1_ifname", "eth2");
			}
			break;
		case MODEL_F7D4302: /* N600 Dual Band and Fast Ethernet BCM5325E */
			name = "Play N600 (F7D4302/F7D8302) v1";
			features = SUP_SES | SUP_80211N;
			if (!nvram_match("t_fix1", (char *)name)) {
				nvram_set("vlan1hwname", "et0");
				nvram_set("vlan2hwname", "et0");
				nvram_set("lan_ifname", "br0");
				nvram_set("landevs", "vlan1 wl0 wl1");
				nvram_set("lan_ifnames", "vlan1 eth1 eth2");
				nvram_set("wan_ifnames", "vlan2");
				nvram_set("wan_ifnameX", "vlan2");
				nvram_set("wandevs", "vlan2");
				nvram_set("wl_ifnames", "eth1 eth2");
				nvram_set("wl_ifname", "eth1");
				nvram_set("wl0_ifname", "eth1");
				nvram_set("wl1_ifname", "eth2");
			}
			break;
		case MODEL_F5D8235v3: /* N300 and Gigabit BCM53115 */
			name = "N F5D8235-4 v3";
			features = SUP_SES | SUP_80211N | SUP_1000ET;
			if (!nvram_match("t_fix1", (char *)name)) {
				nvram_set("vlan1hwname", "et0");
				nvram_set("vlan2hwname", "et0");
				nvram_set("lan_ifname", "br0");
				nvram_set("landevs", "vlan1 wl0");
				nvram_set("lan_ifnames", "vlan1 eth1");
				nvram_set("wan_ifnames", "vlan2");
				nvram_set("wan_ifnameX", "vlan2");
				nvram_set("wandevs", "vlan2");
				nvram_set("wl_ifnames", "eth1");
				nvram_set("wl_ifname", "eth1");
				nvram_set("wl0_ifname", "eth1");
			}
			break;
		}

		if (!nvram_match("t_fix1", (char *)name)) {
			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));
			nvram_set("sb/1/macaddr", s);				/* fix WL mac for 2,4G */
			if ((model == MODEL_F7D4301) ||				/* N600 Dual Band */
			    (model == MODEL_F7D4302)) {
				inc_mac(s, +4, sizeof(s));					/* do not overlap with VIFs */
				nvram_set("pci/1/1/macaddr", s);		/* fix WL mac for 5G */
			}

			/* adjust cfe wifi country settings */
			nvram_set("sb/1/ccode", "ALL");
			nvram_set("sb/1/regrev", "0");
			if ((model == MODEL_F7D4301) ||				/* N600 Dual Band */
			    (model == MODEL_F7D4302)) {
				nvram_set("pci/1/1/ccode", "ALL");
				nvram_set("pci/1/1/regrev", "0");
			}

			/* default wifi settings/channels */
			nvram_set("wl0_country_code", "SG");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nbw_cap", "1");
			nvram_set("wl0_nctrlsb", "upper");
			if ((model == MODEL_F7D4301) ||				/* N600 Dual Band */
			    (model == MODEL_F7D4302)) {
				nvram_set("wl1_country_code", "SG");
				nvram_set("wl1_channel", "36");
				nvram_set("wl1_nbw", "40");
				nvram_set("wl1_nbw_cap", "1");
				nvram_set("wl1_nctrlsb", "lower");
			}
		}
		break;
#ifdef TCONFIG_BLINK /* RTN/RTAC */
	case MODEL_E1000v2:
#endif
	case MODEL_WRT160Nv3:
		/* same as M10, M20, WRT310Nv2, E1000v1 */
		mfr = "Linksys";
		name = nvram_safe_get("boot_hw_model");
#ifdef TCONFIG_BLINK /* RTN/RTAC */
		ver = nvram_safe_get("boot_hw_ver");
		if (nvram_match("boot_hw_model", "E100")) {
			name = "E1000";
		}
		if (nvram_match("boot_hw_model", "M10") || nvram_match("boot_hw_model", "M20")) {
			mfr = "Cisco";
		}
#else
		if (strcmp(name, "E100") == 0)
			name = "E1000 v1";
		if (strcmp(name, "WRT310N") == 0)
			name = "WRT310N v2";
#endif
		features = SUP_SES | SUP_80211N | SUP_WHAM_LED;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
		}
		break;
	case MODEL_WRT320N:
		mfr = "Linksys";
		name = nvram_match("boardrev", "0x1307") ? "E2000" : "WRT320N";
		features = SUP_SES | SUP_80211N | SUP_WHAM_LED | SUP_1000ET;
		if (!nvram_match("t_fix1", (char *)name)) {
			if (nvram_match("boardrev", "0x1307")) { /* to be check if WRT320N also need this */
				nvram_set("lan_invert", "1");
			}
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
		}
		break;
	case MODEL_WRT610Nv2:
		mfr = "Linksys";
		name = nvram_match("boot_hw_model", "E300") ? "E3000" : "WRT610N v2";
		features = SUP_SES | SUP_80211N | SUP_WHAM_LED | SUP_1000ET;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
		}
		break;
	case MODEL_E4200:
		mfr = "Linksys";
		name = "E4200 v1";
		features = SUP_SES | SUP_80211N | SUP_1000ET;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");

#ifdef TCONFIG_BLINK /* RTN/RTAC */
			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("sb/1/macaddr", s);				/* fix WL mac for 2,4G */
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 5G */

			struct nvram_tuple e4200_pci_1_1_params[] = {
				/* power settings for 2,4 and 5 GHz WiFi */
				{ "pa2gw0a0", "0xfe8c", 0 },
				{ "pa2gw1a0", "0x1b20", 0 },
				{ "pa2gw2a0", "0xf98c", 0 },
				{ "pa2gw0a1", "0xfe98", 0 },
				{ "pa2gw1a1", "0x19ae", 0 },
				{ "pa2gw2a1", "0xf9ab", 0 },

				{ "pa5gw0a0", "0xfe52", 0 },
				{ "pa5gw1a0", "0x163e", 0 },
				{ "pa5gw2a0", "0xfa59", 0 },
				{ "pa5gw0a1", "0xfe63", 0 },
				{ "pa5gw1a1", "0x1584", 0 },
				{ "pa5gw2a1", "0xfa92", 0 },
				{ "pa5gw0a2", "0xfe7c", 0 },
				{ "pa5gw1a2", "0x1720", 0 },
				{ "pa5gw2a2", "0xfa4a", 0 },

				{ "pa5ghw0a0", "0xfe6a", 0 },
				{ "pa5ghw1a0", "0x163c", 0 },
				{ "pa5ghw2a0", "0xfa69", 0 },
				{ "pa5ghw0a1", "0xfe67", 0 },
				{ "pa5ghw1a1", "0x160e", 0 },
				{ "pa5ghw2a1", "0xfa6a", 0 },
				{ "pa5ghw0a2", "0xfe76", 0 },
				{ "pa5ghw1a2", "0x1766", 0 },
				{ "pa5ghw2a2", "0xfa2c", 0 },

				{ "pa05gidx", "5", 0 },
				{ "pa05glidx", "0", 0 },
				{ "pa05ghidx", "7", 0 },
				{ "pa15gidx", "0", 0 },
				{ "pa15glidx", "0", 0 },
				{ "pa15ghidx", "3", 0 },
				{ "pa25gidx", "5", 0 },
				{ "pa25glidx", "0", 0 },
				{ "pa25ghidx", "9", 0 },

				/* adjust cfe wifi country settings part1 */
				{ "ccode", "ALL", 0 },
				{ "regrev", "0", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(e4200_pci_1_1_params, "pci/1/1/%s");

			/* adjust cfe wifi country settings part2 */
			nvram_set("sb/1/ccode", "ALL");
			nvram_set("sb/1/regrev", "0");

			/* default wifi settings/channels */
			nvram_set("wl0_country_code", "SG");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nbw_cap", "1");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_country_code", "SG");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "40");
			nvram_set("wl1_nbw_cap", "1");
			nvram_set("wl1_nctrlsb", "lower");
#endif /* TCONFIG_BLINK */
		}
		break;
	case MODEL_WL330GE:
		mfr = "Asus";
		name = "WL-330gE";
		/* The 330gE has only one wired port which can act either as WAN or LAN.
		 * Failsafe mode is to have it start as a LAN port so you can get an IP
		 * address via DHCP and access the router config page.
		 */
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("wl_ifname", "eth1");
			nvram_set("lan_ifnames", "eth1");
			nvram_set("wan_ifnameX", "eth0");
			nvram_set("wan_islan", "1");
			nvram_set("wan_proto", "disabled");
		}
		break;
	case MODEL_WL500GPv2:
		mfr = "Asus";
		name = "WL-500gP v2";
		features = SUP_SES;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		break;
	case MODEL_WL520GU:
		mfr = "Asus";
		name = "WL-520GU";
		features = SUP_SES;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		break;
	case MODEL_WL500GD:
		mfr = "Asus";
		name = "WL-500g Deluxe";
		/* features = SUP_SES; */
#ifdef TCONFIG_USB
		nvram_set("usb_ohci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("wl_ifname", "eth1");
			nvram_set("lan_ifnames", "vlan0 eth1");
			nvram_set("wan_ifnameX", "vlan1");
			nvram_unset("wl0gpio0");
		}
		break;
	case MODEL_DIR320:
		mfr = "D-Link";
		name = "DIR-320";
		features = SUP_SES;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("wan_ifnameX", "vlan1");
			nvram_set("wl_ifname", "eth1");
		}
		break;
	case MODEL_H618B:
		mfr = "ZTE";
		name = "ZXV10 H618B";
		features = SUP_SES | SUP_AOSS_LED;
#ifdef TCONFIG_BLINK /* RTN/RTAC */
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan0 eth1");
			nvram_set("wan_ifname", "vlan1");
			nvram_set("wan_ifnames", "vlan1");
			nvram_set("wan_ifnameX", "vlan1");
			nvram_set("wl_ifname", "eth1");
		}
#endif /* TCONFIG_BLINK */
		break;
	case MODEL_WL1600GL:
		mfr = "Ovislink";
		name = "WL1600GL";
		features = SUP_SES;
		break;

#ifdef TCONFIG_BLINK /* RTN/RTAC */

	case MODEL_RTN10U:
		mfr = "Asus";
		name = "RT-N10U";
		features = SUP_SES | SUP_80211N;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan0 eth1");
			nvram_set("wan_ifnameX", "vlan1");
			nvram_set("wl_ifname", "eth1");
		}
		break;
	case MODEL_L600N:
		mfr = "Rosewill";
		name = "L600N";
		features = SUP_SES | SUP_80211N;
		if (!nvram_match("t_fix1", (char *)name)) {
#ifdef TCONFIG_USBAP
			nvram_set("wl1_hwaddr", nvram_safe_get("0:macaddr"));
			nvram_set("ehciirqt", "3");
			nvram_set("qtdc_pid", "48407");
			nvram_set("qtdc_vid", "2652");
			nvram_set("qtdc0_ep", "4");
			nvram_set("qtdc0_sz", "0");
			nvram_set("qtdc1_ep", "18");
			nvram_set("qtdc1_sz", "10");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("wl0_ifname", "wl0");
			nvram_set("wl1_ifname", "wl1");
#else
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("landevs", "vlan1 wl0");
#endif
			nvram_set("wl_ifname", "eth1");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
		}
		break;
	case MODEL_DIR620C1:
		mfr = "D-Link";
		name = "Dir-620 C1";
		features = SUP_SES | SUP_80211N;
		if (!nvram_match("t_fix1", (char *)name)) {
#ifdef TCONFIG_USBAP
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
#else
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("landevs", "vlan1 wl0");
#endif
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifname", "eth1");

		}
		break;
	case MODEL_CW5358U:
		mfr = "Catchtech";
		name = "CW-5358U";
		features = SUP_SES | SUP_80211N;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifname", "vlan2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifname", "eth1");
		}
		break;
	case MODEL_HG320:
		mfr = "FiberHome";
		name = "HG320";
		features = SUP_SES | SUP_80211N;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifname", "vlan2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifname", "eth1");
		}
		break;
	case MODEL_RG200E_CA:
		mfr = "ChinaNet";
		name = "RG200E-CA";
		features = SUP_SES | SUP_80211N;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifname", "vlan2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifname", "eth1");
		}
		break;
	case MODEL_H218N:
		mfr = "ZTE";
		name = "H218N";
		features = SUP_SES | SUP_80211N;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifname", "vlan2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifname", "eth1");
		}
		break;
	case MODEL_TDN80:
		mfr = "Tenda";
		name = "N80";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth2");
			nvram_set("wl1_ifname", "eth1");
			nvram_set("wl0_bw_cap", "7");
			nvram_set("wl0_chanspec", "36/80");
			nvram_set("wl1_bw_cap", "3");
			nvram_set("wl1_chanspec", "1l");
			nvram_set("blink_wl", "1"); /* Enable WLAN LED if wireless interface is enabled, and turn on blink */
			//nvram_set("landevs", "vlan1 wl0 wl1");
			//nvram_set("wandevs", "vlan2");

			/* fix WL mac's */
			nvram_set("wl0_hwaddr", nvram_safe_get("pci/1/1/macaddr"));
			nvram_set("wl1_hwaddr", nvram_safe_get("pci/2/1/macaddr"));

			/* fix ssid according to 5G(eth2) and 2.4G(eth1) */
			nvram_set("wl_ssid", "FreshTomato50");
			nvram_set("wl0_ssid", "FreshTomato50");
			nvram_set("wl1_ssid", "FreshTomato24");
		}
		break;
	case MODEL_TDN60:
		mfr = "Tenda";
		name = "N60";
		features = SUP_SES | SUP_80211N | SUP_1000ET;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "1l");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("blink_wl", "1"); /* Enable WLAN LED if wireless interface is enabled, and turn on blink */
			//nvram_set("landevs", "vlan1 wl0 wl1");
			//nvram_set("wandevs", "vlan2");

			/* fix WL mac`s */
			nvram_set("wl0_hwaddr", nvram_safe_get("sb/1/macaddr"));
			nvram_set("wl1_hwaddr", nvram_safe_get("0:macaddr"));
		}
		break;
	case MODEL_TDN6:
		mfr = "Tenda";
		name = "N6";
		features = SUP_SES | SUP_80211N;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "1l");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("blink_wl", "1"); /* Enable WLAN LED if wireless interface is enabled, and turn on blink */

		/* fix WL mac`s */
		nvram_set("wl0_hwaddr", nvram_safe_get("sb/1/macaddr"));
		nvram_set("wl1_hwaddr", nvram_safe_get("0:macaddr"));
		}
		break;
	case MODEL_RTN12B1:
		mfr = "Asus";
		name = "RT-N12 B1";
		features = SUP_SES | SUP_80211N;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan0 eth1");
			nvram_set("wan_ifnameX", "vlan1");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("sb/1/ledbh5", "2"); /* WL_LED_ACTIVITY; WiFi LED - active HIGH */
		}
		break;
	case MODEL_RTN12C1:
		mfr = "Asus";
		name = "RT-N12 C1";
		features = SUP_SES | SUP_80211N;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan0 eth1");
			nvram_set("wan_ifnameX", "vlan1");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");

			nvram_set("sb/1/ledbh4", "2");  /* WL_LED_ACTIVITY; WiFi LED - active HIGH */
			nvram_set("sb/1/ledbh5", "11"); /* WL_LED_INACTIVE, not used ... */
			nvram_set("sb/1/ledbh6", "11"); /* WL_LED_INACTIVE, not used ... */
		}
		break;
	case MODEL_RTN12D1:
	case MODEL_RTN12VP:
	case MODEL_RTN12K:
		mfr = "Asus";
		name = "RT-N12 D1";
		features = SUP_SES | SUP_80211N;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan0 eth1");
			nvram_set("wan_ifnameX", "vlan1");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");

			struct nvram_tuple rtn12_sb_1_params[] = {
				/* WL_LED_ACTIVITY; WiFi LED - active HIGH */
				{ "ledbh5", "2", 0 },
				/* adjust power settings for 2,4 GHz WiFi (according to / from Asus SRC) */
				{ "maxp2ga0", "0x52", 0 },
				{ "maxp2ga1", "0x52", 0 },
				{ "cck2gpo", "0x0", 0 },
				{ "ofdm2gpo0", "0x2000", 0 },
				{ "ofdm2gpo1", "0x6442", 0 },
				{ "ofdm2gpo", "0x64422000", 0 },
				{ "mcs2gpo0", "0x2200", 0 },
				{ "mcs2gpo1", "0x6644", 0 },
				{ "mcs2gpo2", "0x2200", 0 },
				{ "mcs2gpo3", "0x6644", 0 },
				{ "mcs2gpo4", "0x4422", 0 },
				{ "mcs2gpo5", "0x8866", 0 },
				{ "mcs2gpo6", "0x4422", 0 },
				{ "mcs2gpo7", "0x8866", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(rtn12_sb_1_params, "sb/1/%s");
		}
		break;
	case MODEL_RTN12HP:
		mfr = "Asus";
		name = "RT-N12 HP";
		features = SUP_SES | SUP_80211N;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan0 eth1");
			nvram_set("wan_ifnameX", "vlan1");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("sb/1/ledbh5", "2"); /* WL_LED_ACTIVITY; WiFi LED - active HIGH */

			/* adjust and add cfe wifi country settings */
			nvram_set("sb/1/ccode", "ALL");
			nvram_set("sb/1/regrev", "0");
		}
		break;
	case MODEL_RTN15U:
		mfr = "Asus";
		name = "RT-N15U";
		features = SUP_SES | SUP_80211N | SUP_1000ET;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_iface", "vlan2");
			nvram_set("wan_ifname", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
		}
			nvram_set("blink_wl", "1"); /* Enable WLAN LED if wireless interface is enabled, and turn on blink */
		break;
	case MODEL_RTN53:
	case MODEL_RTN53A1:
		mfr = "Asus";
		name = nvram_match("boardrev", "0x1446") ? "RT-N53 A1" : "RT-N53";
		features = SUP_SES | SUP_80211N;
#ifdef TCONFIG_USBAP
		if (nvram_get_int("usb_storage") == 1)
			nvram_set("usb_storage", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
#ifdef TCONFIG_USBAP
			nvram_set("wl1_hwaddr", nvram_safe_get("0:macaddr"));
			nvram_set("ehciirqt", "3");
			nvram_set("qtdc_pid", "48407");
			nvram_set("qtdc_vid", "2652");
			nvram_set("qtdc0_ep", "4");
			nvram_set("qtdc0_sz", "0");
			nvram_set("qtdc1_ep", "18");
			nvram_set("qtdc1_sz", "10");
			nvram_set("lan_ifnames", "vlan2 eth1 eth2");
			nvram_set("landevs", "vlan2 wl0 wl1");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
#else
			nvram_set("lan_ifnames", "vlan2 eth1");
			nvram_set("landevs", "vlan2 wl0");
#endif
			nvram_set("lan_ifname", "br0");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wan_ifnameX", "vlan1");
			nvram_set("wandevs", "vlan1");
			nvram_unset("vlan0ports");
		}
		break;
	case MODEL_RTN66U:
		mfr = "Asus";
#ifdef TCONFIG_AC66U
		name = "RT-AC66U";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#else
		name = "RT-N66U";
		features = SUP_SES | SUP_80211N | SUP_1000ET;
#ifdef TCONFIG_MICROSD
		if (nvram_get_int("usb_mmc") == -1)
			nvram_set("usb_mmc", "1");
#endif
#endif /* TCONFIG_AC66U */

#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("wandevs", "vlan2");

			/* fix MAC addresses for N66U and AC66U */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* wifi settings/channels */
#ifdef TCONFIG_BCMWL6
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
#endif
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
#ifdef TCONFIG_AC66U
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");
#else /* SDK5 OR SDK6 for RT-N66U */
#ifdef TCONFIG_BCMWL6
			nvram_set("wl1_bw_cap", "3");
			nvram_set("wl1_chanspec", "36l");
#endif
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "40");
			nvram_set("wl1_nbw_cap", "1");
			nvram_set("wl1_nctrlsb", "lower");
#endif /* TCONFIG_AC66U */

#ifndef TCONFIG_AC66U
#ifdef TCONFIG_USB
			nvram_set("usb_noled", "1-1.4"); /* SD/MMC Card */
#endif
#else /* !TCONFIG_AC66U */
			/* wifi country settings SDK6 */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			nvram_set("blink_wl", "1"); /* Enable WLAN LED if wireless interface is enabled, and turn on blink */

			struct nvram_tuple rtac66u_pci_2_1_params[] = {
				/* bcm4360ac_defaults */
				{ "aa2g", "0", 0 },
				{ "aa5g", "7", 0 },
				{ "aga0", "71", 0 },
				{ "aga1", "71", 0 },
				{ "aga2", "71", 0 },
				{ "agbg0", "133", 0 },
				{ "agbg1", "133", 0 },
				{ "agbg2", "133", 0 },
				{ "antswitch", "0", 0 },
				{ "cckbw202gpo", "0", 0 },
				{ "cckbw20ul2gpo", "0", 0 },
				{ "dot11agofdmhrbw202gpo", "0", 0 },
				{ "femctrl", "3", 0 },
				{ "papdcap2g", "0", 0 },
				{ "tworangetssi2g", "0", 0 },
				{ "pdgain2g", "4", 0 },
				{ "epagain2g", "0", 0 },
				{ "tssiposslope2g", "1", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "papdcap5g", "0", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "pdgain5g", "4", 0 },
				{ "epagain5g", "0", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "maxp2ga0", "76", 0 },
				{ "maxp2ga1", "76", 0 },
				{ "maxp2ga2", "76", 0 },
				{ "mcsbw202gpo", "0", 0 },
				{ "mcsbw402gpo", "0", 0 },
				{ "measpower", "0x7f", 0 },
				{ "measpower1", "0x7f", 0 },
				{ "measpower2", "0x7f", 0 },
				{ "noiselvl2ga0", "31", 0 },
				{ "noiselvl2ga1", "31", 0 },
				{ "noiselvl2ga2", "31", 0 },
				{ "noiselvl5gha0", "31", 0 },
				{ "noiselvl5gha1", "31", 0 },
				{ "noiselvl5gha2", "31", 0 },
				{ "noiselvl5gla0", "31", 0 },
				{ "noiselvl5gla1", "31", 0 },
				{ "noiselvl5gla2", "31", 0 },
				{ "noiselvl5gma0", "31", 0 },
				{ "noiselvl5gma1", "31", 0 },
				{ "noiselvl5gma2", "31", 0 },
				{ "noiselvl5gua0", "31", 0 },
				{ "noiselvl5gua1", "31", 0 },
				{ "noiselvl5gua2", "31", 0 },
				{ "ofdmlrbw202gpo", "0", 0 },
				{ "pa2ga0", "0xfe72,0x14c0,0xfac7", 0 },
				{ "pa2ga1", "0xfe80,0x1472,0xfabc", 0 },
				{ "pa2ga2", "0xfe82,0x14bf,0xfad9", 0 },
				{ "pcieingress_war", "15", 0 },
				{ "phycal_tempdelta", "255", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr2g", "0xffff", 0 },
				{ "rxgainerr5g", "0xffff,0xffff,0xffff,0xffff", 0 },
				{ "rxgains2gelnagaina0", "0", 0 },
				{ "rxgains2gelnagaina1", "0", 0 },
				{ "rxgains2gelnagaina2", "0", 0 },
				{ "rxgains2gtrelnabypa0", "0", 0 },
				{ "rxgains2gtrelnabypa1", "0", 0 },
				{ "rxgains2gtrelnabypa2", "0", 0 },
				{ "rxgains2gtrisoa0", "0", 0 },
				{ "rxgains2gtrisoa1", "0", 0 },
				{ "rxgains2gtrisoa2", "0", 0 },
				{ "sar2g", "18", 0 },
				{ "sar5g", "15", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempoffset", "255", 0 },
				{ "temps_hysteresis", "15", 0 },
				{ "temps_period", "15", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "tempthresh", "255", 0 },
				{ "txchain", "7", 0 },
				{ "ledbh0", "2", 0 },
				{ "ledbh1", "5", 0 },
				{ "ledbh2", "4", 0 },
				{ "ledbh3", "11", 0 },
				{ "ledbh10", "7",0},
				{ 0, 0, 0 }
			};

			set_defaults(rtac66u_pci_2_1_params, "pci/2/1/%s");

			/* Only for USA router/version: adjust some wireless default values for US to enable 80 MHz channels */
			if (nvram_match("regulation_domain", "US")) { /* check 2.4 GHz domain only */
				nvram_set("wl_country_rev", "0");
				nvram_set("wl_country_code", "US");
				nvram_set("wl0_country_rev", "0");
				nvram_set("wl0_country_code", "US");
				nvram_set("wl1_country_rev", "0");
				nvram_set("wl1_country_code", "US");
				nvram_set("pci/1/1/regrev", "0");
				nvram_set("pci/2/1/regrev", "0");
				nvram_set("pci/1/1/ccode", "US");
				nvram_set("pci/2/1/ccode", "US");
				nvram_set("regulation_domain_5G", "US"); /* keep it easy: follow 2.4 GHz wireless */
			}
#endif /* !TCONFIG_AC66U */
		}
		break;

#ifdef CONFIG_BCMWL6
	case MODEL_DIR865L:
		mfr = "D-Link";
		name = "DIR-865L";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		/* default nvram setting extracted from original router */
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("wandevs", "vlan2");

			struct nvram_tuple dir865l_pci_2_1_params[] = {
				/* init wireless power DIR865L defaults */
				/* 2.4 G */
				{ "maxp2ga0", "0x64", 0 },
				{ "maxp2ga1", "0x64", 0 },
				{ "maxp2ga2", "0x64", 0 },
				{ "cckbw202gpo", "0x7777", 0 },
				{ "cckbw20ul2gpo", "0x7777", 0 },
				{ "legofdmbw202gpo", "0x77777777", 0 },
				{ "legofdmbw20ul2gpo", "0x77777777", 0 },
				{ "mcsbw202gpo", "0x77777777", 0 },
				{ "mcsbw20ul2gpo", "0x77777777", 0 },
				{ "mcsbw402gpo", "0x99999999", 0 },

				{ "pa2gw0a0", "0xFE61", 0 },
				{ "pa2gw1a0", "0x1E65", 0 },
				{ "pa2gw2a0", "0xF89E", 0 },
				{ "pa2gw0a1", "0xFE5F", 0 },
				{ "pa2gw1a1", "0x1DA5", 0 },
				{ "pa2gw2a1", "0xF8C3", 0 },
				{ "pa2gw0a2", "0xFE50", 0 },
				{ "pa2gw1a2", "0x1D68", 0 },
				{ "pa2gw2a2", "0xF8B7", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple dir865l_pci_1_1_params[] = {
				/* 5 G */
				{ "devid", "0x43a2", 0 },
				{ "sromrev", "11", 0 },
				{ "boardrev", "0x1307", 0 },
				{ "boardflags", "0x10000000", 0 },
				{ "boardflags2", "0x300002", 0 },
				{ "boardtype", "0x621", 0 },
				{ "boardflags3", "0x300030", 0 },
				{ "boardnum", "0", 0 },
				//{ "macaddr", "00:90:4c:d4:00:00", 0 },
				//{ "ccode", "0", 0 },
				//{ "regrev", "0", 0 },
				{ "aa2g", "0", 0 },
				{ "aa5g", "7", 0 },
				{ "agbg0", "71", 0 },
				{ "agbg1", "71", 0 },
				{ "agbg2", "133", 0 },
				{ "aga0", "71", 0 },
				{ "aga1", "133", 0 },
				{ "aga2", "133", 0 },
				{ "txchain", "7", 0 },
				{ "rxchain", "7", 0 },
				{ "antswitch", "0", 0 },
				{ "tssiposslope2g", "1", 0 },
				{ "epagain2g", "0", 0 },
				{ "pdgain2g", "4", 0 },
				{ "tworangetssi2g", "0", 0 },
				{ "papdcap2g", "0", 0 },
				{ "femctrl", "3", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "epagain5g", "0", 0 },
				{ "pdgain5g", "4", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "papdcap5g", "0", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "tempthresh", "255", 0 },
				{ "tempoffset", "255", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				{ "measpower", "0x7f", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "phycal_tempdelta", "255", 0 },
				{ "temps_period", "15", 0 },
				{ "temps_hysteresis", "15", 0 },
				{ "measpower1", "0x7f", 0 },
				{ "measpower2", "0x7f", 0 },
				{ "pdoffset40ma0", "0", 0 },
				{ "pdoffset40ma1", "0", 0 },
				{ "pdoffset40ma2", "0", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "cckbw202gpo", "0", 0 },
				{ "cckbw20ul2gpo", "0", 0 },
				{ "mcsbw202gpo", "0", 0 },
				{ "mcsbw402gpo", "0", 0 },
				{ "dot11agofdmhrbw202gpo", "0", 0 },
				{ "ofdmlrbw202gpo", "0", 0 },
				{ "mcsbw205glpo", "572662306", 0 },
				{ "mcsbw405glpo", "572662306", 0 },
				{ "mcsbw805glpo", "572662306", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw205gmpo", "572662306", 0 },
				{ "mcsbw405gmpo", "572662306", 0 },
				{ "mcsbw805gmpo", "572662306", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw205ghpo", "572662306", 0 },
				{ "mcsbw405ghpo", "572662306", 0 },
				{ "mcsbw805ghpo", "572662306", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "sb20in40hrrpo", "0", 0 },
				{ "sb20in80and160hr5glpo", "0", 0 },
				{ "sb40and80hr5glpo", "0", 0 },
				{ "sb20in80and160hr5gmpo", "0", 0 },
				{ "sb40and80hr5gmpo", "0", 0 },
				{ "sb20in80and160hr5ghpo", "0", 0 },
				{ "sb40and80hr5ghpo", "0", 0 },
				{ "sb20in40lrpo", "0", 0 },
				{ "sb20in80and160lr5glpo", "0", 0 },
				{ "sb40and80lr5glpo", "0", 0 },
				{ "sb20in80and160lr5gmpo", "0", 0 },
				{ "sb40and80lr5gmpo", "0", 0 },
				{ "sb20in80and160lr5ghpo", "0", 0 },
				{ "sb40and80lr5ghpo", "0", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "pcieingress_war", "15", 0 },
				{ "sar2g", "18", 0 },
				{ "sar5g", "15", 0 },
				{ "noiselvl2ga0", "31", 0 },
				{ "noiselvl2ga1", "31", 0 },
				{ "noiselvl2ga2", "31", 0 },
				{ "noiselvl5gla0", "31", 0 },
				{ "noiselvl5gla1", "31", 0 },
				{ "noiselvl5gla2", "31", 0 },
				{ "noiselvl5gma0", "31", 0 },
				{ "noiselvl5gma1", "31", 0 },
				{ "noiselvl5gma2", "31", 0 },
				{ "noiselvl5gha0", "31", 0 },
				{ "noiselvl5gha1", "31", 0 },
				{ "noiselvl5gha2", "31", 0 },
				{ "noiselvl5gua0", "31", 0 },
				{ "noiselvl5gua1", "31", 0 },
				{ "noiselvl5gua2", "31", 0 },
				{ "rxgainerr2g", "0xffff", 0 },
				{ "rxgainerr5g", "0xffff,0xffff,0xffff,0xffff", 0 },
				{ "maxp2ga0", "76", 0 },
				{ "pa2ga0", "0xfe72,0x14c0,0xfac7", 0 },
				{ "rxgains5gmelnagaina0", "2", 0 },
				{ "rxgains5gmtrisoa0", "5", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5ghelnagaina0", "2", 0 },
				{ "rxgains5ghtrisoa0", "5", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains2gelnagaina0", "0", 0 },
				{ "rxgains2gtrisoa0", "0", 0 },
				{ "rxgains2gtrelnabypa0", "0", 0 },
				{ "rxgains5gelnagaina0", "1", 0 },
				{ "rxgains5gtrisoa0", "7", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "maxp5ga0", "92,92,92,92", 0 },
				{ "pa5ga0", "0xff26,0x188e,0xfcf0,0xff2a,0x18ee,0xfcec,0xff21,0x18b4,0xfcec,0xff23,0x1930,0xfcdd", 0 },
				{ "maxp2ga1", "76", 0 },
				{ "pa2ga1", "0xfe80,0x1472,0xfabc", 0 },
				{ "rxgains5gmelnagaina1", "2", 0 },
				{ "rxgains5gmtrisoa1", "4", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5ghelnagaina1", "2", 0 },
				{ "rxgains5ghtrisoa1", "4", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains2gelnagaina1", "0", 0 },
				{ "rxgains2gtrisoa1", "0", 0 },
				{ "rxgains2gtrelnabypa1", "0", 0 },
				{ "rxgains5gelnagaina1", "1", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "maxp5ga1", "92,92,92,92", 0 },
				{ "pa5ga1", "0xff35,0x1a3c,0xfccc,0xff31,0x1a06,0xfccf,0xff2b,0x1a54,0xfcc5,0xff30,0x1ad5,0xfcb9", 0 },
				{ "maxp2ga2", "76", 0 },
				{ "pa2ga2", "0xfe82,0x14bf,0xfad9", 0 },
				{ "rxgains5gmelnagaina2", "3", 0 },
				{ "rxgains5gmtrisoa2", "4", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5ghelnagaina2", "3", 0 },
				{ "rxgains5ghtrisoa2", "4", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains2gelnagaina2", "0", 0 },
				{ "rxgains2gtrisoa2", "0", 0 },
				{ "rxgains2gtrelnabypa2", "0", 0 },
				{ "rxgains5gelnagaina2", "1", 0 },
				{ "rxgains5gtrisoa2", "5", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "maxp5ga2", "92,92,92,92", 0 },
				{ "pa5ga2", "0xff2e,0x197b,0xfcd8,0xff2d,0x196e,0xfcdc,0xff30,0x1a7d,0xfcc2,0xff2e,0x1ac6,0xfcb4", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(dir865l_pci_1_1_params, "pci/1/1/%s");
			set_defaults(dir865l_pci_2_1_params, "pci/2/1/%s");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 5G (eth1) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 2,4G (eth2) */
			nvram_set("wl1_hwaddr", s);

			/* wifi settings/channels */
			/* 5G settings */
			nvram_set("wl0_bw_cap", "7");
			nvram_set("wl0_chanspec", "36/80");
			nvram_set("wl0_channel", "36");
			nvram_set("wl0_nband", "1");
			nvram_set("wl0_nbw","80");
			nvram_set("wl0_nbw_cap","3");
			nvram_set("wl0_nctrlsb", "lower");

			/* 2G settings */
			nvram_set("wl1_bw_cap","3");
			nvram_set("wl1_chanspec","6u");
			nvram_set("wl1_channel","6");
			nvram_set("wl1_nband", "2");
			nvram_set("wl1_nbw","40");
			nvram_set("wl1_nctrlsb", "upper");

			/* wifi country settings */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			/* fix ssid according to 5G (eth1) and 2.4G (eth2) */
			nvram_set("wl0_ssid", "FreshTomato50");
			nvram_set("wl1_ssid", "FreshTomato24");
		}
		break; /* DIR-865L */

	case MODEL_W1800R:
		mfr = "Tenda";
		name = "W1800R";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth2");
			nvram_set("wl1_ifname", "eth1");
			nvram_set("wl0_bw_cap", "7");
			nvram_set("wl0_chanspec", "36/80");
			nvram_set("wl1_bw_cap", "3");
			nvram_set("wl1_chanspec", "1l");
			nvram_set("blink_wl", "1"); /* Enable WLAN LED if wireless interface is enabled, and turn on blink */
			//nvram_set("landevs", "vlan1 wl0 wl1");
			//nvram_set("wandevs", "vlan2");

			/* fix WL mac's */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));
			nvram_set("wl0_hwaddr", nvram_safe_get("0:macaddr"));
			nvram_set("wl1_hwaddr", nvram_safe_get("1:macaddr"));

			/* fix ssid according to 5G(eth2) and 2.4G(eth1) */
			nvram_set("wl_ssid", "FreshTomato50");
			nvram_set("wl0_ssid", "FreshTomato50");
			nvram_set("wl1_ssid", "FreshTomato24");
		}
		break;
	case MODEL_D1800H:
		mfr = "Buffalo";
		if (nvram_match("product", "WLI-H4-D1300")) {
			name = "WLI-H4-D1300";
		}
		else if (nvram_match("product", "WZR-D1100H")) {
			name = "WZR-D1100H";
		}
		else {
			name = "WZR-D1800H";
		}
		features = SUP_SES | SUP_AOSS_LED | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth2");
			nvram_set("wl1_ifname", "eth1");
			nvram_set("wl0_bw_cap", "7");
			nvram_set("wl0_chanspec", "36/80");
			nvram_set("wl1_bw_cap", "3");
			nvram_set("wl1_chanspec", "1l");
			nvram_set("blink_wl", "1"); /* Enable WLAN LED if wireless interface is enabled, and turn on blink */

			/* fix WL mac's */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));
			trimstr(s);
			unsigned int i;
			for (i = 0; i < strlen(s); i ++)
				if (s[i] == '-')
					s[i] = ':';
			nvram_set("et0macaddr",s);
			inc_mac(s, +2, sizeof(s));
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +1, sizeof(s));
			nvram_set("wl1_hwaddr", s);

			/* fix ssid according to 5G(eth2) and 2.4G(eth1) */
			nvram_set("wl_ssid", "FreshTomato50");
			nvram_set("wl0_ssid", "FreshTomato50");
			nvram_set("wl1_ssid", "FreshTomato24");


			struct nvram_tuple d1800h_pci_2_1_params[] = {
				{ "maxp2ga0", "0x70", 0 },
				{ "maxp2ga1", "0x70", 0 },
				{ "maxp2ga2", "0x70", 0 },
				{ "maxp5ga0", "0x6A", 0 },
				{ "maxp5ga1", "0x6A", 0 },
				{ "maxp5ga2", "0x6A", 0 },
				{ "cckbw202gpo", "0x5555", 0 },
				{ "cckbw20ul2gpo", "0x5555", 0 },
				{ "legofdmbw202gpo", "0x97555555", 0 },
				{ "legofdmbw20ul2gpo", "0x97555555", 0 },
				{ "mcsbw202gpo", "0xDA755555", 0 },
				{ "mcsbw20ul2gpo", "0xDA755555", 0 },
				{ "mcsbw402gpo", "0xFC965555", 0 },
				{ "cckbw205gpo", "0x5555", 0 },
				{ "cckbw20ul5gpo", "0x5555", 0 },
				{ "legofdmbw205gpo", "0x97555555", 0 },
				{ "legofdmbw20ul5gpo", "0x97555555", 0 },
				{ "legofdmbw205gmpo", "0x77777777", 0 },
				{ "legofdmbw20ul5gmpo", "0x77777777", 0 },
				{ "legofdmbw205ghpo", "0x77777777", 0 },
				{ "legofdmbw20ul5ghpo", "0x77777777", 0 },
				{ "mcsbw205ghpo", "0x77777777", 0 },
				{ "mcsbw20ul5ghpo", "0x77777777", 0 },
				{ "mcsbw205gpo", "0xDA755555", 0 },
				{ "mcsbw20ul5gpo", "0xDA755555", 0 },
				{ "mcsbw405gpo", "0xFC965555", 0 },
				{ "mcsbw405ghpo", "0x77777777", 0 },
				{ "mcsbw405ghpo", "0x77777777", 0 },
				{ "mcs32po", "0x7777", 0 },
				{ "legofdm40duppo", "0x0000", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple d1800h_pci_1_1_params[] = {
				{ "maxp5ga0", "104,104,104,104", 0 },
				{ "maxp5ga1", "104,104,104,104", 0 },
				{ "maxp5ga2", "104,104,104,104", 0 },
				{ "mcsbw205glpo", "0xBB975311", 0 },
				{ "mcsbw405glpo", "0xBB975311", 0 },
				{ "mcsbw805glpo", "0xBB975311", 0 },
				{ "mcsbw205gmpo", "0xBB975311", 0 },
				{ "mcsbw405gmpo", "0xBB975311", 0 },
				{ "mcsbw805gmpo", "0xBB975311", 0 },
				{ "mcsbw205ghpo", "0xBB975311", 0 },
				{ "mcsbw405ghpo", "0xBB975311", 0 },
				{ "mcsbw805ghpo", "0xBB975311", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(d1800h_pci_2_1_params, "pci/2/1/%s");
			set_defaults(d1800h_pci_1_1_params, "pci/1/1/%s");

			/* force US country for 5G eth1 */
			nvram_set("pci/1/1/ccode", "US");
			nvram_set("wl1_country_code", "US");
			nvram_set("regulation_domain_5G", "US");
		}
		break;
	case MODEL_R6300V1:
		mfr = "Netgear";
		name = "R6300 V1";
		features = SUP_SES | SUP_AOSS_LED | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("wandevs", "vlan2");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			nvram_set("lan_invert", "1");

			struct nvram_tuple r6300_pci_1_1_params[] = {
				{ "aa2g", "7", 0 },
				{ "ag0", "0", 0 },
				{ "ag1", "0", 0 },
				{ "ag2", "0", 0 },
				{ "antswctl2g", "0", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x80003200", 0 },
				{ "boardflags2", "0x4000000", 0 },
				{ "boardtype", "0x59b", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "cckbw202gpo", "0x0000", 0 },
				{ "cckbw20ul2gpo", "0x0000", 0 },
				{ "devid", "0x4332", 0 },
				{ "elna2g", "2", 0 },
				{ "extpagain2g", "3", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh1", "11", 0 },
				{ "ledbh12", "11", 0 },
				{ "ledbh2", "11", 0 },
				{ "ledbh3", "11", 0 },
				{ "leddc", "0xFFFF", 0 },
				{ "legofdm40duppo", "0x0", 0 },
				{ "legofdmbw202gpo", "0x88000000", 0 },
				{ "legofdmbw20ul2gpo", "0x88000000", 0 },
				{ "maxp2ga0", "0x62", 0 },
				{ "maxp2ga1", "0x62", 0 },
				{ "maxp2ga2", "0x62", 0 },
				{ "mcs32po", "0xA", 0 },
				{ "mcsbw202gpo", "0x88800000", 0 },
				{ "mcsbw20ul2gpo", "0x88800000", 0 },
				{ "mcsbw402gpo", "0x0x88800000", 0 },
				{ "pa2gw0a0", "0xFE56", 0 },
				{ "pa2gw0a1", "0xFEB3", 0 },
				{ "pa2gw0a2", "0xFE6A", 0 },
				{ "pa2gw1a0", "0x1D7C", 0 },
				{ "pa2gw1a1", "0x1F79", 0 },
				{ "pa2gw1a2", "0x1D58", 0 },
				{ "pa2gw2a0", "0xF8A1", 0 },
				{ "pa2gw2a1", "0xF8BF", 0 },
				{ "pa2gw2a2", "0xF8DA", 0 },
				{ "pdetrange2g", "3", 0 },
				{ "rxchain", "7", 0 },
				{ "sromrev", "9", 0 },
				{ "tempoffset", "0", 0 },
				{ "tempthresh", "120", 0 },
				{ "triso2g", "3", 0 },
				{ "tssipos2g", "1", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple r6300_pci_2_1_params[] = {
				{ "aa2g", "0", 0 },
				{ "aa5g", "7", 0 },
				{ "ag0", "0", 0 },
				{ "ag1", "0", 0 },
				{ "ag2", "0", 0 },
				{ "aga0", "71", 0 },
				{ "aga1", "133", 0 },
				{ "aga2", "133", 0 },
				{ "agbg0", "71", 0 },
				{ "agbg1", "71", 0 },
				{ "agbg2", "133", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x10000000", 0 },
				{ "boardflags2", "0x300002", 0 },
				{ "boardflags3", "0x300030", 0 },
				{ "boardnum", "21059", 0 },
				{ "boardrev", "0x1307", 0 },
				{ "boardtype", "0x621", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "cckbw202gpo", "0", 0 },
				{ "cckbw20ul2gpo", "0", 0 },
				{ "devid", "0x43a0", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "dot11agofdmhrbw202gpo", "0", 0 },
				{ "epagain2g", "0", 0 },
				{ "epagain5g", "0", 0 },
				{ "femctrl", "3", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp2ga0", "76", 0 },
				{ "maxp2ga1", "76", 0 },
				{ "maxp2ga2", "76", 0 },
				{ "maxp5ga0", "92,96,96,96", 0 },
				{ "maxp5ga1", "92,96,96,96", 0 },
				{ "maxp5ga2", "92,96,96,96", 0 },
				{ "maxp5gb0a0", "0x60", 0 },
				{ "maxp5gb0a1", "0x60", 0 },
				{ "maxp5gb0a2", "0x60", 0 },
				{ "maxp5gb1a0", "0x64", 0 },
				{ "maxp5gb1a1", "0x64", 0 },
				{ "maxp5gb1a2", "0x64", 0 },
				{ "maxp5gb2a0", "0x64", 0 },
				{ "maxp5gb2a1", "0x64", 0 },
				{ "maxp5gb2a2", "0x64", 0 },
				{ "maxp5gb3a0", "0x64", 0 },
				{ "maxp5gb3a1", "0x64", 0 },
				{ "maxp5gb3a2", "0x64", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw202gpo", "0", 0 },
				{ "mcsbw205ghpo", "3429122848", 0 },
				{ "mcsbw205glpo", "3999687200", 0 },
				{ "mcsbw205gmpo", "4001780768", 0 },
				{ "mcsbw402gpo", "0", 0 },
				{ "mcsbw405ghpo", "3429122848", 0 },
				{ "mcsbw405glpo", "3999687200", 0 },
				{ "mcsbw405gmpo", "4001780768", 0 },
				{ "mcsbw805ghpo", "3429122848", 0 },
				{ "mcsbw805glpo", "3999687200", 0 },
				{ "mcsbw805gmpo", "4001780768", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "measpower", "0x7f", 0 },
				{ "measpower1", "0x7f", 0 },
				{ "measpower2", "0x7f", 0 },
				{ "noiselvl2ga0", "31", 0 },
				{ "noiselvl2ga1", "31", 0 },
				{ "noiselvl2ga2", "31", 0 },
				{ "noiselvl5gha0", "31", 0 },
				{ "noiselvl5gha1", "31", 0 },
				{ "noiselvl5gha2", "31", 0 },
				{ "noiselvl5gla0", "31", 0 },
				{ "noiselvl5gla1", "31", 0 },
				{ "noiselvl5gla2", "31", 0 },
				{ "noiselvl5gma0", "31", 0 },
				{ "noiselvl5gma1", "31", 0 },
				{ "noiselvl5gma2", "31", 0 },
				{ "noiselvl5gua0", "31", 0 },
				{ "noiselvl5gua1", "31", 0 },
				{ "noiselvl5gua2", "31", 0 },
				{ "ofdmlrbw202gpo", "0", 0 },
				{ "pa2ga0", "0xfe72,0x14c0,0xfac7", 0 },
				{ "pa2ga1", "0xfe80,0x1472,0xfabc", 0 },
				{ "pa2ga2", "0xfe82,0x14bf,0xfad9", 0 },
				{ "pa5ga0", "0xff39,0x1a55,0xfcc7,0xff38,0x1a7f,0xfcc3,0xff33,0x1a66,0xfcc4,0xff36,0x1a7b,0xfcc2", 0 },
				{ "pa5ga1", "0xff3a,0x1a0b,0xfcd3,0xff38,0x1a37,0xfccd,0xff37,0x1aa1,0xfcc0,0xff37,0x1a6f,0xfcc4", 0 },
				{ "pa5ga2", "0xff3a,0x1a28,0xfccd,0xff38,0x1a2a,0xfcce,0xff35,0x1a93,0xfcc1,0xff38,0x1aab,0xfcbe", 0 },
				{ "papdcap2g", "0", 0 },
				{ "papdcap5g", "0", 0 },
				{ "pcieingress_war", "15", 0 },
				{ "pdgain2g", "4", 0 },
				{ "pdgain5g", "4", 0 },
				{ "phycal_tempdelta", "255", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr2g", "0xffff", 0 },
				{ "rxgainerr5g", "0xffff,0xffff,0xffff,0xffff", 0 },
				{ "rxgains2gelnagaina0", "0", 0 },
				{ "rxgains2gelnagaina1", "0", 0 },
				{ "rxgains2gelnagaina2", "0", 0 },
				{ "rxgains2gtrelnabypa0", "0", 0 },
				{ "rxgains2gtrelnabypa1", "0", 0 },
				{ "rxgains2gtrelnabypa2", "0", 0 },
				{ "rxgains2gtrisoa0", "0", 0 },
				{ "rxgains2gtrisoa1", "0", 0 },
				{ "rxgains2gtrisoa2", "0", 0 },
				{ "rxgains5gelnagaina0", "1", 0 },
				{ "rxgains5gelnagaina1", "1", 0 },
				{ "rxgains5gelnagaina2", "1", 0 },
				{ "rxgains5ghelnagaina0", "2", 0 },
				{ "rxgains5ghelnagaina1", "2", 0 },
				{ "rxgains5ghelnagaina2", "3", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "5", 0 },
				{ "rxgains5ghtrisoa1", "4", 0 },
				{ "rxgains5ghtrisoa2", "4", 0 },
				{ "rxgains5gmelnagaina0", "2", 0 },
				{ "rxgains5gmelnagaina1", "2", 0 },
				{ "rxgains5gmelnagaina2", "3", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "5", 0 },
				{ "rxgains5gmtrisoa1", "4", 0 },
				{ "rxgains5gmtrisoa2", "4", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "7", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrisoa2", "5", 0 },
				{ "sar", "0x0F12", 0 },
				{ "sar2g", "18", 0 },
				{ "sar5g", "15", 0 },
				{ "sb20in40hrrpo", "0", 0 },
				{ "sb20in40lrpo", "0", 0 },
				{ "sb20in80and160hr5ghpo", "0", 0 },
				{ "sb20in80and160hr5glpo", "0", 0 },
				{ "sb20in80and160hr5gmpo", "0", 0 },
				{ "sb20in80and160lr5ghpo", "0", 0 },
				{ "sb20in80and160lr5glpo", "0", 0 },
				{ "sb20in80and160lr5gmpo", "0", 0 },
				{ "sb40and80hr5ghpo", "0", 0 },
				{ "sb40and80hr5glpo", "0", 0 },
				{ "sb40and80hr5gmpo", "0", 0 },
				{ "sb40and80lr5ghpo", "0", 0 },
				{ "sb40and80lr5glpo", "0", 0 },
				{ "sb40and80lr5gmpo", "0", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempoffset", "255", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "temps_hysteresis", "15", 0 },
				{ "temps_period", "15", 0 },
				{ "tempthresh", "255", 0 },
				{ "tssiposslope2g", "1", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi2g", "0", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "xtalfreq", "40000", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(r6300_pci_1_1_params, "pci/1/1/%s");
			set_defaults(r6300_pci_2_1_params, "pci/2/1/%s");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings SDK6 */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			nvram_set("blink_wl", "1"); /* Enable WLAN LED if wireless interface is enabled, and turn on blink */
		}
		break;
	case MODEL_WNDR4500: /* N900 Wireless Dual Band (2x BCM4331) Gigabit Router with BCM4706 and BCM53115 */
		mfr = "Netgear";
		name = "WNDR4500 V1";
		features = SUP_SES | SUP_AOSS_LED | SUP_80211N | SUP_1000ET;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("wandevs", "vlan2");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			nvram_set("lan_invert", "1");

			struct nvram_tuple wndr4500_pci_1_1_params[] = {
				{ "pa2gw1a0", "0x1DFC", 0 },
				{ "pa2gw1a1", "0x1FF9", 0 },
				{ "pa2gw1a2", "0x1E58", 0 },
				{ "ledbh12", "11", 0 },
				{ "legofdmbw202gpo", "0x88000000", 0 },
				{ "ag0", "0", 0 },
				{ "ag1", "0", 0 },
				{ "ag2", "0", 0 },
				{ "legofdmbw20ul2gpo", "0x88000000", 0 },
				{ "rxchain", "7", 0 },
				{ "cckbw202gpo", "0x0000", 0 },
				{ "mcsbw20ul2gpo", "0x88800000", 0 },
				{ "pa2gw0a0", "0xFE56", 0 },
				{ "pa2gw0a1", "0xFEB3", 0 },
				{ "pa2gw0a2", "0xFE6A", 0 },
				{ "boardflags", "0x80003200", 0 },
				{ "tempoffset", "0", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "triso2g", "3", 0 },
				{ "sromrev", "9", 0 },
				{ "extpagain2g", "3", 0 },
				{ "venid", "0x14e4", 0 },
				{ "maxp2ga0", "0x62", 0 },
				{ "maxp2ga1", "0x62", 0 },
				{ "maxp2ga2", "0x62", 0 },
				{ "boardtype", "0x59b", 0 },
				{ "boardflags2", "0x4000000", 0 },
				{ "tssipos2g", "1", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh1", "11", 0 },
				{ "ledbh2", "11", 0 },
				{ "ledbh3", "11", 0 },
				{ "mcs32po", "0xA", 0 },
				{ "legofdm40duppo", "0x0", 0 },
				{ "antswctl2g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "elna2g", "2", 0 },
				{ "antswitch", "0", 0 },
				{ "aa2g", "7", 0 },
				{ "cckbw20ul2gpo", "0x0000", 0 },
				{ "leddc", "0xFFFF", 0 },
				{ "pa2gw2a0", "0xF886", 0 },
				{ "pa2gw2a1", "0xF8AA", 0 },
				{ "pa2gw2a2", "0xF8A7", 0 },
				{ "pdetrange2g", "3", 0 },
				{ "devid", "0x4332", 0 },
				{ "tempthresh", "120", 0 },
				{ "mcsbw402gpo", "0x0x88800000", 0 },
				{ "mcsbw202gpo", "0x88800000", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple wndr4500_pci_2_1_params[] = {
				{ "leddc", "0xFFFF", 0 },
				{ "txchain", "7", 0 },
				{ "maxp5gla0", "0x60", 0 },
				{ "elna5g", "1", 0 },
				{ "maxp5gla1", "0x60", 0 },
				{ "maxp5gla2", "0x60", 0 },
				{ "maxp5gha0", "0x72", 0 },
				{ "maxp5gha1", "0x72", 0 },
				{ "maxp5gha2", "0x72", 0 },
				{ "pa5gw0a0", "0xFE6C", 0 },
				{ "pa5gw0a1", "0xFE72", 0 },
				{ "pa5gw0a2", "0xFE75", 0 },
				{ "mcsbw20ul5gmpo", "0x22200000", 0 },
				{ "extpagain5g", "3", 0 },
				{ "pa5glw2a0", "0xFFFF", 0 },
				{ "boardflags", "0x90000200", 0 },
				{ "pa5glw2a1", "0xFFFF", 0 },
				{ "pa5glw2a2", "0xFFFF", 0 },
				{ "triso5g", "3", 0 },
				{ "tempoffset", "0", 0 },
				{ "mcsbw205gmpo", "0x22200000", 0 },
				{ "devid", "0x4333", 0 },
				{ "aa5g", "7", 0 },
				{ "pa5ghw2a0", "0xF8C5", 0 },
				{ "pa5ghw2a1", "0xF8D6", 0 },
				{ "pa5ghw2a2", "0xF8DA", 0 },
				{ "mcsbw20ul5glpo", "0x0", 0 },
				{ "pa5glw1a0", "0xFFFF", 0 },
				{ "pa5glw1a1", "0xFFFF", 0 },
				{ "pa5glw1a2", "0xFFFF", 0 },
				{ "mcsbw205glpo", "0x0", 0 },
				{ "mcsbw20ul5ghpo", "0x88800000", 0 },
				{ "legofdmbw205gmpo", "0x22000000", 0 },
				{ "ledbh12", "11", 0 },
				{ "mcsbw205ghpo", "0x88800000", 0 },
				{ "pa5ghw1a0", "0x1DD1", 0 },
				{ "pa5ghw1a1", "0x1DFF", 0 },
				{ "parefldovoltage", "35", 0 },
				{ "pa5ghw1a2", "0x1D76", 0 },
				{ "pa5gw2a0", "0xF8E9", 0 },
				{ "mcsbw405gmpo", "0x22200000", 0 },
				{ "pa5gw2a1", "0xF907", 0 },
				{ "pa5gw2a2", "0xF8ED", 0 },
				{ "boardtype", "0x5a9", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh1", "11", 0 },
				{ "ledbh2", "11", 0 },
				{ "legofdmbw20ul5gmpo", "0x22000000", 0 },
				{ "ledbh3", "11", 0 },
				{ "rxchain", "7", 0 },
				{ "pdetrange5g", "4", 0 },
				{ "legofdm40duppo", "0x0", 0 },
				{ "maxp5ga0", "0x66", 0 },
				{ "pa5glw0a0", "0xFFFF", 0 },
				{ "maxp5ga1", "0x66", 0 },
				{ "pa5glw0a1", "0xFFFF", 0 },
				{ "maxp5ga2", "0x66", 0 },
				{ "pa5glw0a2", "0xFFFF", 0 },
				{ "legofdmbw205glpo", "0x0", 0 },
				{ "venid", "0x14e4", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "legofdmbw205ghpo", "0x88000000", 0 },
				{ "antswitch", "0", 0 },
				{ "tempthresh", "120", 0 },
				{ "pa5ghw0a0", "0xFE74", 0 },
				{ "pa5ghw0a1", "0xFE7F", 0 },
				{ "sromrev", "9", 0 },
				{ "pa5ghw0a2", "0xFE72", 0 },
				{ "antswctl5g", "0", 0 },
				{ "pa5gw1a0", "0x1D5E", 0 },
				{ "mcsbw405glpo", "0x0", 0 },
				{ "pa5gw1a1", "0x1D3D", 0 },
				{ "pa5gw1a2", "0x1DA8", 0 },
				{ "legofdmbw20ul5glpo", "0x0", 0 },
				{ "ag0", "0", 0 },
				{ "ag1", "0", 0 },
				{ "ag2", "0", 0 },
				{ "mcsbw405ghpo", "0x88800000", 0 },
				{ "boardflags2", "0x4200000", 0 },
				{ "legofdmbw20ul5ghpo", "0x88000000", 0 },
				{ "mcs32po", "0x9", 0 },
				{ "tssipos5g", "1", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(wndr4500_pci_1_1_params, "pci/1/1/%s");
			set_defaults(wndr4500_pci_2_1_params, "pci/2/1/%s");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "3");
			nvram_set("wl1_chanspec", "36l");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "40");
			nvram_set("wl1_nbw_cap", "1");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings SDK6 */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			nvram_set("blink_wl", "1"); /* Enable WLAN LED if wireless interface is enabled, and turn on blink */
		}
		break;
	case MODEL_WNDR4500V2: /* N900 Wireless Dual Band (2x BCM4331) Gigabit Router with BCM4706 and BCM53125 */
		mfr = "Netgear";
		name = "WNDR4500 V2";
		features = SUP_SES | SUP_AOSS_LED | SUP_80211N | SUP_1000ET;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("wandevs", "vlan2");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			nvram_set("lan_invert", "1");

			struct nvram_tuple wndr4500v2_pci_1_1_params[] = {
				{ "pa2gw1a0", "0x1791", 0 },
				{ "pa2gw1a1", "0x189B", 0 },
				{ "pa2gw1a2", "0x173E", 0 },
				{ "ledbh12", "11", 0 },
				{ "legofdmbw202gpo", "0xECA64200", 0 },
				{ "ag0", "0", 0 },
				{ "ag1", "0", 0 },
				{ "ag2", "0", 0 },
				{ "legofdmbw20ul2gpo", "0xECA64200", 0 },
				{ "rxchain", "7", 0 },
				{ "cckbw202gpo", "0x0000", 0 },
				{ "mcsbw20ul2gpo", "0xECA64200", 0 },
				{ "pa2gw0a0", "0xFE90", 0 },
				{ "pa2gw0a1", "0xFE9F", 0 },
				{ "pa2gw0a2", "0xFE8B", 0 },
				{ "boardflags", "0x80003200", 0 },
				{ "tempoffset", "0", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "triso2g", "3", 0 },
				{ "sromrev", "9", 0 },
				{ "extpagain2g", "1", 0 },
				{ "venid", "0x14e4", 0 },
				{ "maxp2ga0", "0x5E", 0 },
				{ "maxp2ga1", "0x5E", 0 },
				{ "maxp2ga2", "0x5E", 0 },
				{ "boardtype", "0x59b", 0 },
				{ "boardflags2", "0x4100000", 0 },
				{ "tssipos2g", "1", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh1", "11", 0 },
				{ "ledbh2", "11", 0 },
				{ "ledbh3", "11", 0 },
				{ "mcs32po", "0xA", 0 },
				{ "legofdm40duppo", "0x0", 0 },
				{ "antswctl2g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "elna2g", "2", 0 },
				{ "antswitch", "0", 0 },
				{ "aa2g", "7", 0 },
				{ "cckbw20ul2gpo", "0x0000", 0 },
				{ "leddc", "0xFFFF", 0 },
				{ "pa2gw2a0", "0xFA5C", 0 },
				{ "pa2gw2a1", "0xFA22", 0 },
				{ "pa2gw2a2", "0xFA7A", 0 },
				{ "pdetrange2g", "3", 0 },
				{ "devid", "0x4332", 0 },
				{ "tempthresh", "120", 0 },
				{ "mcsbw402gpo", "0xECAAAAAA", 0 },
				{ "mcsbw202gpo", "0xECA64200", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple wndr4500v2_pci_2_1_params[] = {
				{ "leddc", "0xFFFF", 0 },
				{ "txchain", "7", 0 },
				{ "maxp5gla0", "0x64", 0 },
				{ "elna5g", "1", 0 },
				{ "maxp5gla1", "0x64", 0 },
				{ "maxp5gla2", "0x64", 0 },
				{ "maxp5gha0", "0x5E", 0 },
				{ "maxp5gha1", "0x5E", 0 },
				{ "maxp5gha2", "0x5E", 0 },
				{ "pa5gw0a0", "0xFEB2", 0 },
				{ "pa5gw0a1", "0xFE7D", 0 },
				{ "pa5gw0a2", "0xFE78", 0 },
				{ "mcsbw20ul5gmpo", "0x42000000", 0 },
				{ "extpagain5g", "3", 0 },
				{ "pa5glw2a0", "0xF98F", 0 },
				{ "boardflags", "0x90000200", 0 },
				{ "pa5glw2a1", "0xF9C1", 0 },
				{ "pa5glw2a2", "0xF99D", 0 },
				{ "triso5g", "3", 0 },
				{ "tempoffset", "0", 0 },
				{ "mcsbw205gmpo", "0x42000000", 0 },
				{ "devid", "0x4333", 0 },
				{ "aa5g", "7", 0 },
				{ "pa5ghw2a0", "0xF9DC", 0 },
				{ "pa5ghw2a1", "0xFA04", 0 },
				{ "pa5ghw2a2", "0xF9EE", 0 },
				{ "mcsbw20ul5glpo", "0x42000000", 0 },
				{ "pa5glw1a0", "0x1A5D", 0 },
				{ "pa5glw1a1", "0x1962", 0 },
				{ "pa5glw1a2", "0x19EC", 0 },
				{ "mcsbw205glpo", "0x20000000", 0 },
				{ "mcsbw20ul5ghpo", "0xECA64200", 0 },
				{ "legofdmbw205gmpo", "0x42000000", 0 },
				{ "ledbh12", "11", 0 },
				{ "mcsbw205ghpo", "0xECA64200", 0 },
				{ "pa5ghw1a0", "0x1896", 0 },
				{ "pa5ghw1a1", "0x1870", 0 },
				{ "parefldovoltage", "35", 0 },
				{ "pa5ghw1a2", "0x1883", 0 },
				{ "pa5gw2a0", "0xF93C", 0 },
				{ "mcsbw405gmpo", "0x42000000 ", 0 },
				{ "pa5gw2a1", "0xF99B", 0 },
				{ "pa5gw2a2", "0xF995", 0 },
				{ "boardtype", "0x5a9", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh1", "11", 0 },
				{ "ledbh2", "11", 0 },
				{ "legofdmbw20ul5gmpo", "0x42000000", 0 },
				{ "ledbh3", "11", 0 },
				{ "rxchain", "7", 0 },
				{ "pdetrange5g", "4", 0 },
				{ "legofdm40duppo", "0x0", 0 },
				{ "maxp5ga0", "0x4A", 0 },
				{ "pa5glw0a0", "0xFE7F", 0 },
				{ "maxp5ga1", "0x4A", 0 },
				{ "pa5glw0a1", "0xFE66", 0 },
				{ "maxp5ga2", "0x4A", 0 },
				{ "pa5glw0a2", "0xFE6B", 0 },
				{ "legofdmbw205glpo", "0x20000000", 0 },
				{ "venid", "0x14e4", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "legofdmbw205ghpo", "0xECA64200", 0 },
				{ "antswitch", "0", 0 },
				{ "tempthresh", "120", 0 },
				{ "pa5ghw0a0", "0xFE53", 0 },
				{ "pa5ghw0a1", "0xFE68", 0 },
				{ "sromrev", "9", 0 },
				{ "pa5ghw0a2", "0xFE5D", 0 },
				{ "antswctl5g", "0", 0 },
				{ "pa5gw1a0", "0x1C6A", 0 },
				{ "mcsbw405glpo", "0x42000000", 0 },
				{ "pa5gw1a1", "0x1A47", 0 },
				{ "pa5gw1a2", "0x1A39", 0 },
				{ "legofdmbw20ul5glpo", "0x42000000", 0 },
				{ "ag0", "0", 0 },
				{ "ag1", "0", 0 },
				{ "ag2", "0", 0 },
				{ "mcsbw405ghpo", "0xECA64200", 0 },
				{ "boardflags2", "0x4200000", 0 },
				{ "legofdmbw20ul5ghpo", "0xECA64200", 0 },
				{ "mcs32po", "0x9", 0 },
				{ "tssipos5g", "1", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(wndr4500v2_pci_1_1_params, "pci/1/1/%s");
			set_defaults(wndr4500v2_pci_2_1_params, "pci/2/1/%s");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "3");
			nvram_set("wl1_chanspec", "36l");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "40");
			nvram_set("wl1_nbw_cap", "1");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings SDK6 */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			nvram_set("blink_wl", "1"); /* Enable WLAN LED if wireless interface is enabled, and turn on blink */
		}
		break;
	case MODEL_EA6500V1:
		mfr = "Linksys";
		name = "EA6500v1";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_bw_cap", "7");
			nvram_set("wl0_chanspec", "36/80");
			nvram_set("wl1_bw_cap", "3");
			nvram_set("wl1_chanspec","1l");
			nvram_set("blink_wl", "1"); /* Enable WLAN LED if wireless interface is enabled, and turn on blink */

			/* fix ssid according to 5G(eth1) and 2.4G(eth2) */
			nvram_set("wl_ssid", "FreshTomato50");
			nvram_set("wl0_ssid", "FreshTomato50");
			nvram_set("wl1_ssid", "FreshTomato24");

			/* force US country for 5G eth1 */
			nvram_set("pci/1/1/ccode", nvram_safe_get("ccode"));
			nvram_set("regulation_domain_5G", nvram_safe_get("ccode"));
		}
		break;
#endif /* CONFIG_BCMWL6 */
	case MODEL_WNR3500LV2:
		mfr = "Netgear";
		name = "WNR3500L v2";
		features = SUP_SES | SUP_AOSS_LED | SUP_80211N | SUP_1000ET;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
		}
		break;
	case MODEL_F9K1102:
		mfr = "Belkin";
		features = SUP_SES | SUP_80211N;
		name = "N600 DB Wireless N+";
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("wan_ifnameX", "vlan1");
			nvram_set("wandevs", "vlan1");
			nvram_set("wan_ifnames", "vlan1");
			nvram_set("lan_ifnames", "vlan2 eth1 eth2");
			nvram_set("landevs", "vlan2 wl0 wl1");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s)); /* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s)); /* MAC + 1 will be for WAN */
			nvram_set("sb/1/macaddr", s); /* fix WL mac for 2,4G eth1 */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s)); /* do not overlap with VIFs */
			nvram_set("wl1_hwaddr", s); /* fix WL mac for 5G eth2 */
			nvram_set("0:macaddr", s);

			/* wifi channel settings */
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "40");
			nvram_set("wl1_nbw_cap", "1");
			nvram_set("wl1_nctrlsb", "lower");
			nvram_set("wl0_nbw", "20");
			nvram_set("wl0_nbw_cap", "0");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nctrlsb", "lower");
		}
		/* F9K1102(v3) adjust default values for wl_txq_thresh, et_txq_thresh and wl_rpcq_rxthresh (--> explicitly for WiFi modules) */
		nvram_set("et_txq_thresh", "512");
		nvram_set("wl_txq_thresh", "512");
		nvram_set("wl_rpcq_rxthresh", "512");

		nvram_set("wl1_txq_thresh", "512");
		nvram_set("wl1_rpcq_rxthresh", "512");
		break;
	case MODEL_E900:
	case MODEL_E1500:
		mfr = "Linksys";
		name = nvram_safe_get("boot_hw_model");
		ver = nvram_safe_get("boot_hw_ver");
		features = SUP_SES | SUP_80211N;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
		}
		break;
	case MODEL_E1550:
		mfr = "Linksys";
		name = nvram_safe_get("boot_hw_model");
		ver = nvram_safe_get("boot_hw_ver");
		features = SUP_SES | SUP_80211N;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
		}
		break;
	case MODEL_E2500:
		mfr = "Linksys";
		name = "E2500 v1/v2/v3";
		/* NOTE: E2500v1 & v2 have 8 MB flash, no external USB
		 * E2500v3 has 16 MB flash, external USB
		 * all three have the same boot_hw_ver
		 */
		features = SUP_SES | SUP_80211N;
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s)); /* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s)); /* MAC + 1 will be for WAN */
			nvram_set("sb/1/macaddr", s); /* fix WL mac for 2,4G eth1 */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s)); /* do not overlap with VIFs */
			nvram_set("wl1_hwaddr", s); /* fix WL mac for 5G eth2 */
			nvram_set("0:macaddr", s);

			/* wifi channel settings */
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "40");
			nvram_set("wl1_nbw_cap", "1");
			nvram_set("wl1_nctrlsb", "lower");
			nvram_set("wl0_nbw", "20");
			nvram_set("wl0_nbw_cap", "0");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nctrlsb", "lower");

			/* set QTD params in nvram for USB wl radio IC */
			nvram_set("ehciirqt", "3");
			nvram_set("qtdc_pid", "48407");
			nvram_set("qtdc_vid", "2652");
			nvram_set("qtdc0_ep", "4");
			nvram_set("qtdc0_sz", "0");
			nvram_set("qtdc1_ep", "18");
			nvram_set("qtdc1_sz", "10");
		}
		break;
	case MODEL_E3200:
		mfr = "Linksys";
		name = nvram_safe_get("boot_hw_model");
		ver = nvram_safe_get("boot_hw_ver");
		features = SUP_SES | SUP_80211N | SUP_1000ET;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s)); 	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));
			nvram_set("sb/1/macaddr", s); 			/* fix WL mac for 2,4G eth1 */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s)); 				/* do not overlap with VIFs */
			nvram_set("wl1_hwaddr", s); 			/* fix WL mac for 5G eth2 */
			nvram_set("usb/0xBD17/macaddr", s);

			/* wifi settings/channels */
			nvram_set("wl0_nbw", "20");
			nvram_set("wl0_nbw_cap", "0");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nctrlsb", "lower");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","40");
			nvram_set("wl1_nbw_cap", "1");
			nvram_set("wl1_nctrlsb", "lower");

			/* set QTD params in nvram for USB wl radio IC */
			nvram_set("ehciirqt", "3");
			nvram_set("qtdc_pid", "48407");
			nvram_set("qtdc_vid", "2652");
			nvram_set("qtdc0_ep", "4");
			nvram_set("qtdc0_sz", "0");
			nvram_set("qtdc1_ep", "18");
			nvram_set("qtdc1_sz", "10");
		}
		/* E3200 adjust default values for wl_txq_thresh, et_txq_thresh and wl_rpcq_rxthresh (--> not explicitly for WiFi modules) */
		nvram_set("et_txq_thresh", "256");
		nvram_set("wl_txq_thresh", "256");
		nvram_set("wl_rpcq_rxthresh", "256");

		nvram_set("wl1_txq_thresh", "256");
		nvram_set("wl1_rpcq_rxthresh", "256");
		break;
	case MODEL_WNDR4000:
		mfr = "Netgear";
		name = "WNDR4000";
		features = SUP_SES | SUP_80211N | SUP_1000ET;
		/* Don't auto-start blink, as shift register causes other LED's to blink slightly because of this.
		 * Rather, turn on in startup script if desired ... so disable the line below
		 */
		//nvram_set("blink_wl", "1");
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
		}

		/* Set Key Parameters for Wireless Interfaces: SB (Southbridge) and PCI, to configure HW (as Netgear intends)
		 * Credit for the nvram_tuple approach below goes to DD-WRT (borrowed here for simplicity)!
		 * Parameters optimized based on clean Netgear build (NVRAM extracted and checked vs. Tomato 30/30/30 Reset version of NVRAM)
		 */
		struct nvram_tuple wndr4000_sb_1_params[] = {
			{ "cck2gpo", "0x1111", 0 },
			//{ "ccode", "EU", 0 },
			{ "cddpo", "0x1111", 0 },
			{ "extpagain2g", "3", 0 },
			{ "maxp2ga0", "0x56", 0 },
			{ "maxp2ga1", "0x56", 0 },
			{ "mcs2gpo0", "0x1000", 0 },
			{ "mcs2gpo1", "0x7531", 0 },
			{ "mcs2gpo2", "0x2111", 0 },
			{ "mcs2gpo3", "0xA864", 0 },
			{ "mcs2gpo4", "0x3333", 0 },
			{ "mcs2gpo5", "0x9864", 0 },
			{ "mcs2gpo6", "0x3333", 0 },
			{ "mcs2gpo7", "0xB975", 0 },
			{ "ofdm2gpo", "0x75331111", 0 },
			{ "pa2gw0a0", "0xFEA6", 0 },
			{ "pa2gw0a1", "0xFE9E", 0 },
			{ "pa2gw1a0", "0x191D", 0 },
			{ "pa2gw1a1", "0x1809", 0 },
			{ "pa2gw2a0", "0xFA18", 0 },
			{ "pa2gw2a1", "0xFA4B", 0 },
			//{ "regrev", "15", 0 },
			{ "stbcpo", "0x1111", 0 },
			{ 0, 0, 0 }
		};

		struct nvram_tuple wndr4000_pci_1_1_params[] = {
			{ "boardflags2", "0x04000000", 0 },
			//{ "ccode", "EU", 0 },
			{ "extpagain2g", "0", 0 },
			{ "extpagain5g", "0", 0 },
			{ "legofdm40duppo", "0x2222", 0 },
			{ "legofdmbw205ghpo", "0x88642100", 0 },
			{ "legofdmbw205gmpo", "0x33221100", 0 },
			{ "legofdmbw20ul5ghpo", "0x88642100", 0 },
			{ "legofdmbw20ul5gmpo", "0x33221100", 0 },
			{ "maxp5ga0", "0x4E", 0 },
			{ "maxp5ga1", "0x4E", 0 },
			{ "maxp5ga2", "0x4E", 0 },
			{ "maxp5gha0", "0x4E", 0 },
			{ "maxp5gha1", "0x4E", 0 },
			{ "maxp5gha2", "0x4E", 0 },
			{ "maxp5gla0", "0x48", 0 },
			{ "maxp5gla1", "0x48", 0 },
			{ "maxp5gla2", "0x48", 0 },
			{ "mcs32po", "0x2222", 0 },
			{ "mcsbw205ghpo", "0x88642100", 0 },
			{ "mcsbw205glpo", "0x11000000", 0 },
			{ "mcsbw205gmpo", "0x44221100", 0 },
			{ "mcsbw20ul5ghpo", "0x88642100", 0 },
			{ "mcsbw20ul5glpo", "0x11000000", 0 },
			{ "mcsbw20ul5gmpo", "0x44221100", 0 },
			{ "mcsbw405ghpo", "0x99875310", 0 },
			{ "mcsbw405glpo", "0x33222222", 0 },
			{ "mcsbw405gmpo", "0x66443322", 0 },
			{ "pa5ghw1a1", "0x155F", 0 },
			{ "pa5ghw2a1", "0xFAB0", 0 },
			//{ "regrev", "15", 0 },
			{ 0, 0, 0 }
		};

		set_defaults(wndr4000_sb_1_params, "sb/1/%s");
		set_defaults(wndr4000_pci_1_1_params, "pci/1/1/%s");
		break;
	case MODEL_WNDR3700v3:
		mfr = "Netgear";
		name = "WNDR3700v3";
		features = SUP_SES | SUP_80211N | SUP_1000ET;
		/* Don't auto-start blink, as shift register causes other LED's to blink slightly because of this.
		 * Rather, turn on in startup script if desired ... so disable the line below
		 */
		//nvram_set("blink_wl", "1");
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
		}

		/* Set Key Parameters for Wireless Interfaces: SB (Southbridge) and PCI, to configure HW (as Netgear intends)
		 * Credit for the nvram_tuple approach below goes to DD-WRT (borrowed here for simplicity)!
		 * Parameters optimized based on clean Netgear build (NVRAM extracted and checked vs. Tomato 30/30/30 Reset version of NVRAM)
		 */
		struct nvram_tuple wndr3700v3_sb_1_params[] = {
			{ "cck2gpo", "0x1111", 0 },
			//{"ccode", "EU", 0 },
			{ "cddpo", "0x1111", 0 },
			{ "extpagain2g", "3", 0 },
			{ "maxp2ga0", "0x56", 0 },
			{ "maxp2ga1", "0x56", 0 },
			{ "mcs2gpo0", "0x1000", 0 },
			{ "mcs2gpo1", "0x7531", 0 },
			{ "mcs2gpo2", "0x2111", 0 },
			{ "mcs2gpo3", "0xA864", 0 },
			{ "mcs2gpo4", "0x3333", 0 },
			{ "mcs2gpo5", "0x9864", 0 },
			{ "mcs2gpo6", "0x3333", 0 },
			{ "mcs2gpo7", "0xB975", 0 },
			{ "ofdm2gpo", "0x75331111", 0 },
			{ "pa2gw0a0", "0xFEA6", 0 },
			{ "pa2gw0a1", "0xFE9E", 0 },
			{ "pa2gw1a0", "0x191D", 0 },
			{ "pa2gw1a1", "0x1809", 0 },
			{ "pa2gw2a0", "0xFA18", 0 },
			{ "pa2gw2a1", "0xFA4B", 0 },
			//{ "regrev", "15", 0 },
			{ "stbcpo", "0x1111", 0 },
			{ 0, 0, 0 }
		};

		struct nvram_tuple wndr3700v3_pci_1_1_params[] = {
			{ "boardflags2", "0x04000000", 0 },
			//{ "ccode", "EU", 0 },
			{ "extpagain2g", "0", 0 },
			{ "extpagain5g", "0", 0 },
			{ "legofdm40duppo", "0x2222", 0 },
			{ "legofdmbw205ghpo", "0x88642100", 0 },
			{ "legofdmbw205gmpo", "0x33221100", 0 },
			{ "legofdmbw20ul5ghpo", "0x88642100", 0 },
			{ "legofdmbw20ul5gmpo", "0x33221100", 0 },
			{ "maxp5ga0", "0x4E", 0 },
			{ "maxp5ga1", "0x4E", 0 },
			{ "maxp5ga2", "0x4E", 0 },
			{ "maxp5gha0", "0x4E", 0 },
			{ "maxp5gha1", "0x4E", 0 },
			{ "maxp5gha2", "0x4E", 0 },
			{ "maxp5gla0", "0x48", 0 },
			{ "maxp5gla1", "0x48", 0 },
			{ "maxp5gla2", "0x48", 0 },
			{ "mcs32po", "0x2222", 0 },
			{ "mcsbw205ghpo", "0x88642100", 0 },
			{ "mcsbw205glpo", "0x11000000", 0 },
			{ "mcsbw205gmpo", "0x44221100", 0 },
			{ "mcsbw20ul5ghpo", "0x88642100", 0 },
			{ "mcsbw20ul5glpo", "0x11000000", 0 },
			{ "mcsbw20ul5gmpo", "0x44221100", 0 },
			{ "mcsbw405ghpo", "0x99875310", 0 },
			{ "mcsbw405glpo", "0x33222222", 0 },
			{ "mcsbw405gmpo", "0x66443322", 0 },
			{ "pa5ghw1a1", "0x155F", 0 },
			{ "pa5ghw2a1", "0xFAB0", 0 },
			//{ "regrev", "15", 0 },
			{ 0, 0, 0 }
		};

		set_defaults(wndr3700v3_sb_1_params, "sb/1/%s");
		set_defaults(wndr3700v3_pci_1_1_params, "pci/1/1/%s");
		break;
	case MODEL_WNDR3400:
		mfr = "Netgear";
		name = "WNDR3400";
		features = SUP_SES | SUP_80211N;
		/* Don't auto-start blink, as shift register causes other LED's to blink slightly because of this.
		 * Rather, turn on in startup script if desired ... so disable the line below
		 */
		//nvram_set("blink_wl", "1");
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
		}

		/* Set Key Parameters for Wireless Interfaces: SB (Southbridge) and PCI, to configure HW (as Netgear intends)
		 * Credit for the nvram_tuple approach below goes to DD-WRT (borrowed here for simplicity)!
		 * Parameters optimized based on clean Netgear build (NVRAM extracted and checked vs. Tomato 30/30/30 Reset version of NVRAM)
		 */
		struct nvram_tuple wndr3400_sb_1_params[] = {
			{ "aa2g", "3", 0 },
			{ "ag0", "2", 0 },
			{ "ag1", "2", 0 },
			{ "antswctl2g", "2", 0 },
			{ "antswitch", "0", 0 },
			{ "bw40po", "0", 0 },
			{ "bwduppo", "0", 0 },
			{ "cck2gpo", "0x0000", 0 },
			{ "ccode", "US", 0 },
			{ "cddpo", "0", 0 },
			{ "extpagain2g", "2", 0 },
			{ "itt2ga0", "0x20", 0 },
			{ "itt2ga1", "0x20", 0 },
			{ "ledbh0", "2", 0 },
			{ "ledbh1", "11", 0 },
			{ "ledbh2", "11", 0 },
			{ "ledbh3", "11", 0 },
			{ "leddc", "0xffff", 0 },
			{ "maxp2ga0", "0x56", 0 },
			{ "maxp2ga1", "0x56", 0 },
			{ "mcs2gpo0", "0x2222", 0 },
			{ "mcs2gpo1", "0xa642", 0 },
			{ "mcs2gpo2", "0x6666", 0 },
			{ "mcs2gpo3", "0xa866", 0 },
			{ "mcs2gpo4", "0x8888", 0 },
			{ "mcs2gpo5", "0xa888", 0 },
			{ "mcs2gpo6", "0x8888", 0 },
			{ "mcs2gpo7", "0xcc88", 0 },
			{ "ofdm2gpo", "0x54400000", 0 },
			{ "pa2gw0a0", "0xfeca", 0 },
			{ "pa2gw0a1", "0xfebd", 0 },
			{ "pa2gw1a0", "0x17dd", 0 },
			{ "pa2gw1a1", "0x16ba", 0 },
			{ "pa2gw2a0", "0xfa8e", 0 },
			{ "pa2gw2a1", "0xfab1", 0 },
			{ "pdetrange2g", "2", 0 },
			{ "regrev", "39", 0 },
			{ "rxchain", "3", 0 },
			{ "sromrev", "8", 0 },
			{ "stbcpo", "0", 0 },
			{ "triso2g", "3", 0 },
			{ "tssipos2g", "1", 0 },
			{ "txchain", "3", 0 },
			{ 0, 0, 0 }
		};

		struct nvram_tuple wndr3400_pci_1_1_params[] = {
			{ "aa5g", "3", 0 },
			{ "ag0", "2", 0 },
			{ "ag1", "2", 0 },
			{ "antswctl2g", "0", 0 },
			{ "antswctl5g", "0", 0 },
			{ "antswitch", "0", 0 },
			{ "bw405ghpo/bw405glpo/bw405gpo/bw402gpo", "0x2", 0 },
			{ "bw40po", "0", 0 },
			{ "bwduppo", "0", 0 },
			{ "ccode", "US", 0 },
			{ "cdd5ghpo/cdd5glpo/cdd5gpo/cdd2gpo", "0x0", 0 },
			{ "cddpo", "0", 0 },
			{ "extpagain5g", "2", 0 },
			{ "itt5ga0", "0x3e", 0 },
			{ "itt5ga1", "0x3e", 0 },
			{ "ledbh0", "0", 0 },
			{ "ledbh1", "0xffff", 0 },
			{ "ledbh2", "0xffff", 0 },
			{ "ledbh3", "0xffff", 0 },
			{ "leddc", "0xffff", 0 },
			{ "maxp5ga0", "0x4E", 0 },
			{ "maxp5ga1", "0x4E", 0 },
			{ "maxp5gha0", "0x4A", 0 },
			{ "maxp5gha1", "0x4A", 0 },
			{ "maxp5gla0", "0x3E", 0 },
			{ "maxp5gla1", "0x3E", 0 },
			{ "mcs5ghpo0", "0x4200", 0 },
			{ "mcs5ghpo1", "0x6664", 0 },
			{ "mcs5ghpo2", "0x4200", 0 },
			{ "mcs5ghpo3", "0x6664", 0 },
			{ "mcs5ghpo4", "0x4200", 0 },
			{ "mcs5ghpo5", "0x6664", 0 },
			{ "mcs5ghpo6", "0x4200", 0 },
			{ "mcs5ghpo7", "0x6664", 0 },
			{ "mcs5glpo0", "0x0000", 0 },
			{ "mcs5glpo1", "0x2200", 0 },
			{ "mcs5glpo2", "0x0000", 0 },
			{ "mcs5glpo3", "0x2200", 0 },
			{ "mcs5glpo4", "0x0000", 0 },
			{ "mcs5glpo5", "0x2200", 0 },
			{ "mcs5glpo6", "0x0000", 0 },
			{ "mcs5glpo7", "0x2200", 0 },
			{ "mcs5gpo0", "0x4200", 0 },
			{ "mcs5gpo1", "0x6664", 0 },
			{ "mcs5gpo2", "0x4200", 0 },
			{ "mcs5gpo3", "0x6664", 0 },
			{ "mcs5gpo4", "0x4200", 0 },
			{ "mcs5gpo5", "0x6664", 0 },
			{ "mcs5gpo6", "0x4200", 0 },
			{ "mcs5gpo7", "0x6664", 0 },
			{ "ofdm5ghpo0", "0x0000", 0 },
			{ "ofdm5ghpo1", "0x2000", 0 },
			{ "ofdm5glpo0", "0x0000", 0 },
			{ "ofdm5glpo1", "0x0000", 0 },
			{ "ofdm5gpo0", "0x0000", 0 },
			{ "ofdm5gpo1", "0x2000", 0 },
			{ "pa5ghw0a0", "0xfe98", 0 },
			{ "pa5ghw0a1", "0xfead", 0 },
			{ "pa5ghw1a0", "0x15c0", 0 },
			{ "pa5ghw1a1", "0x1539", 0 },
			{ "pa5ghw2a0", "0xfa9c", 0 },
			{ "pa5ghw2a1", "0xfab9", 0 },
			{ "pa5glw0a0", "0xfe87", 0 },
			{ "pa5glw0a1", "0xfe9a", 0 },
			{ "pa5glw1a0", "0x1637", 0 },
			{ "pa5glw1a1", "0x1591", 0 },
			{ "pa5glw2a0", "0xfa8e", 0 },
			{ "pa5glw2a1", "0xfabc", 0 },
			{ "pa5gw0a0", "0xfe9b", 0 },
			{ "pa5gw0a1", "0xfe9b", 0 },
			{ "pa5gw1a0", "0x153f", 0 },
			{ "pa5gw1a1", "0x1576", 0 },
			{ "pa5gw2a0", "0xfaae", 0 },
			{ "pa5gw2a1", "0xfaa5", 0 },
			{ "pdetrange5g", "4", 0 },
			{ "regrev", "39", 0 },
			{ "rxchain", "3", 0 },
			{ "sromrev", "8", 0 },
			{ "stbc5ghpo/stbc5glpo/stbc5gpo/stbc2gpo", "0x0", 0 },
			{ "stbcpo", "0", 0 },
			{ "triso5g", "3", 0 },
			{ "tssipos5g", "1", 0 },
			{ "txchain", "3", 0 },
			{ "wdup405ghpo/wdup405glpo/wdup405gpo/wdup402gpo", "0x0", 0 },
			{ 0, 0, 0 }
		};

		set_defaults(wndr3400_sb_1_params, "sb/1/%s");
		set_defaults(wndr3400_pci_1_1_params, "pci/1/1/%s");
		break;
	case MODEL_WNDR3400v2:
		mfr = "Netgear";
		name = "WNDR3400v2";
		features = SUP_SES | SUP_80211N;
		/* Don't auto-start blink, as shift register causes other LED's to blink slightly because of this.
		 * Rather, turn on in startup script if desired ... so disable the line below
		 */
		//nvram_set("blink_wl", "1");
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s)); 	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));
			nvram_set("sb/1/macaddr", s); 			/* fix WL mac for 2,4G eth1 */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s)); 			/* do not overlap with VIFs */
			nvram_set("0:macaddr", s);			/* fix WL mac for 5G eth2 */
			nvram_set("wl1_hwaddr", s);

			/* wifi settings/channels */
			nvram_set("wl0_nbw", "20");
			nvram_set("wl0_nbw_cap", "0");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nctrlsb", "lower");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","40");
			nvram_set("wl1_nbw_cap", "1");
			nvram_set("wl1_nctrlsb", "lower");
		}

		/* WNDR3400v2 adjust default values for wl_txq_thresh, et_txq_thresh and wl_rpcq_rxthresh (--> explicitly for WiFi modules) */
		nvram_set("et_txq_thresh", "512");
		nvram_set("wl_txq_thresh", "512");
		nvram_set("wl_rpcq_rxthresh", "512");

		nvram_set("wl1_txq_thresh", "512");
		nvram_set("wl1_rpcq_rxthresh", "512");

		xstart("gpio", "disable", "16"); /* turn on Power LED (active LOW); GPIO 16 controls state (on/off) and GPIO 14 controls color, see led.c */
		xstart("gpio", "enable", "21"); /* turn on USB supply (active HIGH) */
		break;
	case MODEL_WNDR3400v3:
		mfr = "Netgear";
		name = "WNDR3400v3";
		features = SUP_SES | SUP_80211N;
		/* Don't auto-start blink, as shift register causes other LED's to blink slightly because of this.
		 * Rather, turn on in startup script if desired ... so disable the line below
		 */
		//nvram_set("blink_wl", "1");
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s)); 	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));
			nvram_set("sb/1/macaddr", s); 			/* fix WL mac for 2,4G eth1 */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));			/* do not overlap with VIFs */
			nvram_set("0:macaddr", s);			/* fix WL mac for 5G eth2 */
			nvram_set("wl1_hwaddr", s);

			/* wifi settings/channels */
			nvram_set("wl0_nbw", "20");
			nvram_set("wl0_nbw_cap", "0");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nctrlsb", "lower");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","40");
			nvram_set("wl1_nbw_cap", "1");
			nvram_set("wl1_nctrlsb", "lower");
		}

		/* WNDR3400v3 adjust default values for wl_txq_thresh, et_txq_thresh and wl_rpcq_rxthresh (--> explicitly for WiFi modules) */
		nvram_set("et_txq_thresh", "512");
		nvram_set("wl_txq_thresh", "512");
		nvram_set("wl_rpcq_rxthresh", "512");

		nvram_set("wl1_txq_thresh", "512");
		nvram_set("wl1_rpcq_rxthresh", "512");

		xstart("gpio", "disable", "16"); /* turn on Power LED (active LOW); GPIO 16 controls state (on/off) and GPIO 14 controls color, see led.c */
		xstart("gpio", "enable", "21"); /* turn on USB supply (active HIGH) */
		break;

#endif /* TCONFIG_BLINK */

	/*
	 * add here new MIPS models if WL_BSS_INFO_VERSION >= 108
	 */

#endif /* WL_BSS_INFO_VERSION >= 108 */


#else /* !CONFIG_BCMWL6A */


#if WL_BSS_INFO_VERSION >= 108

	case MODEL_RTN18U:
		mfr = "Asus";
		name = "RT-N18U";
		features = SUP_SES | SUP_80211N | SUP_1000ET;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0");
			nvram_set("lan_ifnames", "vlan1 eth1");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G (do not use the same MAC address like for LAN) */
			nvram_set("wl0_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("0:ccode", "SG");

			/* modify/adjust 2,4 GHz WiFi TX parameter (taken from Asus 384 - Aug 2019) */
			nvram_set("0:pa2ga0", "0xFF4A,0x1B7E,0xFCB9");
			nvram_set("0:pa2ga1", "0xFF49,0x1C58,0xFCA2");
			nvram_set("0:pa2ga2", "0xFF4E,0x1B67,0xFCC3");

			/* modify/adjust 2,4 GHz WiFi TX beamforming parameter (taken from Asus 384 - Aug 2019) */
			nvram_set("0:rpcal2g", "0xe3ce");
		}
		set_gpio(GPIO_13, T_HIGH); /* enable gpio 13; make sure it is always on, connected to WiFi IC; otherwise signal will be very weak! */
		break;
	case MODEL_RTAC56U:
		mfr = "Asus";
#ifdef TCONFIG_BCMSMP
		name = "RT-AC56U";
#else
		name = "RT-AC56S"; /* single-core (NOSMP) clone of RT-AC56U */
#endif
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G (do not use the same MAC address like for LAN) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi country settings */
#ifdef TCONFIG_BCMSMP	/* dual core */
			if (nvram_match("odmpid", "RT-AC56R")) { /* check for RT-AC56R first (almost the same like AC56U; adjust a few things) */
				nvram_set("0:ccode", "US");
				nvram_set("1:ccode", "US");
				nvram_set("0:regrev", "0"); /* get 80 MHz channels for RT-AC56R */
				nvram_set("1:regrev", "0");
				nvram_set("ctf_fa_cap", "0"); /* disable fa cap for freshtomato */
			}
			else { /* RT-AC56U */
				nvram_set("0:ccode", "SG");
				nvram_set("1:ccode", "SG");
				nvram_set("0:regrev", "12");
				nvram_set("1:regrev", "12");
			}
#else			/* single core */
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
#endif

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");

			/* misc wifi settings */
			nvram_set("wl0_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

			nvram_set("1:ledbh6", "136"); /* pull up for 5 GHz LED */
			nvram_set("0:ledbh3", "136"); /* pull up for 2.4 GHz LED */
			nvram_unset("1:ledbh10");

			/* power settings for 2,4 GHz WiFi (from dd wrt) */
			nvram_set("0:maxp2ga0", "0x68"); /* old/orig. value = 0x64 */
			nvram_set("0:maxp2ga1", "0x68"); /* old/orig. value = 0x64 */
			nvram_set("0:cck2gpo", "0x1111");
			nvram_set("0:ofdm2gpo", "0x54333333");
			nvram_set("0:mcs2gpo0", "0x3333");
			nvram_set("0:mcs2gpo1", "0x9753");
			nvram_set("0:mcs2gpo2", "0x3333");
			nvram_set("0:mcs2gpo3", "0x9753");
			nvram_set("0:mcs2gpo4", "0x5555");
			nvram_set("0:mcs2gpo5", "0xB755");
			nvram_set("0:mcs2gpo6", "0x5555");
			nvram_set("0:mcs2gpo7", "0xB755");

			/* power settings for 5 GHz WiFi (from dd wrt) */
			nvram_set("1:maxp5ga0", "104,104,104,104"); /* old/orig. value = 100,100,100,100 */
			nvram_set("1:maxp5ga1", "104,104,104,104"); /* old/orig. value = 100,100,100,100 */
			nvram_set("1:mcsbw205glpo", "0xAA864433"); /* old/orig. value = 0x99753333 */
			nvram_set("1:mcsbw405glpo", "0xAA864433");
			nvram_set("1:mcsbw805glpo", "0xAA864433");
			nvram_set("1:mcsbw205gmpo", "0xAA864433");
			nvram_set("1:mcsbw405gmpo", "0xAA864433");
			nvram_set("1:mcsbw805gmpo", "0xAA864433");
			nvram_set("1:mcsbw205ghpo", "0xAA864433");
			nvram_set("1:mcsbw405ghpo", "0xAA864433");
			nvram_set("1:mcsbw805ghpo", "0xAA864433");
		}
		break;
	case MODEL_RTAC67U: /* also for RT-AC1900U */
		mfr = "Asus";
		name = nvram_match("odmpid", "RT-AC67U") ? "RT-AC67U" : "RT-AC1900U";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G (do not use the same MAC address like for LAN) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");
		}
		break;
	case MODEL_DSLAC68U:
		mfr = "Asus";
        name = "DSL-AC68U";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G (do not use the same MAC address like for LAN) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");
		}
		break;
	case MODEL_RTAC68U:
		mfr = "Asus";
		if (nvram_match("cpurev", "c0")) { /* check for C0 CPU first */
			name = "RT-AC68U C1"; /* C1 (and E1; share name) */
		}
		else { /* all the other versions R/P/U ... A1/A2/B1 */
			name = nvram_match("boardrev", "0x1103") ? "RT-AC68P/U B1" : "RT-AC68R/U";
		}
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G (do not use the same MAC address like for LAN) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");
		}
		break;
	case MODEL_RTAC68UV3:
		mfr = "Asus";
		name = "RT-AC68U V3";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G (do not use the same MAC address like for LAN) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");

			/* for RT-AC68U V3 - let tomato set odmpid right! value is empty? */
			nvram_set("odmpid", "RT-AC68U");
		}
		break;
	case MODEL_RTAC1900P: /* also for RT-AC68U B2; both are dual-core 1400 MHz / 800 RAM routers */
		mfr = "Asus";
		name = nvram_match("odmpid", "RT-AC68U") ? "RT-AC68U B2" : "RT-AC1900P";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G (do not use the same MAC address like for LAN) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");
		}
		break;
	case MODEL_RTAC66U_B1: /* also for RT-N66U_C1 and RT-AC1750_B1 */
		mfr = "Asus";
		if (nvram_match("odmpid", "RT-N66U_C1"))
			name = "RT-N66U C1";
		else if (nvram_match("odmpid", "RT-AC1750_B1"))
			name = "RT-AC1750 B1";
		else /* default to RT-AC66U B1 */
			name = "RT-AC66U B1";

		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G (do not use the same MAC address like for LAN) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			if (nvram_match("odmpid", "RT-AC1750_B1")) { /* check for RT-AC1750 B1 first (US Retail Edition) */
				nvram_set("0:ccode", "US");
				nvram_set("1:ccode", "US");
				nvram_set("0:regrev", "0"); /* get 80 MHz channels */
				nvram_set("1:regrev", "0");
				nvram_set("ctf_fa_cap", "0"); /* disable fa cap for freshtomato */
			}
			else { /* default for RT-AC66U B1 */
				nvram_set("0:ccode", "SG");
				nvram_set("1:ccode", "SG");
				nvram_set("0:regrev", "12");
				nvram_set("1:regrev", "12");
			}
		}
		break;
	case MODEL_AC15:
		mfr = "Tenda";
		name = "AC15";
		features = SUP_SES | SUP_AOSS_LED | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");

			/* 2.4 GHz and 5 GHz defaults */
			/* let the cfe set the init parameter for wifi modules - nothing to modify/adjust right now */
		}
		break;
	case MODEL_AC18:
		mfr = "Tenda";
		name = "AC18";
		features = SUP_SES | SUP_AOSS_LED | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");

			/* 2.4 GHz and 5 GHz defaults */
			/* let the cfe set the init parameter for wifi modules - nothing to modify/adjust right now */
		}
		break;
	case MODEL_F9K1113v2_20X0: /* version 2000 and 2010 */
		mfr = "Belkin";
		name = "F9K1113v2";
		features = SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_unset("devpath0"); /* unset devpath, we do not use/need it! */
			nvram_unset("devpath1");
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for wl0 (0:) 5G - eth1 for F9K1113v2 */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for wl1 (1:) 2.4G - eth2 for F9K1113v2 */
			nvram_set("wl1_hwaddr", s);

			/* 5G settings */
			nvram_set("wl0_bw_cap", "7");
			nvram_set("wl0_chanspec", "36/80");
			nvram_set("wl0_channel", "36");
			nvram_set("wl0_nband", "1");
			nvram_set("wl0_nbw", "80");
			nvram_set("wl0_nbw_cap", "3");
			nvram_set("wl0_nctrlsb", "lower");

			/* 2G settings */
			nvram_set("wl1_bw_cap", "3");
			nvram_set("wl1_chanspec", "6u");
			nvram_set("wl1_channel", "6");
			nvram_set("wl1_nband", "2");
			nvram_set("wl1_nbw", "40");
			nvram_set("wl1_nctrlsb", "upper");

			/* misc wifi settings */
			nvram_set("wl1_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

			/* wifi country settings */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			nvram_set("wl0_ssid", "FreshTomato50");
			nvram_set("wl1_ssid", "FreshTomato24");

			/* band steering settings correction, because 5 GHz module is the first one */
			/* see function start_bsd(void) */

			/* usb settings */
			nvram_set("usb_ohci", "1"); /* USB 1.1 */
			nvram_set("usb_usb3", "0"); /* USB 3.0 */
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			struct nvram_tuple f9k1113v2_pci_2_1_params[] = {
				/* 2.4GHz module defaults */
				{ "aa2g", "3", 0 },
				{ "ag0", "0", 0 },
				{ "ag1", "0", 0 },
				{ "antswctl2g", "0", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags2", "0x00001800", 0 },
				{ "boardflags", "0x80001200", 0 },
				{ "bw402gpo", "0x0", 0 },
				{ "bwdup2gpo", "0x0", 0 },
				{ "cck2gpo", "0x5555", 0 },
				{ "cdd2gpo", "0x0", 0 },
				{ "devid", "0x43A9", 0 },
				{ "elna2g", "2", 0 },
				{ "extpagain2g", "3", 0 },
				{ "itt2ga0", "0x20", 0 },
				{ "itt2ga1", "0x20", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh1", "11", 0 },
				{ "ledbh2", "11", 0 },
				{ "ledbh3", "11", 0 },
				{ "leddc", "0xFFFF", 0 },
				{ "maxp2ga0", "0x4c", 0 },
				{ "maxp2ga1", "0x4c", 0 },
				{ "maxp2ga2", "0x4c", 0 },
				{ "mcs2gpo0", "0x4444", 0 },
				{ "mcs2gpo1", "0x4444", 0 },
				{ "mcs2gpo2", "0xaaaa", 0 },
				{ "mcs2gpo3", "0xaaaa", 0 },
				{ "mcs2gpo4", "0x6666", 0 },
				{ "mcs2gpo5", "0x6666", 0 },
				{ "mcs2gpo6", "0x6666", 0 },
				{ "mcs2gpo7", "0x6666", 0 },
				{ "ofdm2gpo", "0x33333333", 0 },
				{ "pa2gw0a0", "0xfea8", 0 },
				{ "pa2gw0a1", "0xfeb4", 0 },
				{ "pa2gw1a0", "0x1b2e", 0 },
				{ "pa2gw1a1", "0x1c8a", 0 },
				{ "pa2gw2a0", "0xfa28", 0 },
				{ "pa2gw2a1", "0xfa04", 0 },
				{ "pdetrange2g", "3", 0 },
				{ "phycal_tempdelta", "0", 0 },
				{ "rxchain", "3", 0 },
				{ "sromrev", "8", 0 },
				{ "stbc2gpo", "0x0", 0 },
				{ "tempoffset", "0", 0 },
				{ "temps_hysteresis", "5", 0 },
				{ "temps_period", "5", 0 },
				{ "tempthresh", "120", 0 },
				{ "triso2g", "2", 0 },
				{ "tssipos2g", "1", 0 },
				{ "txchain", "3", 0 },
				{ "venid", "0x14E4", 0 },
				{ "xtalfreq", "20000", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple f9k1113v2_pci_1_1_params[] = {
				/* 5GHz module defaults */
				{ "aa5g", "3", 0 },
				{ "aga0", "0", 0 },
				{ "aga1", "0", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags2", "0x00300002", 0 },
				{ "boardflags3", "0x0", 0 },
				{ "boardflags", "0x30000000", 0 },
				{ "devid", "0x43B3", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "epagain5g", "0", 0 },
				{ "femctrl", "3", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh1", "11", 0 },
				{ "ledbh2", "11", 0 },
				{ "ledbh3", "11", 0 },
				{ "ledbh10", "2", 0 },
				{ "leddc", "0xFFFF", 0 },
				{ "maxp5ga0", "54,86,86,86", 0 },
				{ "maxp5ga1", "54,86,86,86", 0 },
				{ "mcsbw205ghpo", "0xDC642000", 0 },
				{ "mcsbw205glpo", "0x0", 0 },
				{ "mcsbw205gmpo", "0xDC862000", 0 },
				{ "mcsbw405ghpo", "0xDC642000", 0 },
				{ "mcsbw405glpo", "0x0", 0 },
				{ "mcsbw405gmpo", "0xDC862000", 0 },
				{ "mcsbw805ghpo", "0xDC642000", 0 },
				{ "mcsbw805glpo", "0x0", 0 },
				{ "mcsbw805gmpo", "0xDC862000", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "pa5ga0", "0xff27,0x16e1,0xfd1e,0xff2c,0x1880,0xfcf7,0xff37,0x18fa,0xfcf7,0xff3c,0x18e6,0xfcf2", 0 },
				{ "pa5ga1", "0xff3e,0x19aa,0xfce1,0xff2f,0x190c,0xfce6,0xff2c,0x1875,0xfcfa,0xff3d,0x18f6,0xfcf1", 0 },
				{ "papdcap5g", "0", 0 },
				{ "pdgain5g", "4", 0 },
				{ "pdoffset40ma0", "0x3222", 0 },
				{ "pdoffset40ma1", "0x3222", 0 },
				{ "pdoffset80ma0", "0x0100", 0 },
				{ "pdoffset80ma1", "0x0100", 0 },
				{ "phycal_tempdelta", "0", 0 },
				{ "rxchain", "3", 0 },
				{ "rxgains5gelnagaina0", "1", 0 },
				{ "rxgains5gelnagaina1", "1", 0 },
				{ "rxgains5gelnagaina2", "1", 0 },
				{ "rxgains5ghelnagaina0", "2", 0 },
				{ "rxgains5ghelnagaina1", "2", 0 },
				{ "rxgains5ghelnagaina2", "3", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "5", 0 },
				{ "rxgains5ghtrisoa1", "4", 0 },
				{ "rxgains5ghtrisoa2", "4", 0 },
				{ "rxgains5gmelnagaina0", "2", 0 },
				{ "rxgains5gmelnagaina1", "2", 0 },
				{ "rxgains5gmelnagaina2", "3", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "5", 0 },
				{ "rxgains5gmtrisoa1", "4", 0 },
				{ "rxgains5gmtrisoa2", "4", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "7", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrisoa2", "5", 0 },
				{ "sar2g", "18", 0 },
				{ "sar5g", "15", 0 },
				{ "sb20in40hrpo", "0", 0 },
				{ "sb20in40lrpo", "0", 0 },
				{ "sb20in80and160hr5ghpo", "0", 0 },
				{ "sb20in80and160hr5glpo", "0", 0 },
				{ "sb20in80and160hr5gmpo", "0", 0 },
				{ "sb20in80and160lr5ghpo", "0", 0 },
				{ "sb20in80and160lr5glpo", "0", 0 },
				{ "sb20in80and160lr5gmpo", "0", 0 },
				{ "sb40and80hr5ghpo", "0", 0 },
				{ "sb40and80hr5glpo", "0", 0 },
				{ "sb40and80hr5gmpo", "0", 0 },
				{ "sb40and80lr5ghpo", "0", 0 },
				{ "sb40and80lr5glpo", "0", 0 },
				{ "sb40and80lr5gmpo", "0", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "4", 0 },
				{ "tempoffset", "0", 0 },
				{ "temps_hysteresis", "5", 0 },
				{ "temps_period", "5", 0 },
				{ "tempthresh", "120", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "3", 0 },
				{ "venid", "0x14E4", 0 },
				{ "xtalfreq", "40000", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(f9k1113v2_pci_2_1_params, "pci/2/1/%s");
			set_defaults(f9k1113v2_pci_1_1_params, "pci/1/1/%s");
		}
		break;
	case MODEL_F9K1113v2:
		mfr = "Belkin";
		name = "F9K1113v2";
		features = SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("devpath0", "pci/1/1/");
			nvram_set("devpath1", "pci/2/1/");
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for wl0 (0:) 5G - eth1 for F9K1113v2 and/or wl0 (0:) 5G - eth1 for F9K1113v2 */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for wl1 (1:) 2.4G - eth2 for F9K1113v2 and/or wl1 (1:) 2,4G - eth2 for F9K1113v2 */
			nvram_set("wl1_hwaddr", s);

			/* 5G settings */
			nvram_set("wl0_bw_cap", "7");
			nvram_set("wl0_chanspec", "36/80");
			nvram_set("wl0_channel", "36");
			nvram_set("wl0_nband", "1");
			nvram_set("wl0_nbw","80");
			nvram_set("wl0_nbw_cap","3");
			nvram_set("wl0_nctrlsb", "lower");

			/* 2G settings */
			nvram_set("wl1_bw_cap","3");
			nvram_set("wl1_chanspec","6u");
			nvram_set("wl1_channel","6");
			nvram_set("wl1_nband", "2");
			nvram_set("wl1_nbw","40");
			nvram_set("wl1_nctrlsb", "upper");

			/* misc wifi settings */
			nvram_set("wl1_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

			/* wifi country settings */
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");

			nvram_set("wl0_ssid", "FreshTomato50");
			nvram_set("wl1_ssid", "FreshTomato24");

			/* band steering settings correction, because 5 GHz module is the first one */
			/* see function start_bsd(void) */

			/* usb settings */
			nvram_set("usb_ohci", "1"); /* USB 1.1 */
			nvram_set("usb_usb3", "0"); /* USB 3.0 */
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* 2.4GHz module defaults */
			nvram_set("1:devid", "0x43A9");
			nvram_set("1:venid", "0x14E4");
			nvram_set("1:boardflags", "0x80001200");
			nvram_set("1:boardflags2", "0x00001800");
			nvram_set("1:ag0", "0");
			nvram_set("1:ag1", "0");
			nvram_set("1:aa2g", "3");
			nvram_set("1:antswctl2g", "0");
			nvram_set("1:antswitch", "0");
			nvram_set("1:bwdup2gpo", "0x0");
			nvram_set("1:bw402gpo", "0x0");
			nvram_set("1:cdd2gpo", "0x0");
			nvram_set("1:cck2gpo", "0x5555");
			nvram_set("1:elna2g", "2");
			nvram_set("1:extpagain2g", "3");
			nvram_set("1:ledbh0", "11");
			nvram_set("1:ledbh1", "11");
			nvram_set("1:ledbh2", "11");
			nvram_set("1:ledbh3", "11");
			nvram_set("1:leddc", "0xFFFF");
			nvram_set("1:itt2ga0", "0x20");
			nvram_set("1:itt2ga1", "0x20");
			nvram_set("1:maxp2ga0", "0x68");
			nvram_set("1:maxp2ga1", "0x68");
			nvram_set("1:maxp2ga2", "0x68");
			nvram_set("1:mcs2gpo0", "0x4444");
			nvram_set("1:mcs2gpo1", "0x4444");
			nvram_set("1:mcs2gpo2", "0x4444");
			nvram_set("1:mcs2gpo3", "0x4444");
			nvram_set("1:mcs2gpo4", "0x6666");
			nvram_set("1:mcs2gpo5", "0x6666");
			nvram_set("1:mcs2gpo6", "0x6666");
			nvram_set("1:mcs2gpo7", "0x6666");
			nvram_set("1:ofdm2gpo", "0x44444444");
			nvram_set("1:pa2gw0a0", "0xfea8");
			nvram_set("1:pa2gw1a0", "0x1aae");
			nvram_set("1:pa2gw2a0", "0xfa3d");
			nvram_set("1:pa2gw0a1", "0xfeb4");
			nvram_set("1:pa2gw1a1", "0x1c0a");
			nvram_set("1:pa2gw2a1", "0xfa18");
			nvram_set("1:pdetrange2g", "3");
			nvram_set("1:phycal_tempdelta", "0");
			nvram_set("1:rxchain", "3");
			nvram_set("1:sromrev", "8");
			nvram_set("1:stbc2gpo", "0x0");
			nvram_set("1:tempoffset", "0");
			nvram_set("1:tempthresh", "120");
			nvram_set("1:temps_period", "5");
			nvram_set("1:temps_hysteresis", "5");
			nvram_set("1:triso2g", "3");
			nvram_set("1:tssipos2g", "1");
			nvram_set("1:txchain", "3");
			nvram_set("1:xtalfreq", "20000");

			/* 5GHz module defaults */
			nvram_set("0:devid", "0x43A2");
			nvram_set("0:venid", "0x14E4");
			nvram_set("0:boardflags", "0x30000000");
			nvram_set("0:boardflags2", "0x00200002");
			nvram_set("0:boardflags3", "00");
			nvram_set("0:aga0", "0");
			nvram_set("0:aga1", "0");
			nvram_set("0:aga2", "0");
			nvram_set("0:aa2g", "7");
			nvram_set("0:aa5g", "7");
			nvram_set("0:antswitch", "0");
			nvram_set("0:dot11agduplrpo", "0");
			nvram_set("0:dot11agduphrpo", "0");
			nvram_set("0:epagain5g", "0");
			nvram_set("0:femctrl", "3");
			nvram_set("0:gainctrlsph", "0");
			nvram_set("0:ledbh0", "11");
			nvram_set("0:ledbh1", "11");
			nvram_set("0:ledbh2", "11");
			nvram_set("0:ledbh3", "11");
			nvram_set("0:ledbh10", "2");
			nvram_set("0:leddc", "0xFFFF");
			nvram_set("0:maxp5ga0", "64,96,96,96");
			nvram_set("0:maxp5ga1", "64,96,96,96");
			nvram_set("0:maxp5ga2", "64,96,96,96");
			nvram_set("0:mcsbw805ghpo", "0xCC644320");
			nvram_set("0:mcsbw405ghpo", "0xCC644320");
			nvram_set("0:mcsbw805gmpo", "0xEE865420");
			nvram_set("0:mcsbw205gmpo", "0xEE865420");
			nvram_set("0:mcsbw205ghpo", "0xCC644320");
			nvram_set("0:mcsbw405gmpo", "0xEE865420");
			nvram_set("0:mcsbw805glpo", "0");
			nvram_set("0:mcsbw405glpo", "0");
			nvram_set("0:mcslr5gmpo", "0");
			nvram_set("0:mcsbw1605gmpo", "0");
			nvram_set("0:mcsbw1605glpo", "0");
			nvram_set("0:mcsbw1605ghpo", "0");
			nvram_set("0:mcslr5glpo", "0");
			nvram_set("0:mcslr5ghpo", "0");
			nvram_set("0:mcsbw205glpo", "0");
			nvram_set("0:pa5ga0", "0xff3f,0x19ee,0xfcdc,0xff25,0x17e0,0xfcff,0xff3a,0x1928,0xfcf0,0xff2d,0x1905,0xfce7");
			nvram_set("0:pa5ga1", "0xff30,0x18ff,0xfce7,0xff34,0x191a,0xfce9,0xff24,0x17a3,0xfd0a,0xff30,0x1913,0xfcea");
			nvram_set("0:pa5ga2", "0xff32,0x18c1,0xfcf4,0xff36,0x18ed,0xfcf3,0xff38,0x198f,0xfce0,0xff3a,0x19b9,0xfce4");
			nvram_set("0:papdcap5g", "0");
			nvram_set("0:pdoffset80ma0", "0x0100");
			nvram_set("0:pdoffset80ma1", "0x0100");
			nvram_set("0:pdoffset80ma2", "0x0100");
			nvram_set("0:pdoffset40ma0", "0x3222");
			nvram_set("0:pdoffset40ma1", "0x3222");
			nvram_set("0:pdoffset40ma2", "0x3222");
			nvram_set("0:pdgain5g", "4");
			nvram_set("0:phycal_tempdelta", "0");
			nvram_set("0:rxchain", "7");
			nvram_set("0:rxgains5ghelnagaina0", "2");
			nvram_set("0:rxgains5ghelnagaina1", "2");
			nvram_set("0:rxgains5ghelnagaina2", "3");
			nvram_set("0:rxgains5gelnagaina0", "1");
			nvram_set("0:rxgains5gelnagaina1", "1");
			nvram_set("0:rxgains5gelnagaina2", "1");
			nvram_set("0:rxgains5ghtrelnabypa0", "1");
			nvram_set("0:rxgains5ghtrelnabypa1", "1");
			nvram_set("0:rxgains5ghtrelnabypa2", "1");
			nvram_set("0:rxgains5ghtrisoa0", "5");
			nvram_set("0:rxgains5ghtrisoa1", "4");
			nvram_set("0:rxgains5ghtrisoa2", "4");
			nvram_set("0:rxgains5gmelnagaina0", "2");
			nvram_set("0:rxgains5gmelnagaina1", "2");
			nvram_set("0:rxgains5gmelnagaina2", "3");
			nvram_set("0:rxgains5gmtrelnabypa0", "1");
			nvram_set("0:rxgains5gmtrelnabypa1", "1");
			nvram_set("0:rxgains5gmtrelnabypa2", "1");
			nvram_set("0:rxgains5gmtrisoa0", "5");
			nvram_set("0:rxgains5gmtrisoa1", "4");
			nvram_set("0:rxgains5gmtrisoa2", "4");
			nvram_set("0:rxgains5gtrisoa0", "7");
			nvram_set("0:rxgains5gtrisoa1", "6");
			nvram_set("0:rxgains5gtrisoa2", "5");
			nvram_set("0:sar2g", "18");
			nvram_set("0:sar5g", "15");
			nvram_set("0:sb20in80and160lr5gmpo", "0");
			nvram_set("0:sb20in80and160hr5gmpo", "0");
			nvram_set("0:sb20in40lrpo", "0");
			nvram_set("0:sb40and80lr5gmpo", "0");
			nvram_set("0:sb40and80hr5gmpo", "0");
			nvram_set("0:sb20in80and160lr5glpo", "0");
			nvram_set("0:sb20in80and160lr5ghpo", "0");
			nvram_set("0:sb40and80lr5glpo", "0");
			nvram_set("0:subband5gver", "4");
			nvram_set("0:sb40and80lr5ghpo", "0");
			nvram_set("0:sb20in80and160hr5glpo", "0");
			nvram_set("0:sb20in80and160hr5ghpo", "0");
			nvram_set("0:sb20in40hrpo", "0");
			nvram_set("0:sb40and80hr5glpo", "0");
			nvram_set("0:sromrev", "11");
			nvram_set("0:tssiposslope5g", "1");
			nvram_set("0:tworangetssi5g", "0");
			nvram_set("0:tempoffset", "0");
			nvram_set("0:sb40and80hr5ghpo", "0");
			nvram_set("0:rxgains5gtrelnabypa0", "1");
			nvram_set("0:rxgains5gtrelnabypa1", "1");
			nvram_set("0:rxgains5gtrelnabypa2", "1");
			nvram_set("0:temps_hysteresis", "55");
			nvram_set("0:temps_period", "5");
			nvram_set("0:tempthresh", "120");
			nvram_set("0:txchain", "7");
			nvram_set("0:xtalfreq", "40000");
		}
		break;
	case MODEL_R6200v2:
		mfr = "Netgear";
		name = "R6200v2";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_invert", "1");
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* disable second *fake* LAN interface */
			nvram_unset("et1macaddr");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			/* misc wifi settings */
			nvram_set("wl0_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

			struct nvram_tuple r6200v2_pci_1_1_params[] = {
				/* 2.4 GHz defaults */
				{ "aa2g", "3", 0 },
				{ "ag0", "2", 0 },
				{ "ag1", "2", 0 },
				{ "ag2", "255", 0 },
				{ "antswitch", "0", 0 },
				{ "antswctl2g", "0", 0 },
				{ "boardflags2", "0x9800", 0 },
				{ "boardflags", "0x80001200", 0 },
				{ "boardtype", "0x62b", 0 },
				{ "boardvendor", "0x14e4", 0 },
				//{ "ccode", "Q2", 0 },
				{ "cck2gpo", "0", 0 },
				{ "devid", "0x43a9", 0 },
				{ "elna2g", "2", 0 },
				{ "extpagain2g", "3", 0 },
				{ "ledbh0", "255", 0 },
				{ "ledbh1", "255", 0 },
				{ "ledbh2", "255", 0 },
				{ "ledbh3", "131", 0 },
				{ "ledbh12", "11", 0 },
				{ "leddc", "65535", 0 },
				{ "maxp2ga0", "0x66", 0 },
				{ "maxp2ga1", "0x66", 0 },
				{ "mcs2gpo0", "0x4000", 0 },
				{ "mcs2gpo1", "0xCA86", 0 },
				{ "mcs2gpo2", "0x4000", 0 },
				{ "mcs2gpo3", "0xCA86", 0 },
				{ "mcs2gpo4", "0x7422", 0 },
				{ "mcs2gpo5", "0xEDB9", 0 },
				{ "mcs2gpo6", "0x7422", 0 },
				{ "mcs2gpo7", "0xEDB9", 0 },
				{ "ofdm2gpo", "0xA8640000", 0 },
				{ "ofdm5ghpo", "0", 0 },
				{ "ofdm5glpo", "0", 0 },
				{ "ofdm5gpo", "0", 0 },
				{ "opo", "68", 0 },
				{ "pa2gw0a0", "0xff15", 0 },
				{ "pa2gw0a1", "0xff15", 0 },
				{ "pa2gw1a0", "0x17f0", 0 },
				{ "pa2gw1a1", "0x17f0", 0 },
				{ "pa2gw2a0", "0xfae2", 0 },
				{ "pa2gw2a1", "0xfae2", 0 },
				{ "pdetrange2g", "3", 0 },
				//{ "regrev", "48", 0 },
				{ "rxchain", "3", 0 },
				{ "sromrev", "8", 0 },
				{ "tempoffset", "0", 0 },
				{ "tempthresh", "120", 0 },
				{ "triso2g", "4", 0 },
				{ "tssipos2g", "1", 0 },
				{ "txchain", "3", 0 },
				{ "venid", "0x14e4", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple r6200v2_pci_2_1_params[] = {
				/* 5 GHz module defaults */
				{ "aa5g", "7", 0 },
				{ "aga0", "71", 0 },
				{ "aga1", "133", 0 },
				{ "aga2", "133", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags2", "0x2", 0 },
				{ "boardflags3", "0x0", 0 },
				{ "boardflags", "0x10001000", 0 },
				{ "boardvendor", "0x14e4", 0 },
				//{ "ccode", "Q2", 0 },
				{ "cckbw202gpo", "0", 0 },
				{ "cckbw20ul2gpo", "0", 0 },
				{ "devid", "0x43a2", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "dot11agofdmhrbw202gpo", "17408", 0 },
				{ "epagain5g", "0", 0 },
				{ "femctrl", "6", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp5ga0", "76,72,94,94", 0 },
				{ "maxp5ga1", "76,72,94,94", 0 },
				{ "maxp5ga2", "76,72,94,94", 0 },
				{ "measpower", "0x7f", 0 },
				{ "measpower1", "0x7f", 0 },
				{ "measpower2", "0x7f", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw202gpo", "2571386880", 0 },
				{ "mcsbw205ghpo", "0xFB652000", 0 },
				{ "mcsbw205glpo", "0xFC300000", 0 },
				{ "mcsbw205gmpo", "0xEC200000", 0 },
				{ "mcsbw402gpo", "2571386880", 0 },
				{ "mcsbw405ghpo", "0xFFEEC820", 0 },
				{ "mcsbw405glpo", "0xFC520000", 0 },
				{ "mcsbw405gmpo", "0xEC300000", 0 },
				{ "mcsbw805ghpo", "0xFC986300", 0 },
				{ "mcsbw805glpo", "0xFD730000", 0 },
				{ "mcsbw805gmpo", "0xEC500000", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "noiselvl5ga0", "31,31,31,31", 0 },
				{ "noiselvl5ga1", "31,31,31,31", 0 },
				{ "noiselvl5ga2", "31,31,31,31", 0 },
				{ "ofdm5glpo", "0", 0 },
				{ "ofdm5ghpo", "0xB975300", 0 },
				{ "pa5ga0", "0xff7a,0x16a9,0xfd4b,0xff6e,0x1691,0xfd47,0xff7e,0x17b8,0xfd37,0xff82,0x17fb,0xfd3a", 0 },
				{ "pa5ga1", "0xff66,0x1519,0xfd65,0xff72,0x15ff,0xfd56,0xff7f,0x16ee,0xfd4b,0xffad,0x174b,0xfd81", 0 },
				{ "pa5ga2", "0xff5e,0x16cb,0xfd2f,0xff82,0x18a3,0xfd1a,0xff75,0x198a,0xfcda,0xff70,0x18c7,0xfd05", 0 },
				{ "papdcap5g", "0", 0 },
				{ "pcieingress_war", "15", 0 },
				{ "pdgain5g", "10", 0 },
				{ "pdoffset40ma0", "0xE000", 0 },
				{ "pdoffset40ma1", "0xE000", 0 },
				{ "pdoffset40ma2", "0xE000", 0 },
				{ "pdoffset80ma0", "0xF000", 0 },
				{ "pdoffset80ma1", "0xF000", 0 },
				{ "pdoffset80ma2", "0xF000", 0 },
				{ "phycal_tempdelta", "255", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				//{ "regrev", "48", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr5ga0", "63,63,63,63", 0 },
				{ "rxgainerr5ga1", "31,31,31,31", 0 },
				{ "rxgainerr5ga2", "31,31,31,31", 0 },
				{ "rxgains5gelnagaina0", "3", 0 },
				{ "rxgains5gelnagaina1", "3", 0 },
				{ "rxgains5gelnagaina2", "3", 0 },
				{ "rxgains5ghelnagaina0", "7", 0 },
				{ "rxgains5ghelnagaina1", "7", 0 },
				{ "rxgains5ghelnagaina2", "7", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "15", 0 },
				{ "rxgains5ghtrisoa1", "15", 0 },
				{ "rxgains5ghtrisoa2", "15", 0 },
				{ "rxgains5gmelnagaina0", "7", 0 },
				{ "rxgains5gmelnagaina1", "7", 0 },
				{ "rxgains5gmelnagaina2", "7", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "15", 0 },
				{ "rxgains5gmtrisoa1", "15", 0 },
				{ "rxgains5gmtrisoa2", "15", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "6", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrisoa2", "6", 0 },
				{ "sar5g", "15", 0 },
				{ "sb20in40hrpo", "0", 0 },
				{ "sb20in40lrpo", "0", 0 },
				{ "sb40and80hr5ghpo", "0", 0 },
				{ "sb40and80hr5glpo", "0", 0 },
				{ "sb40and80hr5gmpo", "0", 0 },
				{ "sb40and80lr5ghpo", "0", 0 },
				{ "sb40and80lr5glpo", "0", 0 },
				{ "sb40and80lr5gmpo", "0", 0 },
				{ "sb20in80and160hr5ghpo", "0", 0 },
				{ "sb20in80and160hr5glpo", "0", 0 },
				{ "sb20in80and160hr5gmpo", "0", 0 },
				{ "sb20in80and160lr5ghpo", "0", 0 },
				{ "sb20in80and160lr5glpo", "0", 0 },
				{ "20in80and160lr5gmpo", "0", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempoffset", "255", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "temps_hysteresis", "15", 0 },
				{ "temps_period", "15", 0 },
				{ "tempthresh", "255", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "xtalfreq", "65535", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(r6200v2_pci_1_1_params, "pci/1/1/%s");
			set_defaults(r6200v2_pci_2_1_params, "pci/2/1/%s");
		}
		if (!nvram_get_int("caldata_ready")) { /* last step: set router specific cal data if not yet applied */
			setcaldata();
			nvram_set("caldata_ready", "1");
		}
		break;
	case MODEL_R6250:
		mfr = "Netgear";
		name = "R6250";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* disable second *fake* LAN interface */
			nvram_unset("et1macaddr");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			/* misc wifi settings */
			nvram_set("wl0_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

			struct nvram_tuple r6250_pci_1_1_params[] = {
				/* 2.4 GHz defaults */
				{ "aa2g", "3", 0 },
				{ "ag0", "2", 0 },
				{ "ag1", "2", 0 },
				{ "ag2", "255", 0 },
				{ "antswitch", "0", 0 },
				{ "antswctl2g", "0", 0 },
				{ "boardflags", "0x80001200", 0 },
				{ "boardflags2", "0x9800", 0 },
				{ "boardtype", "0x62b", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "ccd2gpo", "0", 0 },
				{ "cck2gpo", "0", 0 },
				//{ "ccode", "EU", 0 },
				{ "devid", "0x43a9", 0 },
				{ "elna2g", "2", 0 },
				{ "extpagain2g", "3", 0 },
				{ "maxp2ga0", "0x66", 0 },
				{ "maxp2ga1", "0x66", 0 },
				{ "mcs2gpo0", "0x4000", 0 },
				{ "mcs2gpo1", "0xCA86", 0 },
				{ "mcs2gpo2", "0x4000", 0 },
				{ "mcs2gpo3", "0xCA86", 0 },
				{ "mcs2gpo4", "0x7422", 0 },
				{ "mcs2gpo5", "0xEDB9", 0 },
				{ "mcs2gpo6", "0x7422", 0 },
				{ "mcs2gpo7", "0xEDB9", 0 },
				{ "bw402gpo", "0x1", 0 },
				{ "ofdm5gpo", "0", 0 },
				{ "ofdm2gpo", "0xA8640000", 0 },
				{ "ofdm5glpo", "0", 0 },
				{ "ofdm5ghpo", "0", 0 },
				{ "opo", "68", 0 },
				{ "pa2gw0a0", "0xff15", 0 },
				{ "pa2gw0a1", "0xff15", 0 },
				{ "pa2gw1a0", "0x1870", 0 },
				{ "pa2gw1a1", "0x1870", 0 },
				{ "pa2gw2a0", "0xfad3", 0 },
				{ "pa2gw2a1", "0xfad3", 0 },
				{ "pdetrange2g", "3", 0 },
				{ "ledbh12", "11", 0 },
				{ "ledbh0", "255", 0 },
				{ "ledbh1", "255", 0 },
				{ "ledbh2", "255", 0 },
				{ "ledbh3", "131", 0 },
				{ "leddc", "65535", 0 },
				//{ "regrev", "22", 0 },
				{ "rxchain", "3", 0 },
				{ "sromrev", "8", 0 },
				{ "stbc2gpo", "0", 0 },
				{ "triso2g", "4", 0 },
				{ "tssipos2g", "1", 0 },
				{ "tempthresh", "120", 0 },
				{ "tempoffset", "0", 0 },
				{ "txchain", "3", 0 },
				{ "venid", "0x14e4", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple r6250_pci_2_1_params[] = {
				/* 5 GHz module defaults */
				{ "aa5g", "7", 0 },
				{ "aga0", "71", 0 },
				{ "aga1", "133", 0 },
				{ "aga2", "133", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x10001000", 0 },
				{ "boardflags2", "0x2", 0 },
				{ "boardflags3", "0x0", 0 },
				{ "boardvendor", "0x14e4", 0 },
				//{ "ccode", "Q1", 0 },
				{ "devid", "0x43a2", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "epagain5g", "0", 0 },
				{ "femctrl", "6", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp5ga0", "72,72,94,94", 0 },
				{ "maxp5ga1", "72,72,94,94", 0 },
				{ "maxp5ga2", "72,72,94,94", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw205ghpo", "0xFC652000", 0 },
				{ "mcsbw205glpo", "0xEC200000", 0 },
				{ "mcsbw205gmpo", "0xEC200000", 0 },
				{ "mcsbw405ghpo", "0xFC764100", 0 },
				{ "mcsbw405glpo", "0xEC30000", 0 },
				{ "mcsbw405gmpo", "0xEC300000", 0 },
				{ "mcsbw805ghpo", "0xFDA86420", 0 },
				{ "mcsbw805glpo", "0xFCA86400", 0 },
				{ "mcsbw805gmpo", "0xFDA86420", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "measpower", "0x7f", 0 },
				{ "measpower1", "0x7f", 0 },
				{ "measpower2", "0x7f", 0 },
				{ "noiselvl5ga0", "31,31,31,31", 0 },
				{ "noiselvl5ga1", "31,31,31,31", 0 },
				{ "noiselvl5ga2", "31,31,31,31", 0 },
				{ "ofdm5glpo", "0", 0 },
				{ "ofdm5ghpo", "0xB975300", 0 },
				{ "pa5ga0", "0xff7a,0x16a9,0xfd4b,0xff6e,0x1691,0xfd47,0xff7e,0x17b8,0xfd37,0xff82,0x17fb,0xfd3a", 0 },
				{ "pa5ga1", "0xff66,0x1519,0xfd65,0xff72,0x15ff,0xfd56,0xff7f,0x16ee,0xfd4b,0xffad,0x174b,0xfd81", 0 },
				{ "pa5ga2", "0xff76,0x168e,0xfd50,0xff75,0x16d0,0xfd4b,0xff86,0x17fe,0xfd39,0xff7e,0x1810,0xfd31", 0 },
				{ "papdcap5g", "0", 0 },
				{ "pcieingress_war", "15", 0 },
				{ "pdgain5g", "10", 0 },
				{ "pdoffset40ma0", "12834", 0 },
				{ "pdoffset40ma1", "12834", 0 },
				{ "pdoffset40ma2", "12834", 0 },
				{ "pdoffset80ma0", "256", 0 },
				{ "pdoffset80ma1", "256", 0 },
				{ "pdoffset80ma2", "256", 0 },
				{ "phycal_tempdelta", "255", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				//{ "regrev", "27", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr5ga0", "63,63,63,63", 0 },
				{ "rxgainerr5ga1", "31,31,31,31", 0 },
				{ "rxgainerr5ga2", "31,31,31,31", 0 },
				{ "rxgains5gelnagaina0", "3", 0 },
				{ "rxgains5gelnagaina1", "3", 0 },
				{ "rxgains5gelnagaina2", "3", 0 },
				{ "rxgains5ghelnagaina0", "7", 0 },
				{ "rxgains5ghelnagaina1", "7", 0 },
				{ "rxgains5ghelnagaina2", "7", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "15", 0 },
				{ "rxgains5ghtrisoa1", "15", 0 },
				{ "rxgains5ghtrisoa2", "15", 0 },
				{ "rxgains5gmelnagaina0", "7", 0 },
				{ "rxgains5gmelnagaina1", "7", 0 },
				{ "rxgains5gmelnagaina2", "7", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "15", 0 },
				{ "rxgains5gmtrisoa1", "15", 0 },
				{ "rxgains5gmtrisoa2", "15", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "6", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrisoa2", "6", 0 },
				{ "sar5g", "15", 0 },
				{ "sb20in40hrpo", "0", 0 },
				{ "sb20in40lrpo", "0", 0 },
				{ "sb20in80and160hr5ghpo", "0", 0 },
				{ "sb20in80and160hr5glpo", "0", 0 },
				{ "sb20in80and160hr5gmpo", "0", 0 },
				{ "sb20in80and160lr5ghpo", "0", 0 },
				{ "sb20in80and160lr5glpo", "0", 0 },
				{ "sb20in80and160lr5gmpo", "0", 0 },
				{ "sb40and80hr5ghpo", "0", 0 },
				{ "sb40and80hr5glpo", "0", 0 },
				{ "sb40and80hr5gmpo", "0", 0 },
				{ "sb40and80lr5ghpo", "0", 0 },
				{ "sb40and80lr5glpo", "0", 0 },
				{ "sb40and80lr5gmpo", "0", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempoffset", "255", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "temps_hysteresis", "15", 0 },
				{ "temps_period", "15", 0 },
				{ "tempthresh", "120", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "xtalfreq", "65535", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(r6250_pci_1_1_params, "pci/1/1/%s");
			set_defaults(r6250_pci_2_1_params, "pci/2/1/%s");
		}
		if (!nvram_get_int("caldata_ready")) { /* last step: set router specific cal data if not yet applied */
			setcaldata();
			nvram_set("caldata_ready", "1");
		}
		break;
	case MODEL_AC1450:
		mfr = "Netgear";
		name = "AC1450";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_invert", "1");
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* disable second *fake* LAN interface */
			nvram_unset("et1macaddr");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap", "3");
			nvram_set("wl0_chanspec", "6u");
			nvram_set("wl0_channel", "6");
			nvram_set("wl0_nbw", "40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw", "80");
			nvram_set("wl1_nbw_cap", "3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			/* misc wifi settings */
			nvram_set("wl0_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

			struct nvram_tuple ac1450_pci_1_1_params[] = {
				/* 2.4 GHz defaults */
				{ "ag0", "0", 0 },
				{ "ag1", "0", 0 },
				{ "ag2", "0", 0 },
				{ "aa2g", "7", 0 },
				{ "antswitch", "0", 0 },
				{ "antswctl2g", "0", 0 },
				{ "boardflags", "0x80003200", 0 },
				{ "boardflags2", "0x4100000", 0 },
				{ "boardvendor", "0x14e4", 0 },
				//{ "ccode", "Q2", 0 },
				{ "cckbw202gpo", "0", 0 },
				{ "cckbw20ul2gpo", "0", 0 },
				{ "devid", "0x4332", 0 },
				{ "elna2g", "2", 0 },
				{ "extpagain2g", "1", 0 },
				{ "maxp2ga0", "0x66", 0 },
				{ "maxp2ga1", "0x66", 0 },
				{ "maxp2ga2", "0x66", 0 },
				{ "mcs32po", "0x8", 0 },
				{ "mcsbw20ul2gpo", "0xCA862222", 0 },
				{ "mcsbw202gpo", "0xCA862222", 0 },
				{ "mcsbw402gpo", "0xECA86222", 0 },
				{ "pa2gw0a0", "0xFE9D", 0 },
				{ "pa2gw0a1", "0xFE93", 0 },
				{ "pa2gw0a2", "0xFE77", 0 },
				{ "pa2gw2a0", "0xF9FA", 0 },
				{ "pa2gw2a1", "0xFA15", 0 },
				{ "pa2gw2a2", "0xF9DD", 0 },
				{ "pa2gw1a0", "0x191B", 0 },
				{ "pa2gw1a1", "0x18BC", 0 },
				{ "pa2gw1a2", "0x18B9", 0 },
				{ "pdetrange2g", "3", 0 },
				//{ "regrev", "12", 0 },
				{ "rxchain", "7", 0 },
				{ "ledbh12", "11", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh2", "14", 0 },
				{ "ledbh3", "1", 0 }, /* DD-WRT 11 */
				{ "leddc", "0xFFFF", 0 },
				{ "legofdmbw202gpo", "0xCA862222", 0 },
				{ "legofdmbw20ul2gpo", "0xCA862222", 0 },
				{ "legofdm40duppo", "0x0", 0 },
				{ "sromrev", "9", 0 },
				{ "triso2g", "3", 0 },
				{ "tempthresh", "120", 0 },
				{ "tempoffset", "0", 0 },
				{ "tssipos2g", "1", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "xtalfreq", "20000", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple ac1450_pci_2_1_params[] = {
				/* 5 GHz module defaults */
				{ "aa5g", "7", 0 },
				{ "aga0", "71", 0 },
				{ "aga1", "133", 0 },
				{ "aga2", "133", 0 },
				{ "agbg0", "71", 0 },
				{ "agbg1", "71", 0 },
				{ "agbg2", "133", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x30000000", 0 },
				{ "boardflags2", "0x300002", 0 },
				{ "boardflags3", "0x0", 0 },
				{ "boardnum", "20771", 0 },
				{ "boardrev", "0x1402", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "boardtype", "0x621", 0 },
				//{ "ccode", "Q2", 0 },
				{ "devid", "0x43a2", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "epagain5g", "0", 0 },
				{ "femctrl", "3", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp5ga0", "102,102,102,102", 0 },
				{ "maxp5ga1", "102,102,102,102", 0 },
				{ "maxp5ga2", "102,102,102,102", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw205ghpo", "0xECA86400", 0 },
				{ "mcsbw205glpo", "0xECA86400", 0 },
				{ "mcsbw205gmpo", "0xECA86400", 0 },
				{ "mcsbw405ghpo", "0xECA86400", 0 },
				{ "mcsbw405glpo", "0xECA86400", 0 },
				{ "mcsbw405gmpo", "0xECA86400", 0 },
				{ "mcsbw805ghpo", "0xFEA86400", 0 },
				{ "mcsbw805glpo", "0xFEA86400", 0 },
				{ "mcsbw805gmpo", "0xFEA86400", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "measpower", "0x7f", 0 },
				{ "measpower1", "0x7f", 0 },
				{ "measpower2", "0x7f", 0 },
				{ "noiselvl5ga0", "31,31,31,31", 0 },
				{ "noiselvl5ga1", "31,31,31,31", 0 },
				{ "noiselvl5ga2", "31,31,31,31", 0 },
				{ "pa5ga0", "0xFF28,0x19CC,0xFCB0,0xFF50,0x1AD0,0xFCE0,0xFF50,0x1B6F,0xFCD0,0xFF58,0x1BB9,0xFCD0", 0 },
				{ "pa5ga1", "0xFF36,0x1AAD,0xFCBD,0xFF50,0x1AF7,0xFCE0,0xFF50,0x1B5B,0xFCD8,0xFF58,0x1B8F,0xFCD0", 0 },
				{ "pa5ga2", "0xFF40,0x1A1F,0xFCDA,0xFF48,0x1A5D,0xFCE8,0xFF35,0x1A2D,0xFCCA,0xFF3E,0x1A2B,0xFCD0", 0 },
				{ "papdcap5g", "0", 0 },
				{ "pcieingress_war", "15", 0 },
				{ "pdgain5g", "4", 0 },
				{ "pdoffset40ma0", "4369", 0 },
				{ "pdoffset40ma1", "4369", 0 },
				{ "pdoffset40ma2", "4369", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				{ "phycal_tempdelta", "255", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				//{ "regrev", "12", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr5ga0", "63,63,63,63", 0 },
				{ "rxgainerr5ga1", "31,31,31,31", 0 },
				{ "rxgainerr5ga2", "31,31,31,31", 0 },
				{ "rxgains5gelnagaina0", "1", 0 },
				{ "rxgains5gelnagaina1", "1", 0 },
				{ "rxgains5gelnagaina2", "1", 0 },
				{ "rxgains5ghelnagaina0", "2", 0 },
				{ "rxgains5ghelnagaina1", "2", 0 },
				{ "rxgains5ghelnagaina2", "3", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "5", 0 },
				{ "rxgains5ghtrisoa1", "4", 0 },
				{ "rxgains5ghtrisoa2", "4", 0 },
				{ "rxgains5gmelnagaina0", "2", 0 },
				{ "rxgains5gmelnagaina1", "2", 0 },
				{ "rxgains5gmelnagaina2", "3", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "5", 0 },
				{ "rxgains5gmtrisoa1", "4", 0 },
				{ "rxgains5gmtrisoa2", "4", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "7", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrisoa2", "5", 0 },
				{ "sar5g", "15", 0 },
				{ "sb20in40hrpo", "0", 0 },
				{ "sb20in40lrpo", "0", 0 },
				{ "sb20in80and160hr5ghpo", "0", 0 },
				{ "sb20in80and160hr5glpo", "0", 0 },
				{ "sb20in80and160hr5gmpo", "0", 0 },
				{ "sb20in80and160lr5ghpo", "0", 0 },
				{ "sb20in80and160lr5glpo", "0", 0 },
				{ "sb20in80and160lr5gmpo", "0", 0 },
				{ "sb40and80hr5ghpo", "0", 0 },
				{ "sb40and80hr5glpo", "0", 0 },
				{ "sb40and80hr5gmpo", "0", 0 },
				{ "sb40and80lr5ghpo", "0", 0 },
				{ "sb40and80lr5glpo", "0", 0 },
				{ "sb40and80lr5gmpo", "0", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempoffset", "255", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "temps_hysteresis", "15", 0 },
				{ "temps_period", "15", 0 },
				{ "tempthresh", "120", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "xtalfreq", "40000", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(ac1450_pci_1_1_params, "pci/1/1/%s");
			set_defaults(ac1450_pci_2_1_params, "pci/2/1/%s");
		}
		if (!nvram_get_int("caldata_ready")) { /* last step: set router specific cal data if not yet applied */
			setcaldata();
			nvram_set("caldata_ready", "1");
		}
		break;
	case MODEL_R6300v2:
		mfr = "Netgear";
		name = "R6300v2";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_invert", "1");
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* disable second *fake* LAN interface */
			nvram_unset("et1macaddr");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			/* misc wifi settings */
			nvram_set("wl0_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

			struct nvram_tuple r6300v2_pci_1_1_params[] = {
				/* 2.4 GHz defaults */
				{ "ag0", "0", 0 },
				{ "ag1", "0", 0 },
				{ "ag2", "0", 0 },
				{ "aa2g", "7", 0 },
				{ "antswitch", "0", 0 },
				{ "antswctl2g", "0", 0 },
				{ "boardflags", "0x80003200", 0 },
				{ "boardflags2", "0x4100000", 0 },
				{ "boardvendor", "0x14e4", 0 },
				//{ "ccode", "Q2", 0 },
				{ "cckbw202gpo", "0", 0 },
				{ "cckbw20ul2gpo", "0", 0 },
				{ "devid", "0x4332", 0 },
				{ "elna2g", "2", 0 },
				{ "extpagain2g", "1", 0 },
				{ "maxp2ga0", "0x66", 0 },
				{ "maxp2ga1", "0x66", 0 },
				{ "maxp2ga2", "0x66", 0 },
				{ "mcs32po", "0x8", 0 },
				{ "mcsbw20ul2gpo", "0xCA862222", 0 },
				{ "mcsbw202gpo", "0xCA862222", 0 },
				{ "mcsbw402gpo", "0xECA86222", 0 },
				{ "pa2gw0a0", "0xFEB4", 0 },
				{ "pa2gw0a1", "0xFEBC", 0 },
				{ "pa2gw0a2", "0xFEA9", 0 },
				{ "pa2gw2a0", "0xF9EE", 0 },
				{ "pa2gw2a1", "0xFA05", 0 },
				{ "pa2gw2a2", "0xFA03", 0 },
				{ "pa2gw1a0", "0x1A37", 0 },
				{ "pa2gw1a1", "0x1A0B", 0 },
				{ "pa2gw1a2", "0x19F2", 0 },
				{ "pdetrange2g", "3", 0 },
				//{ "regrev", "12", 0 },
				{ "rxchain", "7", 0 },
				{ "ledbh12", "11", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh2", "14", 0 },
				{ "ledbh3", "1", 0 },
				{ "leddc", "0xFFFF", 0 },
				{ "legofdmbw202gpo", "0xCA862222", 0 },
				{ "legofdmbw20ul2gpo", "0xCA862222", 0 },
				{ "legofdm40duppo", "0x0", 0 },
				{ "sromrev", "9", 0 },
				{ "triso2g", "3", 0 },
				{ "tempthresh", "120", 0 },
				{ "tempoffset", "0", 0 },
				{ "tssipos2g", "1", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "xtalfreq", "20000", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple r6300v2_pci_2_1_params[] = {
				/* 5 GHz module defaults */
				{ "aa5g", "7", 0 },
				{ "aga0", "71", 0 },
				{ "aga1", "133", 0 },
				{ "aga2", "133", 0 },
				{ "agbg0", "71", 0 },
				{ "agbg1", "71", 0 },
				{ "agbg2", "133", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x30000000", 0 },
				{ "boardflags2", "0x300002", 0 },
				{ "boardflags3", "0x0", 0 },
				{ "boardnum", "20771", 0 },
				{ "boardrev", "0x1402", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "boardtype", "0x621", 0 },
				//{ "ccode", "Q2", 0 },
				{ "devid", "0x43a2", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "epagain5g", "0", 0 },
				{ "femctrl", "3", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp5ga0", "102,102,102,102", 0 },
				{ "maxp5ga1", "102,102,102,102", 0 },
				{ "maxp5ga2", "102,102,102,102", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw205ghpo", "0xECA86400", 0 },
				{ "mcsbw205glpo", "0xECA86400", 0 },
				{ "mcsbw205gmpo", "0xBA768600", 0 },
				{ "mcsbw405ghpo", "0xECA86400", 0 },
				{ "mcsbw405glpo", "0xECA86400", 0 },
				{ "mcsbw405gmpo", "0xECA86400", 0 },
				{ "mcsbw805ghpo", "0xFEA86400", 0 },
				{ "mcsbw805glpo", "0xFEA86400", 0 },
				{ "mcsbw805gmpo", "0xFEA86400", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "measpower", "0x7f", 0 },
				{ "measpower1", "0x7f", 0 },
				{ "measpower2", "0x7f", 0 },
				{ "noiselvl5ga0", "31,31,31,31", 0 },
				{ "noiselvl5ga1", "31,31,31,31", 0 },
				{ "noiselvl5ga2", "31,31,31,31", 0 },
				{ "pa5ga0", "0xFF39,0x1A55,0xFCC7,0xFF50,0x1AD0,0xFCE0,0xFF50,0x1B6F,0xFCD0,0xFF58,0x1BB9,0xFCD0", 0 },
				{ "pa5ga1", "0xFF36,0x1AAD,0xFCBD,0xFF50,0x1AF7,0xFCE0,0xFF50,0x1B5B,0xFCD8,0xFF58,0x1B8F,0xFCD0", 0 },
				{ "pa5ga2", "0xFF40,0x1A1F,0xFCDA,0xFF48,0x1A5D,0xFCE8,0xFF35,0x1A2D,0xFCCA,0xFF3E,0x1A2B,0xFCD0", 0 },
				{ "papdcap5g", "0", 0 },
				{ "pcieingress_war", "15", 0 },
				{ "pdgain5g", "4", 0 },
				{ "pdoffset40ma0", "4369", 0 },
				{ "pdoffset40ma1", "4369", 0 },
				{ "pdoffset40ma2", "4369", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				{ "phycal_tempdelta", "255", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				//{ "regrev", "12", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr5ga0", "63,63,63,63", 0 },
				{ "rxgainerr5ga1", "31,31,31,31", 0 },
				{ "rxgainerr5ga2", "31,31,31,31", 0 },
				{ "rxgains5gelnagaina0", "1", 0 },
				{ "rxgains5gelnagaina1", "1", 0 },
				{ "rxgains5gelnagaina2", "1", 0 },
				{ "rxgains5ghelnagaina0", "2", 0 },
				{ "rxgains5ghelnagaina1", "2", 0 },
				{ "rxgains5ghelnagaina2", "3", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "5", 0 },
				{ "rxgains5ghtrisoa1", "4", 0 },
				{ "rxgains5ghtrisoa2", "4", 0 },
				{ "rxgains5gmelnagaina0", "2", 0 },
				{ "rxgains5gmelnagaina1", "2", 0 },
				{ "rxgains5gmelnagaina2", "3", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "5", 0 },
				{ "rxgains5gmtrisoa1", "4", 0 },
				{ "rxgains5gmtrisoa2", "4", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "7", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrisoa2", "5", 0 },
				{ "sar5g", "15", 0 },
				{ "sb20in40hrpo", "0", 0 },
				{ "sb20in40lrpo", "0", 0 },
				{ "sb20in80and160hr5ghpo", "0", 0 },
				{ "sb20in80and160hr5glpo", "0", 0 },
				{ "sb20in80and160hr5gmpo", "0", 0 },
				{ "sb20in80and160lr5ghpo", "0", 0 },
				{ "sb20in80and160lr5glpo", "0", 0 },
				{ "sb20in80and160lr5gmpo", "0", 0 },
				{ "sb40and80hr5ghpo", "0", 0 },
				{ "sb40and80hr5glpo", "0", 0 },
				{ "sb40and80hr5gmpo", "0", 0 },
				{ "sb40and80lr5ghpo", "0", 0 },
				{ "sb40and80lr5glpo", "0", 0 },
				{ "sb40and80lr5gmpo", "0", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempoffset", "255", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "temps_hysteresis", "15", 0 },
				{ "temps_period", "15", 0 },
				{ "tempthresh", "120", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "xtalfreq", "40000", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(r6300v2_pci_1_1_params, "pci/1/1/%s");
			set_defaults(r6300v2_pci_2_1_params, "pci/2/1/%s");
		}
		if (!nvram_get_int("caldata_ready")) { /* last step: set router specific cal data if not yet applied */
			setcaldata();
			nvram_set("caldata_ready", "1");
		}
		break;
	case MODEL_R6400:
		mfr = "Netgear";
		name = "R6400";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* disable second *fake* LAN interface */
			nvram_unset("et1macaddr");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* enable usbX power supply by default */
			nvram_set("gpio0", "usbport1"); /* Ex.: this config is correct for R6400 / R6400v2 / R6700v3 / XR300 */

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			/* misc wifi settings */
			nvram_set("wl0_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

			struct nvram_tuple r6400_pci_1_1_params[] = {
				/* 2.4 GHz defaults */
				{ "aa2g", "7", 0 },
				{ "ag0", "0", 0 },
				{ "ag1", "0", 0 },
				{ "ag2", "0", 0 },
				{ "antswitch", "0", 0 },
				{ "antswctl2g", "0", 0 },
				{ "boardflags", "0x80003200", 0 },
				{ "boardflags2", "0x4100000", 0 },
				{ "boardvendor", "0x14e4", 0 },
				//{ "ccode", "Q2", 0 },
				{ "cckbw20ul2gpo", "0", 0 },
				{ "cckbw202gpo", "0", 0 },
				{ "devid", "0x4332", 0 },
				{ "elna2g", "2", 0 },
				{ "eu_edthresh1g", "-62", 0 },
				{ "extpagain2g", "1", 0 },
				{ "maxp2ga0", "0x60", 0 },
				{ "maxp2ga1", "0x60", 0 },
				{ "maxp2ga2", "0x60", 0 },
				{ "mcsbw20ul2gpo", "0x86522222", 0 },
				{ "mcsbw202gpo", "0x86522222", 0 },
				{ "mcsbw402gpo", "0xEEEEEEEE", 0 },
				{ "mcs32po", "0x8", 0 },
				{ "pa2gw0a0", "0xfe8c", 0 },
				{ "pa2gw0a1", "0xfea3", 0 },
				{ "pa2gw0a2", "0xfe94", 0 },
				{ "pa2gw1a0", "0x1950", 0 },
				{ "pa2gw1a1", "0x18f7", 0 },
				{ "pa2gw1a2", "0x192c", 0 },
				{ "pa2gw2a0", "0xf9f1", 0 },
				{ "pa2gw2a1", "0xfa2c", 0 },
				{ "pa2gw2a2", "0xfa17", 0 },
				{ "pdetrange2g", "3", 0 },
				{ "ledbh12", "11", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh1", "11", 0 },
				{ "ledbh2", "11", 0 },
				{ "ledbh3", "11", 0 },
				{ "leddc", "0xFFFF", 0 },
				{ "legofdmbw202gpo", "0x64200000", 0 },
				{ "legofdmbw20ul2gpo", "0x64200000", 0 },
				{ "legofdm40duppo", "0x0", 0 },
				{ "rpcal2g", "0x0", 0 },
				//{ "regrev", "996", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr2ga0", "12", 0 },
				{ "rxgainerr2ga1", "-1", 0 },
				{ "rxgainerr2ga2", "-1", 0 },
				{ "sromrev", "9", 0 },
				{ "triso2g", "3", 0 },
				{ "tssipos2g", "1", 0 },
				{ "tempthresh", "120", 0 },
				{ "tempoffset", "0", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "watchdog", "3000", 0 },
				{ "xtalfreq", "20000", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple r6400_pci_2_1_params[] = {
				/* 5 GHz module defaults */
				{ "aa5g", "7", 0 },
				{ "aga0", "71", 0 },
				{ "aga1", "133", 0 },
				{ "aga2", "133", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x30000000", 0 },
				{ "boardflags2", "0x300002", 0 },
				{ "boardflags3", "0x0", 0 },
				{ "boardvendor", "0x14e4", 0 },
				//{ "ccode", "Q2", 0 },
				{ "devid", "0x43a2", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "epagain5g", "0", 0 },
				{ "eu_edthresh5g", "-70", 0 },
				{ "femctrl", "3", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp5ga0", "88,106,106,106", 0 },
				{ "maxp5ga1", "88,106,106,106", 0 },
				{ "maxp5ga2", "88,106,106,106", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw205ghpo", "0x66558655", 0 },
				{ "mcsbw205glpo", "0x44448888", 0 },
				{ "mcsbw205gmpo", "0xECA86400", 0 },
				{ "mcsbw405ghpo", "0x76558600", 0 },
				{ "mcsbw405glpo", "0x11112222", 0 },
				{ "mcsbw405gmpo", "0xECA86400", 0 },
				{ "mcsbw805ghpo", "0x87669777", 0 },
				{ "mcsbw805glpo", "0x5555AAAA", 0 },
				{ "mcsbw805gmpo", "0xFEA86400", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "measpower", "0x7f", 0 },
				{ "measpower1", "0x7f", 0 },
				{ "measpower2", "0x7f", 0 },
				{ "noiselvl5ga0", "31,31,31,31", 0 },
				{ "noiselvl5ga1", "31,31,31,31", 0 },
				{ "noiselvl5ga2", "31,31,31,31", 0 },
				{ "pa5ga0", "0xff46,0x19de,0xfcdf,0xff48,0x19e9,0xfcdf,0xff4a,0x19be,0xfce6,0xff44,0x1991,0xfcea", 0 },
				{ "pa5ga1", "0xff44,0x19c5,0xfce4,0xff44,0x1991,0xfce9,0xff42,0x19e2,0xfcdf,0xff42,0x19f2,0xfcdb", 0 },
				{ "pa5ga2", "0xff48,0x19ca,0xfce9,0xff48,0x19a5,0xfceb,0xff44,0x19ea,0xfcdf,0xff46,0x19db,0xfce4", 0 },
				{ "papdcap5g", "0", 0 },
				{ "pcieingress_war", "15", 0 },
				{ "pdgain5g", "4", 0 },
				{ "pdoffset40ma0", "4369", 0 },
				{ "pdoffset40ma1", "4369", 0 },
				{ "pdoffset40ma2", "4369", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				{ "phycal_tempdelta", "255", 0 },
				{ "pwr_scale_1db", "1", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				//{ "regrev", "996", 0 },
				{ "rpcal5gb0", "0x65c8", 0 },
				{ "rpcal5gb1", "0", 0 },
				{ "rpcal5gb2", "0", 0 },
				{ "rpcal5gb3", "0x76f3", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr5ga0", "-1,0,4,3", 0 },
				{ "rxgainerr5ga1", "-4,-5,-6,-4", 0 },
				{ "rxgainerr5ga2", "-2,1,-5,-7", 0 },
				{ "rxgains5gelnagaina0", "1", 0 },
				{ "rxgains5gelnagaina1", "1", 0 },
				{ "rxgains5gelnagaina2", "1", 0 },
				{ "rxgains5ghelnagaina0", "2", 0 },
				{ "rxgains5ghelnagaina1", "2", 0 },
				{ "rxgains5ghelnagaina2", "3", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "5", 0 },
				{ "rxgains5ghtrisoa1", "4", 0 },
				{ "rxgains5ghtrisoa2", "4", 0 },
				{ "rxgains5gmelnagaina0", "2", 0 },
				{ "rxgains5gmelnagaina1", "2", 0 },
				{ "rxgains5gmelnagaina2", "3", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "5", 0 },
				{ "rxgains5gmtrisoa1", "4", 0 },
				{ "rxgains5gmtrisoa2", "4", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "7", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrisoa2", "5", 0 },
				{ "sar5g", "15", 0 },
				{ "sb20in40hrpo", "0", 0 },
				{ "sb20in40lrpo", "0", 0 },
				{ "sb20in80and160hr5ghpo", "0", 0 },
				{ "sb20in80and160hr5glpo", "0", 0 },
				{ "sb20in80and160hr5gmpo", "0", 0 },
				{ "sb20in80and160lr5ghpo", "0", 0 },
				{ "sb20in80and160lr5glpo", "0", 0 },
				{ "sb20in80and160lr5gmpo", "0", 0 },
				{ "sb40and80hr5ghpo", "0", 0 },
				{ "sb40and80hr5glpo", "0", 0 },
				{ "sb40and80hr5gmpo", "0", 0 },
				{ "sb40and80lr5ghpo", "0", 0 },
				{ "sb40and80lr5glpo", "0", 0 },
				{ "sb40and80lr5gmpo", "0", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempoffset", "255", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "temps_hysteresis", "15", 0 },
				{ "temps_period", "15", 0 },
				{ "tempthresh", "120", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "watchdog", "3000", 0 },
				{ "venid", "0x14e4", 0 },
				{ "xtalfreq", "65535", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(r6400_pci_1_1_params, "pci/1/1/%s");
			set_defaults(r6400_pci_2_1_params, "pci/2/1/%s");
		}
		if (!nvram_get_int("caldata_ready")) { /* last step: set router specific cal data if not yet applied */
			setcaldata();
			nvram_set("caldata_ready", "1");
		}
		break;
	case MODEL_R6400v2:
	case MODEL_R6700v3:
	case MODEL_XR300:
		mfr = "Netgear";
		name = nvram_match("board_id", "U12H332T78_NETGEAR") ? "XR300" : nvram_match("board_id", "U12H332T77_NETGEAR") ? "R6700v3" : "R6400v2";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* disable *fake* LAN interfaces */
			nvram_unset("et1macaddr");
			nvram_unset("et2macaddr");
			nvram_unset("et3macaddr");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* enable usbX power supply by default */
			nvram_set("gpio0", "usbport1"); /* Ex.: this config is correct for R6400 / R6400v2 / R6700v3 / XR300 */

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			/* misc wifi settings */
			nvram_set("wl0_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

			struct nvram_tuple r6400v2_pci_1_1_params[] = {
				/* 2.4 GHz defaults */
				{ "aa2g", "7", 0 },
				{ "ag0", "0", 0 },
				{ "ag1", "0", 0 },
				{ "ag2", "0", 0 },
				{ "antswctl2g", "0", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags2", "0x00108000", 0 },
				{ "boardflags", "0x80001a00", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "cckbw20ul2gpo", "0", 0 },
				{ "cckbw202gpo", "0", 0 },
				{ "devid", "0x4332", 0 },
				{ "elna2g", "2", 0 },
				{ "eu_edthresh1g", "-62", 0 },
				{ "extpagain2g", "0", 0 },
				{ "ledbh0", "11", 0 },
				{ "ledbh1", "11", 0 },
				{ "ledbh2", "11", 0 },
				{ "ledbh3", "11", 0 },
				{ "leddc", "0xFFFF", 0 },
				{ "legofdm40duppo", "0x0", 0 },
				{ "legofdmbw20ul2gpo", "0x64200000", 0 },
				{ "legofdmbw202gpo", "0x64200000", 0 },
				{ "maxp2ga0", "0x60", 0 },
				{ "maxp2ga1", "0x60", 0 },
				{ "maxp2ga2", "0x60", 0 },
				{ "mcs32po", "0x8", 0 },
				{ "mcsbw20ul2gpo", "0x86520000", 0 },
				{ "mcsbw202gpo", "0x86520000", 0 },
				{ "mcsbw402gpo", "0xEEEEEEEE", 0 },
				{ "pa2gw0a0", "0xfe5c", 0 },
				{ "pa2gw0a1", "0xfe5c", 0 },
				{ "pa2gw0a2", "0xfe57", 0 },
				{ "pa2gw1a0", "0x1cea", 0 },
				{ "pa2gw1a1", "0x1cea", 0 },
				{ "pa2gw1a2", "0x1ca9", 0 },
				{ "pa2gw2a0", "0xf8e5", 0 },
				{ "pa2gw2a1", "0xf8e6", 0 },
				{ "pa2gw2a2", "0xf8dc", 0 },
				{ "pdetrange2g", "13", 0 },
				{ "phycal_tempdelta", "40", 0 },
				//{ "regrev", "827", 0 },
				{ "rpcal2g", "0x0", 0 },
				{ "rxchain", "7", 0 },
				{ "sromrev", "9", 0 },
				{ "tempoffset", "255", 0 },
				{ "temps_hysteresis", "5", 0 },
				{ "temps_period", "10", 0 },
				{ "tempthresh", "110", 0 },
				{ "triso2g", "3", 0 },
				{ "tssipos2g", "1", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "watchdog", "3000", 0 },
				{ "xtalfreq", "20000", 0 },
				{ 0, 0, 0 }
			};
			if (nvram_match("board_id", "U12H332T78_NETGEAR")) { /* If XR300 */
				nvram_set("pci/1/1/rxgainerr2ga0", "0x380c");
				nvram_set("pci/1/1/rxgainerr2ga1", "0x380c");
				nvram_set("pci/1/1/rxgainerr2ga2", "0x380c");
			}
			else {
				nvram_set("pci/1/1/rxgainerr2ga0", "0x4811");
				nvram_set("pci/1/1/rxgainerr2ga1", "0x4811");
				nvram_set("pci/1/1/rxgainerr2ga2", "0x4811");
			}

			struct nvram_tuple r6400v2_pci_2_1_params[] = {
				/* 5 GHz module defaults */
				{ "aa5g", "7", 0 },
				{ "aga0", "71", 0 },
				{ "aga1", "133", 0 },
				{ "aga2", "133", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags2", "0x300002", 0 },
				{ "boardflags3", "0x0", 0 },
				{ "boardflags", "0x30000000", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "devid", "0x43a2", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "epagain5g", "0", 0 },
				{ "eu_edthresh5g", "-70", 0 },
				{ "femctrl", "6", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp5ga0", "106,106,106,106", 0 },
				{ "maxp5ga1", "106,106,106,106", 0 },
				{ "maxp5ga2", "106,106,106,106", 0 },
				{ "mcsbw205ghpo", "0x66558600", 0 },
				{ "mcsbw205glpo", "0x0", 0 },
				{ "mcsbw205gmpo", "0x0", 0 },
				{ "mcsbw405ghpo", "0x76558600", 0 },
				{ "mcsbw405glpo", "0x0", 0 },
				{ "mcsbw405gmpo", "0x0", 0 },
				{ "mcsbw805ghpo", "0x87659000", 0 },
				{ "mcsbw805glpo", "0x0", 0 },
				{ "mcsbw805gmpo", "0x0", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "measpower1", "0x7f", 0 },
				{ "measpower2", "0x7f", 0 },
				{ "measpower", "0x7f", 0 },
				{ "pa5ga0", "0xff46,0x19de,0xfcdc,0xff48,0x1be9,0xfcb1,0xff4a,0x1c3e,0xfcac,0xff44,0x1b91,0xfcb8", 0 },
				{ "pa5ga1", "0xff44,0x1945,0xfcee,0xff44,0x1b91,0xfcba,0xff42,0x1b62,0xfcbb,0xff42,0x1bf2,0xfca9", 0 },
				{ "pa5ga2", "0xff48,0x19ca,0xfce8,0xff48,0x1b25,0xfcc8,0xff44,0x1b6a,0xfcbb,0xff46,0x1bdb,0xfcb4", 0 },
				{ "papdcap5g", "0", 0 },
				{ "pcieingress_war", "15", 0 },
				{ "pdgain5g", "4", 0 },
				{ "pdoffset40ma0", "4369", 0 },
				{ "pdoffset40ma1", "4369", 0 },
				{ "pdoffset40ma2", "4369", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				{ "phycal_tempdelta", "40", 0 },
				{ "pwr_scale_1db", "1", 0 },
				//{ "regrev", "827", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr5ga2", "1,0,0,-2", 0 },
				{ "rxgains5gelnagaina0", "3", 0 },
				{ "rxgains5gelnagaina1", "4", 0 },
				{ "rxgains5gelnagaina2", "3", 0 },
				{ "rxgains5ghelnagaina0", "3", 0 },
				{ "rxgains5ghelnagaina1", "4", 0 },
				{ "rxgains5ghelnagaina2", "3", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "5", 0 },
				{ "rxgains5ghtrisoa1", "5", 0 },
				{ "rxgains5ghtrisoa2", "5", 0 },
				{ "rxgains5gmelnagaina0", "3", 0 },
				{ "rxgains5gmelnagaina1", "4", 0 },
				{ "rxgains5gmelnagaina2", "3", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "5", 0 },
				{ "rxgains5gmtrisoa1", "5", 0 },
				{ "rxgains5gmtrisoa2", "5", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "5", 0 },
				{ "rxgains5gtrisoa1", "5", 0 },
				{ "rxgains5gtrisoa2", "5", 0 },
				{ "sar5g", "15", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "tempoffset", "255", 0 },
				{ "temps_hysteresis", "5", 0 },
				{ "temps_period", "10", 0 },
				{ "tempthresh", "110", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "watchdog", "3000", 0 },
				{ "xtalfreq", "65535", 0 },
				{ 0, 0, 0 }
			};
			if (nvram_match("board_id", "U12H332T78_NETGEAR")) { /* If XR300 */
				nvram_set("pci/2/1/rpcal5gb0", "0x2706");
				nvram_set("pci/2/1/rpcal5gb1", "0x3201");
				nvram_set("pci/2/1/rpcal5gb2", "0x2a01");
				nvram_set("pci/2/1/rpcal5gb3", "0x380c");
				nvram_set("pci/2/1/rxgainerr5ga0", "2,0,0,1");
				nvram_set("pci/2/1/rxgainerr5ga1", "-1,0,0,-8");
			}
			else {
				nvram_set("pci/2/1/rpcal5gb0", "0x4e17");
				nvram_set("pci/2/1/rpcal5gb1", "0x5113");
				nvram_set("pci/2/1/rpcal5gb2", "0x3c0b");
				nvram_set("pci/2/1/rpcal5gb3", "0x4811");
				nvram_set("pci/2/1/rxgainerr5ga0", "4,0,0,5");
				nvram_set("pci/2/1/rxgainerr5ga1", "-5,0,0,-4");
			}

			set_defaults(r6400v2_pci_1_1_params, "pci/1/1/%s");
			set_defaults(r6400v2_pci_2_1_params, "pci/2/1/%s");
		}
		if (!nvram_get_int("caldata_ready")) { /* last step: set router specific cal data if not yet applied */
			setcaldata();
			nvram_set("caldata_ready", "1");
		}
		break;
	case MODEL_R6700v1:
	case MODEL_R6900:
	case MODEL_R7000:
		mfr = "Netgear";
		name = nvram_match("board_id", "U12H270T00_NETGEAR") ? "R7000" : nvram_match("board_id", "U12H270T11_NETGEAR") ? "R6900" : "R6700v1";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* disable second *fake* LAN interface */
			nvram_unset("et1macaddr");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			struct nvram_tuple r7000_pci_1_1_params[] = {
				/* 2.4 GHz defaults */
				{ "aa2g", "7", 0 },
				{ "agbg0", "0", 0 },
				{ "agbg1", "0", 0 },
				{ "agbg2", "0", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x1000", 0 },
				{ "boardflags2", "0x100002", 0 },
				{ "boardflags3", "0x10000003", 0 },
				{ "boardnum", "57359", 0 },
				{ "boardrev", "0x1150", 0 },
				{ "boardtype", "0x661", 0 },
				{ "boardvendor", "0x14E4", 0 },
				{ "cckbw202gpo", "0", 0 },
				{ "cckbw20ul2gpo", "0", 0 },
				{ "devid", "0x43a1", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "dot11agofdmhrbw202gpo", "0xCA86", 0 },
				{ "epagain2g", "0", 0 },
				{ "femctrl", "3", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp2ga0", "106", 0 },
				{ "maxp2ga1", "106", 0 },
				{ "maxp2ga2", "106", 0 },
				{ "mcsbw202gpo", "0xA976A600", 0 },
				{ "mcsbw402gpo", "0xA976A600", 0 },
				{ "measpower", "0x7f", 0 },
				{ "measpower1", "0x7f", 0 },
				{ "measpower2", "0x7f", 0 },
				{ "noiselvl2ga0", "31", 0 },
				{ "noiselvl2ga1", "31", 0 },
				{ "noiselvl2ga2", "31", 0 },
				{ "ofdmlrbw202gpo", "0", 0 },
				{ "pa2ga0", "0xFF32,0x1C30,0xFCA3", 0 },
				{ "pa2ga1", "0xFF35,0x1BE3,0xFCB0", 0 },
				{ "pa2ga2", "0xFF33,0x1BE1,0xFCB0", 0 },
				{ "papdcap2g", "0", 0 },
				{ "pdgain2g", "14", 0 },
				{ "pdoffset2g40ma0", "15", 0 },
				{ "pdoffset2g40ma1", "15", 0 },
				{ "pdoffset2g40ma2", "15", 0 },
				{ "pdoffset2g40mvalid", "1", 0 },
				{ "pdoffset40ma0", "0", 0 },
				{ "pdoffset40ma1", "0", 0 },
				{ "pdoffset40ma2", "0", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				//{ "regrev", "53", 0 },
				{ "rpcal2g", "0x3ef", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr2ga0", "63", 0 },
				{ "rxgainerr2ga1", "31", 0 },
				{ "rxgainerr2ga2", "31", 0 },
				{ "rxgains2gelnagaina0", "3", 0 },
				{ "rxgains2gelnagaina1", "3", 0 },
				{ "rxgains2gelnagaina2", "3", 0 },
				{ "rxgains2gtrelnabypa0", "1", 0 },
				{ "rxgains2gtrelnabypa1", "1", 0 },
				{ "rxgains2gtrelnabypa2", "1", 0 },
				{ "rxgains2gtrisoa0", "7", 0 },
				{ "rxgains2gtrisoa1", "7", 0 },
				{ "rxgains2gtrisoa2", "7", 0 },
				{ "sar2g", "18", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "subvid", "0x14e4", 0 },
				{ "tssifloor2g", "0x3ff", 0 },
				{ "temps_period", "5", 0 },
				{ "tempthresh", "120", 0 },
				{ "tempoffset", "0", 0 },
				{ "tssiposslope2g", "1", 0 },
				{ "tworangetssi2g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "xtalfreq", "65535", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple r7000_pci_2_1_params[] = {
				/* 5 GHz module defaults */
				{ "aa5g", "0", 0 },
				{ "aga0", "0", 0 },
				{ "aga1", "0", 0 },
				{ "aga2", "0", 0 },
				{ "agbg0", "0", 0 },
				{ "agbg1", "0", 0 },
				{ "agbg2", "0", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x30000000", 0 },
				{ "boardflags2", "0x300002", 0 },
				{ "boardflags3", "0x10000000", 0 },
				{ "boardnum", "20507", 0 },
				{ "boardrev", "0x1451", 0 },
				{ "boardtype", "0x621", 0 },
				{ "devid", "0x43a2", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "epagain5g", "0", 0 },
				{ "femctrl", "3", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp5ga0", "106,106,106,106", 0 },
				{ "maxp5ga1", "106,106,106,106", 0 },
				{ "maxp5ga2", "106,106,106,106", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw205ghpo", "0xBA768600", 0 },
				{ "mcsbw205glpo", "0xBA768600", 0 },
				{ "mcsbw205gmpo", "0xBA768600", 0 },
				{ "mcsbw405ghpo", "0xBA768600", 0 },
				{ "mcsbw405glpo", "0xBA768600", 0 },
				{ "mcsbw405gmpo", "0xBA768600", 0 },
				{ "mcsbw805ghpo", "0xBA768600", 0 },
				{ "mcsbw805glpo", "0xBA768600", 0 },
				{ "mcsbw805gmpo", "0xBA768600", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "measpower", "0x7f", 0 },
				{ "measpower1", "0x7f", 0 },
				{ "measpower2", "0x7f", 0 },
				{ "noiselvl5ga0", "31,31,31,31", 0 },
				{ "noiselvl5ga1", "31,31,31,31", 0 },
				{ "noiselvl5ga2", "31,31,31,31", 0 },
				{ "pa5ga0", "0xFF4C,0x1808,0xFD1B,0xFF4C,0x18CF,0xFD0C,0xFF4A,0x1920,0xFD08,0xFF4C,0x1949,0xFCF6", 0 },
				{ "pa5ga1", "0xFF4A,0x18AC,0xFD0B,0xFF44,0x1904,0xFCFF,0xFF56,0x1A09,0xFCFC,0xFF4F,0x19AB,0xFCEF", 0 },
				{ "pa5ga2", "0xFF4C,0x1896,0xFD11,0xFF43,0x192D,0xFCF5,0xFF50,0x19EE,0xFCF1,0xFF52,0x19C6,0xFCF1", 0 },
				{ "papdcap5g", "0", 0 },
				{ "pdgain5g", "4", 0 },
				{ "pdoffset40ma0", "4369", 0 },
				{ "pdoffset40ma1", "4369", 0 },
				{ "pdoffset40ma2", "4369", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				{ "phycal_tempdelta", "255", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				//{ "regrev", "53", 0 },
				{ "rpcal5gb0", "0x7005", 0 },
				{ "rpcal5gb1", "0x8403", 0 },
				{ "rpcal5gb2", "0x6ff9", 0 },
				{ "rpcal5gb3", "0x8509", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr5ga0", "63,63,63,63", 0 },
				{ "rxgainerr5ga1", "31,31,31,31", 0 },
				{ "rxgainerr5ga2", "31,31,31,31", 0 },
				{ "rxgains5gelnagaina0", "4", 0 },
				{ "rxgains5gelnagaina1", "4", 0 },
				{ "rxgains5gelnagaina2", "4", 0 },
				{ "rxgains5ghelnagaina0", "3", 0 },
				{ "rxgains5ghelnagaina1", "3", 0 },
				{ "rxgains5ghelnagaina2", "4", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "5", 0 },
				{ "rxgains5ghtrisoa1", "4", 0 },
				{ "rxgains5ghtrisoa2", "4", 0 },
				{ "rxgains5gmelnagaina0", "3", 0 },
				{ "rxgains5gmelnagaina1", "4", 0 },
				{ "rxgains5gmelnagaina2", "4", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "5", 0 },
				{ "rxgains5gmtrisoa1", "4", 0 },
				{ "rxgains5gmtrisoa2", "4", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "7", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrisoa2", "5", 0 },
				{ "sar5g", "15", 0 },
				{ "sb20in40hrpo", "0", 0 },
				{ "sb20in40lrpo", "0", 0 },
				{ "sb20in80and160hr5ghpo", "0", 0 },
				{ "sb20in80and160hr5glpo", "0", 0 },
				{ "sb20in80and160hr5gmpo", "0", 0 },
				{ "sb20in80and160lr5ghpo", "0", 0 },
				{ "sb20in80and160lr5glpo", "0", 0 },
				{ "sb20in80and160lr5gmpo", "0", 0 },
				{ "sb40and80hr5ghpo", "0", 0 },
				{ "sb40and80hr5glpo", "0", 0 },
				{ "sb40and80hr5gmpo", "0", 0 },
				{ "sb40and80lr5ghpo", "0", 0 },
				{ "sb40and80lr5glpo", "0", 0 },
				{ "sb40and80lr5gmpo", "0", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "subvid", "0x14e4", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempoffset", "255", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "temps_hysteresis", "15", 0 },
				{ "temps_period", "15", 0 },
				{ "tempthresh", "120", 0 },
				{ "tssifloor5g", "0x3ff,0x3ff,0x3ff,0x3ff", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "xtalfreq", "65535", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(r7000_pci_1_1_params, "pci/1/1/%s");
			set_defaults(r7000_pci_2_1_params, "pci/2/1/%s");
		}
		if (!nvram_get_int("caldata_ready")) { /* last step: set router specific cal data if not yet applied */
			setcaldata();
			nvram_set("caldata_ready", "1");
		}
		break;
	case MODEL_EX7000:
		mfr = "Netgear";
		name = "EX7000";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* disable second *fake* LAN interface - just in case! */
			nvram_unset("et1macaddr");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G (do not use the same MAC address like for LAN) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");

			/* set devpath (device path) for wl driver */
			nvram_set("devpath0", "pci/1/1/");
			nvram_set("devpath1", "pci/2/1/");

			struct nvram_tuple ex7000_0_params[] = {
				/* 2.4 GHz defaults */
				{ "aa2g", "7" , 0 },
				{ "agbg0", "0x0" , 0 },
				{ "agbg1", "0x0" , 0 },
				{ "agbg2", "0x0" , 0 },
				{ "antswitch", "0" , 0 },
				{ "boardflags2", "0x2" , 0 },
				{ "boardflags3", "0x4000001" , 0 },
				{ "boardflags", "0x1000" , 0 },
				{ "boardrev", "0x1421" , 0 },
				{ "boardvendor", "0x14e4" , 0 },
				{ "cckbw20ul2gpo", "0" , 0 },
				{ "cckbw202gpo", "0" , 0 },
				//{ "ccode", "E0" , 0 }, /* use FT default SG 12 */
				{ "devid", "0x43a1" , 0 },
				{ "dot11agduphrpo", "0" , 0 },
				{ "dot11agduplrpo", "0" , 0 },
				{ "dot11agofdmhrbw202gpo", "0xAECA" , 0 },
				{ "epagain2g", "0" , 0 },
				{ "femctrl", "6" , 0 },
				{ "gainctrlsph", "0" , 0 },
				{ "ledbh0", "11" , 0 },
				{ "ledbh1", "11" , 0 },
				{ "ledbh2", "11" , 0 },
				{ "ledbh3", "11" , 0 },
				{ "maxp2ga0", "106" , 0 },
				{ "maxp2ga1", "106" , 0 },
				{ "maxp2ga2", "106" , 0 },
				{ "mcsbw202gpo", "0xBA76A600" , 0 },
				{ "mcsbw402gpo", "0xBA76A600" , 0 },
				{ "ofdmlrbw202gpo", "0x6000" , 0 },
				{ "pa2ga0", "0xFF2C,0x1B59,0xFCAF" , 0 },
				{ "pa2ga1", "0xFF31,0x1B9A,0xFC9D" , 0 },
				{ "pa2ga2", "0xFF1F,0x1A53,0xFCB1" , 0 },
				{ "papdcap2g", "0" , 0 },
				{ "pdgain2g", "21" , 0 },
				{ "pdoffset2g40ma0", "15" , 0 },
				{ "pdoffset2g40ma1", "15" , 0 },
				{ "pdoffset2g40ma2", "15" , 0 },
				{ "pdoffset2g40mvalid", "1" , 0 },
				{ "pdoffset40ma0", "0" , 0 },
				{ "pdoffset40ma1", "0" , 0 },
				{ "pdoffset40ma2", "0" , 0 },
				{ "pdoffset80ma0", "0" , 0 },
				{ "pdoffset80ma1", "0" , 0 },
				{ "pdoffset80ma2", "0" , 0 },
				{ "phycal_tempdelta", "15" , 0 },
				{ "pwr_scale_1db", "1" , 0 },
				{ "rawtempsense", "0x1ff" , 0 },
				//{ "regrev", "39" , 0 }, /* use FT default SG 12 */
				//{ "rpcal2g", "0xfa02" , 0 }, /* EX7000 value from board_data */
				{ "rpcal2g", "0x3ef", 0 }, /* use R7000 rpcal2g default - will be changed with setcaldata() */
				{ "rxchain", "7" , 0 },
				{ "rxgainerr2ga0", "63" , 0 }, /* R7000 and EX7000 default value (same at board_data) - will be changed with setrxgainerrdata() */
				{ "rxgainerr2ga1", "31" , 0 }, /* R7000 and EX7000 default value (same at board_data) - will be changed with setrxgainerrdata() */
				{ "rxgainerr2ga2", "31" , 0 }, /* R7000 and EX7000 default value (same at board_data) - will be changed with setrxgainerrdata() */
				{ "rxgains2gelnagaina0", "3" , 0 },
				{ "rxgains2gelnagaina1", "3" , 0 },
				{ "rxgains2gelnagaina2", "3" , 0 },
				{ "rxgains2gtrelnabypa0", "1" , 0 },
				{ "rxgains2gtrelnabypa1", "1" , 0 },
				{ "rxgains2gtrelnabypa2", "1" , 0 },
				{ "rxgains2gtrisoa0", "3" , 0 },
				{ "rxgains2gtrisoa1", "3" , 0 },
				{ "rxgains2gtrisoa2", "3" , 0 },
				{ "sromrev", "11" , 0 },
				{ "tempcorrx", "0x3f" , 0 },
				{ "tempoffset", "255" , 0 },
				{ "temps_hysteresis", "5" , 0 },
				{ "temps_period", "5" , 0 },
				{ "tempsense_option", "0x3" , 0 },
				{ "tempsense_slope", "0xff" , 0 },
				{ "tempthresh", "120" , 0 },
				{ "tssiposslope2g", "1" , 0 },
				{ "tworangetssi2g", "0" , 0 },
				{ "txchain", "7" , 0 },
				{ "venvid", "0x14e4" , 0 },
				{ "xtalfreq", "40000" , 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple ex7000_1_params[] = {
				/* 5 GHz module defaults */
				{ "aa5g", "7" , 0 },
				{ "aga0", "0x0" , 0 },
				{ "aga1", "0x0" , 0 },
				{ "aga2", "0x0" , 0 },
				{ "antswitch", "0" , 0 },
				{ "boardflags2", "0x2" , 0 },
				{ "boardflags3", "0x1" , 0 },
				{ "boardflags", "0x30008000" , 0 },
				{ "boardrev", "0x1421" , 0 },
				{ "boardvendor", "0x14e4" , 0 },
				//{ "ccode", "E0" , 0 }, /* use FT default SG 12 */
				{ "devid", "0x43a2" , 0 },
				{ "dot11agduphrpo", "0" , 0 },
				{ "dot11agduplrpo", "0" , 0 },
				{ "dot11agofdmhrbw202gpo", "0x8764" , 0 },
				{ "epagain5g", "0" , 0 },
				{ "femctrl", "6" , 0 },
				{ "gainctrlsph", "0" , 0 },
				{ "ledbh0", "11" , 0 },
				{ "ledbh1", "11" , 0 },
				{ "ledbh2", "11" , 0 },
				{ "ledbh3", "11" , 0 },
				{ "maxp5ga0", "106,106,106,106" , 0 },
				{ "maxp5ga1", "106,106,106,106" , 0 },
				{ "maxp5ga2", "106,106,106,106" , 0 },
				{ "mcsbw205ghpo", "0xBA768600" , 0 },
				{ "mcsbw205glpo", "0xBA768600" , 0 },
				{ "mcsbw205gmpo", "0xBA768600" , 0 },
				{ "mcsbw405ghpo", "0xBA768600" , 0 },
				{ "mcsbw405glpo", "0xBA768600" , 0 },
				{ "mcsbw405gmpo", "0xBA768600" , 0 },
				{ "mcsbw805ghpo", "0xBA768888" , 0 },
				{ "mcsbw805glpo", "0xBA768600" , 0 },
				{ "mcsbw805gmpo", "0xBA768600" , 0 },
				{ "mcsbw1605ghpo", "0" , 0 },
				{ "mcsbw1605glpo", "0" , 0 },
				{ "mcsbw1605gmpo", "0" , 0 },
				{ "mcslr5ghpo", "0" , 0 },
				{ "mcslr5glpo", "0" , 0 },
				{ "mcslr5gmpo", "0" , 0 },
				{ "pa5ga0", "0xFF45,0x1D51,0xFC9C,0xFF43,0x1C9B,0xFCAA,0xFF47,0x1CE9,0xFC9D,0xFF48,0x1BD6,0xFCC3" , 0 },
				{ "pa5ga1", "0xFF41,0x1C09,0xFCB2,0xFF49,0x1CFA,0xFCA4,0xFF49,0x1D3F,0xFC95,0xFF48,0x1BD2,0xFCC3" , 0 },
				{ "pa5ga2", "0xFF24,0x1AC4,0xFCBD,0xFF44,0x1CA2,0xFCA9,0xFF4E,0x1CE6,0xFCB2,0xFF49,0x1B5D,0xFCD2" , 0 },
				{ "papdcap5g", "0" , 0 },
				{ "pdgain5g", "4" , 0 },
				{ "pdoffset40ma0", "0" , 0 },
				{ "pdoffset40ma1", "0" , 0 },
				{ "pdoffset40ma2", "0" , 0 },
				{ "pdoffset80ma0", "0" , 0 },
				{ "pdoffset80ma1", "0" , 0 },
				{ "pdoffset80ma2", "0" , 0 },
				{ "phycal_tempdelta", "15" , 0 },
				{ "pwr_scale_1db", "1" , 0 },
				{ "rawtempsense", "0x1ff" , 0 },
				//{ "regrev", "996" , 0 }, /* use FT default SG 12 */
				//{ "rpcal5gb0", "0x9568" , 0 }, /* EX7000 value from board_data */
				//{ "rpcal5gb1", "0x9f6b" , 0 }, /* EX7000 value from board_data */
				//{ "rpcal5gb2", "0xb176" , 0 }, /* EX7000 value from board_data */
				//{ "rpcal5gb3", "0xb184" , 0 }, /* EX7000 value from board_data */
				{ "rpcal5gb0", "0x7005", 0 }, /* use R7000 rpcal5g default - will be changed with setcaldata() */
				{ "rpcal5gb1", "0x8403", 0 }, /* use R7000 rpcal5g default - will be changed with setcaldata() */
				{ "rpcal5gb2", "0x6ff9", 0 }, /* use R7000 rpcal5g default - will be changed with setcaldata() */
				{ "rpcal5gb3", "0x8509", 0 }, /* use R7000 rpcal5g default - will be changed with setcaldata() */
				{ "rxchain", "7" , 0 },
				//{ "rxgainerr5ga0", "-9,63,63,-8" , 0 }, /* EX7000 value from board_data */
				//{ "rxgainerr5ga1", "2,31,31,2" , 0 },   /* EX7000 value from board_data */
				//{ "rxgainerr5ga2", "0,31,31,-3" , 0 },  /* EX7000 value from board_data */
				{ "rxgainerr5ga0", "63,63,63,63", 0 }, /* use R7000 rxgainerr5g default - will be changed with setrxgainerrdata() */
				{ "rxgainerr5ga1", "31,31,31,31", 0 }, /* use R7000 rxgainerr5g default - will be changed with setrxgainerrdata() */
				{ "rxgainerr5ga2", "31,31,31,31", 0 }, /* use R7000 rxgainerr5g default - will be changed with setrxgainerrdata() */
				{ "rxgains5gelnagaina0", "3" , 0 },
				{ "rxgains5gelnagaina1", "3" , 0 },
				{ "rxgains5gelnagaina2", "3" , 0 },
				{ "rxgains5ghelnagaina0", "3" , 0 },
				{ "rxgains5ghelnagaina1", "3" , 0 },
				{ "rxgains5ghelnagaina2", "3" , 0 },
				{ "rxgains5ghtrelnabypa0", "1" , 0 },
				{ "rxgains5ghtrelnabypa1", "1" , 0 },
				{ "rxgains5ghtrelnabypa2", "1" , 0 },
				{ "rxgains5ghtrisoa0", "3" , 0 },
				{ "rxgains5ghtrisoa1", "3" , 0 },
				{ "rxgains5ghtrisoa2", "3" , 0 },
				{ "rxgains5gmelnagaina0", "3" , 0 },
				{ "rxgains5gmelnagaina1", "3" , 0 },
				{ "rxgains5gmelnagaina2", "3" , 0 },
				{ "rxgains5gmtrelnabypa0", "1" , 0 },
				{ "rxgains5gmtrelnabypa1", "1" , 0 },
				{ "rxgains5gmtrelnabypa2", "1" , 0 },
				{ "rxgains5gmtrisoa0", "5" , 0 },
				{ "rxgains5gmtrisoa1", "3" , 0 },
				{ "rxgains5gmtrisoa2", "3" , 0 },
				{ "rxgains5gtrelnabypa0", "1" , 0 },
				{ "rxgains5gtrelnabypa1", "1" , 0 },
				{ "rxgains5gtrelnabypa2", "1" , 0 },
				{ "rxgains5gtrisoa0", "3" , 0 },
				{ "rxgains5gtrisoa1", "3" , 0 },
				{ "rxgains5gtrisoa2", "3" , 0 },
				{ "sromrev", "11" , 0 },
				{ "subband5gver", "0x4" , 0 },
				{ "tempcorrx", "0x3f" , 0 },
				{ "tempoffset", "255" , 0 },
				{ "temps_hysteresis", "5" , 0 },
				{ "temps_period", "5" , 0 },
				{ "tempsense_option", "0x3" , 0 },
				{ "tempsense_slope", "0xff" , 0 },
				{ "tempthresh", "120" , 0 },
				{ "tssiposslope5g", "1" , 0 },
				{ "tworangetssi5g", "0" , 0 },
				{ "txchain", "7" , 0 },
				{ "venid", "0x14e4" , 0 },
				{ "xtalfreq", "40000" , 0 },
				{ 0, 0, 0 }
			};

			set_defaults(ex7000_0_params, "0:%s");
			set_defaults(ex7000_1_params, "1:%s");
		}

		/* Enable ethernet switch - toggle bit 11 for all ports (0...4) from "Power-down" back to "Normal operation" */
		/* Power-down */
		eval("et", "robowr", "0x10", "0x0", "0x1940"); /* Port 0 Internal PHY MII Registers */
		eval("et", "robowr", "0x11", "0x0", "0x1940");
		eval("et", "robowr", "0x12", "0x0", "0x1940");
		eval("et", "robowr", "0x13", "0x0", "0x1940");
		eval("et", "robowr", "0x14", "0x0", "0x1940"); /* Port 4 Internal PHY MII Registers */
		/* Normal operation */
		eval("et", "robowr", "0x10", "0x0", "0x1140");
		eval("et", "robowr", "0x11", "0x0", "0x1140");
		eval("et", "robowr", "0x12", "0x0", "0x1140");
		eval("et", "robowr", "0x13", "0x0", "0x1140");
		eval("et", "robowr", "0x14", "0x0", "0x1140");
		
		if (!nvram_get_int("caldata_ready")) { /* last step: set router specific cal and rxgainerr data if not yet applied */
			setcaldata();
			setrxgainerrdata(); 
			nvram_set("caldata_ready", "1");
		}
		break;
	case MODEL_DIR868L:
		mfr = "D-Link";
		name = "DIR868L";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* Case DIR868L rev C1 */
			if (nvram_match("boardrev", "0x1101")) {

				/* fix MAC addresses */
				strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
				inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
				nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G */
				nvram_set("wl0_hwaddr", s);
				inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
				nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
				nvram_set("wl1_hwaddr", s);

				/* wifi country settings */
				nvram_set("0:regrev", "12");
				nvram_set("1:regrev", "12");
				nvram_set("0:ccode", "SG");
				nvram_set("1:ccode", "SG");
			}
			else { /* Case DIR868L rev A1/B1 */

				/* fix MAC addresses */
				strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
				inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
				nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 2,4G */
				nvram_set("wl0_hwaddr", s);
				inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
				nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 5G */
				nvram_set("wl1_hwaddr", s);

				/* wifi country settings */
				nvram_set("pci/1/1/regrev", "12");
				nvram_set("pci/2/1/regrev", "12");
				nvram_set("pci/1/1/ccode", "SG");
				nvram_set("pci/2/1/ccode", "SG");

				/* enable 5 GHz WLAN for rev A1/B1 */
				nvram_unset("devpath1");
			}

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* enable usbX power supply by default */
			nvram_set("gpio10", "usbport2"); /* Ex.: this config is correct for DIR868L */

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");

			/* misc wifi settings */
			nvram_set("wl0_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */
			
			/* Case DIR868L rev C1 */
			if (nvram_match("boardrev", "0x1101")) {
				/* 2.4 GHz defaults */
				nvram_set("devpath0", "pci/1/1/");
				nvram_set("0:aa2g", "7");
				nvram_set("0:ag0", "0");
				nvram_set("0:ag1", "0");
				nvram_set("0:ag2", "0");
				nvram_set("0:antswitch", "0");
				nvram_set("0:antswctl2g", "0");
				nvram_set("0:boardflags", "0x80001200");
				nvram_set("0:boardflags2", "0x00100000");
				nvram_set("0:boardvendor", "0x14E4");
				//nvram_set("0:ccode", "SG");
				nvram_set("0:cckbw20ul2gpo", "0x2200");
				nvram_set("0:cckbw202gpo", "0x2200");
				nvram_set("0:devid", "0x4332");
				nvram_set("0:elna2g", "2");
				nvram_set("0:extpagain2g", "3");
				nvram_set("0:maxp2ga0", "0x74");
				nvram_set("0:maxp2ga1", "0x74");
				nvram_set("0:maxp2ga2", "0x74");
				nvram_set("0:mcsbw20ul2gpo", "0x88765433");
				nvram_set("0:mcsbw202gpo", "0x88765433");
				nvram_set("0:mcsbw402gpo", "0x99855433");
				nvram_set("0:mcs32po", "0x0003");
				nvram_set("0:pa2gw0a0", "0xfea3");
				nvram_set("0:pa2gw0a1", "0xfed1");
				nvram_set("0:pa2gw0a2", "0xfe6d");
				nvram_set("0:pa2gw1a0", "0x1577");
				nvram_set("0:pa2gw1a1", "0x15d2");
				nvram_set("0:pa2gw1a2", "0x1489");
				nvram_set("0:pa2gw2a0", "0xfadb");
				nvram_set("0:pa2gw2a1", "0xfb15");
				nvram_set("0:pa2gw2a2", "0xfac2");
				nvram_set("0:parefldovoltage", "60");
				nvram_set("0:pdetrange2g", "4");
				nvram_set("0:phycal_tempdelta", "0");
				nvram_set("0:ledbh0", "11");
				nvram_set("0:ledbh1", "11");
				nvram_set("0:ledbh2", "11");
				nvram_set("0:ledbh3", "11");
				nvram_set("0:leddc", "0xFFFF");
				nvram_set("0:legofdmbw202gpo", "0x88765433");
				nvram_set("0:legofdmbw20ul2gpo", "0x88765433");
				nvram_set("0:legofdm40duppo", "0x0000");
				//nvram_set("0:regrev", "0");
				nvram_set("0:rxchain", "7");
				nvram_set("0:sromrev", "9");
				nvram_set("0:tssipos2g", "1");
				nvram_set("0:tempthresh", "120");
				nvram_set("0:tempoffset", "0");
				nvram_set("0:temps_period", "5");
				nvram_set("0:temps_hysteresis", "5");
				nvram_set("0:txchain", "7");
				nvram_set("0:venid", "0x14E4");
				nvram_set("0:xtalfreq", "20000");

				/* 5 GHz module defaults */
				nvram_set("devpath1", "pci/2/1");
				nvram_set("1:aa5g", "7");
				nvram_set("1:aga0", "0");
				nvram_set("1:aga1", "0");
				nvram_set("1:aga2", "0");
				nvram_set("1:antswitch", "0");
				nvram_set("1:boardflags", "0x10000000");
				nvram_set("1:boardflags2", "0x00000002");
				nvram_set("1:boardflags3", "0x00000000");
				//nvram_set("1:ccode", "SG");
				nvram_set("1:devid", "0x43a2");
				nvram_set("1:dot11agduphrpo", "0");
				nvram_set("1:dot11agduplrpo", "0");
				nvram_set("1:epagain5g", "0");
				nvram_set("1:femctrl", "6");
				nvram_set("1:gainctrlsph", "0");
				nvram_set("1:ledbh0", "11");
				nvram_set("1:ledbh1", "11");
				nvram_set("1:ledbh2", "11");
				nvram_set("1:ledbh3", "11");
				nvram_set("1:leddc", "0xFFFF");
				nvram_set("1:maxp5ga0", "0x56,0x56,0x56,0x56");
				nvram_set("1:maxp5ga1", "0x56,0x56,0x56,0x56");
				nvram_set("1:maxp5ga2", "0x56,0x56,0x56,0x56");
				nvram_set("1:mcsbw1605ghpo", "0");
				nvram_set("1:mcsbw1605glpo", "0");
				nvram_set("1:mcsbw1605gmpo", "0");
				nvram_set("1:mcsbw205ghpo", "0x87420000");
				nvram_set("1:mcsbw205glpo", "0x87420000");
				nvram_set("1:mcsbw205gmpo", "0x87420000");
				nvram_set("1:mcsbw405ghpo", "0x87420000");
				nvram_set("1:mcsbw405glpo", "0x87420000");
				nvram_set("1:mcsbw405gmpo", "0x87420000");
				nvram_set("1:mcsbw805ghpo", "0x87420000");
				nvram_set("1:mcsbw805glpo", "0x87420000");
				nvram_set("1:mcsbw805gmpo", "0x87420000");
				nvram_set("1:mcslr5ghpo", "0");
				nvram_set("1:mcslr5glpo", "0");
				nvram_set("1:mcslr5gmpo", "0");
				nvram_set("1:measpower", "0x7f");
				nvram_set("1:measpower1", "0x7f");
				nvram_set("1:measpower2", "0x7f");
				nvram_set("1:noiselvl5ga0", "31,31,31,31");
				nvram_set("1:noiselvl5ga1", "31,31,31,31");
				nvram_set("1:noiselvl5ga2", "31,31,31,31");
				nvram_set("1:pa5ga0", "0xff2a,0x173b,0xfd0e,0xff32,0x17b6,0xfd07,0xff27,0x163a,0xfd1c,0xff39,0x1696,0xfd1b");
				nvram_set("1:pa5ga1", "0xff1c,0x1680,0xfd0e,0xff44,0x18b6,0xfcf2,0xff25,0x1593,0xfd20,0xff4a,0x1694,0xfd1c");
				nvram_set("1:pa5ga2", "0xff44,0x1836,0xfd07,0xff47,0x1844,0xfd04,0xff33,0x167b,0xfd17,0xff4f,0x1690,0xfd33");
				nvram_set("1:papdcap5g", "0");
				nvram_set("1:pdgain5g", "19");
				nvram_set("1:pdoffset40ma0", "0x5444");
				nvram_set("1:pdoffset40ma1", "0x5444");
				nvram_set("1:pdoffset40ma2", "0x5344");
				nvram_set("1:pdoffset80ma0", "0x2111");
				nvram_set("1:pdoffset80ma1", "0x0111");
				nvram_set("1:pdoffset80ma2", "0x2111");
				nvram_set("1:phycal_tempdelta", "0");
				nvram_set("1:rawtempsense", "0x1ff");
				//nvram_set("1:regrev", "0");
				nvram_set("1:rxchain", "7");
				nvram_set("1:rxgainerr5ga0", "63,63,63,63");
				nvram_set("1:rxgainerr5ga1", "31,31,31,31");
				nvram_set("1:rxgainerr5ga2", "31,31,31,31");
				nvram_set("1:rxgains5gelnagaina0", "3");
				nvram_set("1:rxgains5gelnagaina1", "3");
				nvram_set("1:rxgains5gelnagaina2", "3");
				nvram_set("1:rxgains5ghelnagaina0", "3");
				nvram_set("1:rxgains5ghelnagaina1", "3");
				nvram_set("1:rxgains5ghelnagaina2", "3");
				nvram_set("1:rxgains5ghtrelnabypa0", "1");
				nvram_set("1:rxgains5ghtrelnabypa1", "1");
				nvram_set("1:rxgains5ghtrelnabypa2", "1");
				nvram_set("1:rxgains5ghtrisoa0", "6");
				nvram_set("1:rxgains5ghtrisoa1", "6");
				nvram_set("1:rxgains5ghtrisoa2", "6");
				nvram_set("1:rxgains5gmelnagaina0", "3");
				nvram_set("1:rxgains5gmelnagaina1", "3");
				nvram_set("1:rxgains5gmelnagaina2", "3");
				nvram_set("1:rxgains5gmtrelnabypa0", "1");
				nvram_set("1:rxgains5gmtrelnabypa1", "1");
				nvram_set("1:rxgains5gmtrelnabypa2", "1");
				nvram_set("1:rxgains5gmtrisoa0", "6");
				nvram_set("1:rxgains5gmtrisoa1", "6");
				nvram_set("1:rxgains5gmtrisoa2", "6");
				nvram_set("1:rxgains5gtrelnabypa0", "1");
				nvram_set("1:rxgains5gtrelnabypa1", "1");
				nvram_set("1:rxgains5gtrelnabypa2", "1");
				nvram_set("1:rxgains5gtrisoa0", "6");
				nvram_set("1:rxgains5gtrisoa1", "6");
				nvram_set("1:rxgains5gtrisoa2", "6");
				nvram_set("1:sar5g", "15");
				nvram_set("1:sb20in40hrpo", "0");
				nvram_set("1:sb20in40lrpo", "0");
				nvram_set("1:sb20in80and160hr5ghpo", "0");
				nvram_set("1:sb20in80and160hr5glpo", "0");
				nvram_set("1:sb20in80and160hr5gmpo", "0");
				nvram_set("1:sb20in80and160lr5ghpo", "0");
				nvram_set("1:sb20in80and160lr5glpo", "0");
				nvram_set("1:sb20in80and160lr5gmpo", "0");
				nvram_set("1:sb40and80hr5ghpo", "0");
				nvram_set("1:sb40and80hr5glpo", "0");
				nvram_set("1:sb40and80hr5gmpo", "0");
				nvram_set("1:sb40and80lr5ghpo", "0");
				nvram_set("1:sb40and80lr5glpo", "0");
				nvram_set("1:sb40and80lr5gmpo", "0");
				nvram_set("1:sromrev", "11");
				nvram_set("1:subband5gver", "4");
				nvram_set("1:tempcorrx", "0x3f");
				nvram_set("1:tempoffset", "0");
				nvram_set("1:tempsense_option", "0x3");
				nvram_set("1:tempsense_slope", "0xff");
				nvram_set("1:temps_hysteresis", "15");
				nvram_set("1:temps_period", "15");
				nvram_set("1:tempthresh", "120");
				nvram_set("1:tssiposslope5g", "1");
				nvram_set("1:tworangetssi5g", "0");
				nvram_set("1:txchain", "7");
				nvram_set("1:venid", "0x14e4");
				nvram_set("1:xtalfreq", "40000");
			}
			else { /* Case DIR868L rev A1/B1 */
				struct nvram_tuple dir868lab_pci_1_1_params[] = {
				/* bcm4360ac_defaults - fix problem of loading driver failed with code 21 */
					{ "aa2g", "7", 0 },
					{ "agbg0", "71", 0 },
					{ "agbg1", "71", 0 },
					{ "agbg2", "71", 0 },
					{ "antswitch", "0", 0 },
					{ "boardflags", "0x1000", 0 },
					{ "boardflags2", "0x100002", 0 },
					{ "boardflags3", "0x10000003", 0 },
					{ "boardnum", "57359", 0 },
					{ "boardrev", "0x1150", 0 },
					{ "boardtype", "0x661", 0 },
					{ "cckbw202gpo", "0", 0 },
					{ "cckbw20ul2gpo", "0", 0 },
					//{ "ccode", "SG", 0 },
					{ "devid", "0x43a1", 0 },
					{ "dot11agduphrpo", "0", 0 },
					{ "dot11agduplrpo", "0", 0 },
					{ "dot11agofdmhrbw202gpo", "0xCA86", 0 },
					{ "epagain2g", "0", 0 },
					{ "femctrl", "3", 0 },
					{ "gainctrlsph", "0", 0 },
					//{ "macaddr", "E4:F4:C6:01:47:7C", 0 },
					{ "maxp2ga0", "106", 0 },
					{ "maxp2ga1", "106", 0 },
					{ "maxp2ga2", "106", 0 },
					{ "mcsbw202gpo", "0xA976A600", 0 },
					{ "mcsbw402gpo", "0xA976A600", 0 },
					{ "measpower", "0x7f", 0 },
					{ "measpower1", "0x7f", 0 },
					{ "measpower2", "0x7f", 0 },
					{ "noiselvl2ga0", "31", 0 },
					{ "noiselvl2ga1", "31", 0 },
					{ "noiselvl2ga2", "31", 0 },
					{ "ofdmlrbw202gpo", "0", 0 },
					{ "pa2ga0", "0xFF32,0x1C30,0xFCA3", 0 },
					{ "pa2ga1", "0xFF35,0x1BE3,0xFCB0", 0 },
					{ "pa2ga2", "0xFF33,0x1BE1,0xFCB0", 0 },
					{ "papdcap2g", "0", 0 },
					{ "pdgain2g", "14", 0 },
					{ "pdoffset2g40ma0", "15", 0 },
					{ "pdoffset2g40ma1", "15", 0 },
					{ "pdoffset2g40ma2", "15", 0 },
					{ "pdoffset2g40mvalid", "1", 0 },
					{ "pdoffset40ma0", "0", 0 },
					{ "pdoffset40ma1", "0", 0 },
					{ "pdoffset40ma2", "0", 0 },
					{ "pdoffset80ma0", "0", 0 },
					{ "pdoffset80ma1", "0", 0 },
					{ "pdoffset80ma2", "0", 0 },
					//{ "regrev", "66", 0 },
					{ "rpcal2g", "0x5f7", 0 },
					{ "rxgainerr2ga0", "63", 0 },
					{ "rxgainerr2ga1", "31", 0 },
					{ "rxgainerr2ga2", "31", 0 },
					{ "rxgains2gelnagaina0", "3", 0 },
					{ "rxgains2gelnagaina1", "3", 0 },
					{ "rxgains2gelnagaina2", "3", 0 },
					{ "rxgains2gtrelnabypa0", "1", 0 },
					{ "rxgains2gtrelnabypa1", "1", 0 },
					{ "rxgains2gtrelnabypa2", "1", 0 },
					{ "rxgains2gtrisoa0", "7", 0 },
					{ "rxgains2gtrisoa1", "7", 0 },
					{ "rxgains2gtrisoa2", "7", 0 },
					{ "sar2g", "18", 0 },
					{ "sromrev", "11", 0 },
					{ "subband5gver", "0x4", 0 },
					{ "subvid", "0x14e4", 0 },
					{ "tssifloor2g", "0x3ff", 0 },
					{ "tssiposslope2g", "1", 0 },
					{ "tworangetssi2g", "0", 0 },
					{ "xtalfreq", "65535", 0 },
					{ 0, 0, 0 }
				};

				struct nvram_tuple dir868lab_pci_2_1_params[] = {
					{ "aa2g", "7", 0 },
					{ "aa5g", "0", 0 },
					{ "aga0", "0", 0 },
					{ "aga1", "0", 0 },
					{ "aga2", "0", 0 },
					{ "agbg0", "0", 0 },
					{ "agbg1", "0", 0 },
					{ "agbg2", "0", 0 },
					{ "antswitch", "0", 0 },
					{ "boardflags", "0x30000000", 0 },
					{ "boardflags2", "0x300002", 0 },
					{ "boardflags3", "0x10000000", 0 },
					{ "boardnum", "20507", 0 },
					{ "boardrev", "0x1451", 0 },
					{ "boardtype", "0x621", 0 },
					{ "cckbw202gpo", "0", 0 },
					{ "cckbw20ul2gpo", "0", 0 },
					//{ "ccode", "SG", 0 },
					{ "devid", "0x43a2", 0 },
					{ "dot11agduphrpo", "0", 0 },
					{ "dot11agduplrpo", "0", 0 },
					{ "dot11agofdmhrbw202gpo", "0", 0 },
					{ "epagain2g", "0", 0 },
					{ "epagain5g", "0", 0 },
					{ "femctrl", "3", 0 },
					{ "gainctrlsph", "0", 0 },
					//{ "macaddr", "E4:F4:C6:01:47:7B", 0 },
					{ "maxp2ga0", "76", 0 },
					{ "maxp2ga1", "76", 0 },
					{ "maxp2ga2", "76", 0 },
					{ "maxp5ga0", "106,106,106,106", 0 },
					{ "maxp5ga1", "106,106,106,106", 0 },
					{ "maxp5ga2", "106,106,106,106", 0 },
					{ "mcsbw1605ghpo", "0", 0 },
					{ "mcsbw1605glpo", "0", 0 },
					{ "mcsbw1605gmpo", "0", 0 },
					{ "mcsbw1605hpo", "0", 0 },
					{ "mcsbw202gpo", "0", 0 },
					{ "mcsbw205ghpo", "0xBA768600", 0 },
					{ "mcsbw205glpo", "0xBA768600", 0 },
					{ "mcsbw205gmpo", "0xBA768600", 0 },
					{ "mcsbw402gpo", "0", 0 },
					{ "mcsbw405ghpo", "0xBA768600", 0 },
					{ "mcsbw405glpo", "0xBA768600", 0 },
					{ "mcsbw405gmpo", "0xBA768600", 0 },
					{ "mcsbw805ghpo", "0xBA768600", 0 },
					{ "mcsbw805glpo", "0xBA768600", 0 },
					{ "mcsbw805gmpo", "0xBA768600", 0 },
					{ "mcslr5ghpo", "0", 0 },
					{ "mcslr5glpo", "0", 0 },
					{ "mcslr5gmpo", "0", 0 },
					{ "measpower", "0x7f", 0 },
					{ "measpower1", "0x7f", 0 },
					{ "measpower2", "0x7f", 0 },
					{ "noiselvl2ga0", "31", 0 },
					{ "noiselvl2ga1", "31", 0 },
					{ "noiselvl2ga2", "31", 0 },
					{ "noiselvl5ga0", "31,31,31,31", 0 },
					{ "noiselvl5ga1", "31,31,31,31", 0 },
					{ "noiselvl5ga2", "31,31,31,31", 0 },
					{ "ofdmlrbw202gpo", "0", 0 },
					{ "pa2ga0", "0xfe72,0x14c0,0xfac7", 0 },
					{ "pa2ga1", "0xfe80,0x1472,0xfabc", 0 },
					{ "pa2ga2", "0xfe82,0x14bf,0xfad9", 0 },
					{ "pa5ga0", "0xFF4C,0x1808,0xFD1B,0xFF4C,0x18CF,0xFD0C,0xFF4A,0x1920,0xFD08,0xFF4C,0x1949,0xFCF6", 0 },
					{ "pa5ga1", "0xFF4A,0x18AC,0xFD0B,0xFF44,0x1904,0xFCFF,0xFF56,0x1A09,0xFCFC,0xFF4F,0x19AB,0xFCEF", 0 },
					{ "pa5ga2", "0xFF4C,0x1896,0xFD11,0xFF43,0x192D,0xFCF5,0xFF50,0x19EE,0xFCF1,0xFF52,0x19C6,0xFCF1", 0 },
					{ "papdcap2g", "0", 0 },
					{ "papdcap5g", "0", 0 },
					{ "pdgain2g", "4", 0 },
					{ "pdgain5g", "4", 0 },
					{ "pdoffset2g40ma0", "15", 0 },
					{ "pdoffset2g40ma1", "15", 0 },
					{ "pdoffset2g40ma2", "15", 0 },
					{ "pdoffset2g40mvalid", "1", 0 },
					{ "pdoffset40ma0", "4369", 0 },
					{ "pdoffset40ma1", "4369", 0 },
					{ "pdoffset40ma2", "4369", 0 },
					{ "pdoffset80ma0", "0", 0 },
					{ "pdoffset80ma1", "0", 0 },
					{ "pdoffset80ma2", "0", 0 },
					{ "phycal_tempdelta", "255", 0 },
					{ "rawtempsense", "0x1ff", 0 },
					//{ "regrev", "66", 0 },
					{ "rpcal2g", "0", 0 },
					{ "rpcal5gb0", "0x610c", 0 },
					{ "rpcal5gb1", "0x6a09", 0 },
					{ "rpcal5gb2", "0x5eff", 0 },
					{ "rpcal5gb3", "0x700c", 0 },
					{ "rxchain", "7", 0 },
					{ "rxgainerr2ga0", "63", 0 },
					{ "rxgainerr2ga1", "31", 0 },
					{ "rxgainerr2ga2", "31", 0 },
					{ "rxgainerr5ga0", "63,63,63,63", 0 },
					{ "rxgainerr5ga1", "31,31,31,31", 0 },
					{ "rxgainerr5ga2", "31,31,31,31", 0 },
					{ "rxgains2gelnagaina0", "0", 0 },
					{ "rxgains2gelnagaina1", "0", 0 },
					{ "rxgains2gelnagaina2", "0", 0 },
					{ "rxgains2gtrelnabypa0", "0", 0 },
					{ "rxgains2gtrelnabypa1", "0", 0 },
					{ "rxgains2gtrelnabypa2", "0", 0 },
					{ "rxgains2gtrisoa0", "0", 0 },
					{ "rxgains2gtrisoa1", "0", 0 },
					{ "rxgains2gtrisoa2", "0", 0 },
					{ "rxgains5gelnagaina0", "4", 0 },
					{ "rxgains5gelnagaina1", "4", 0 },
					{ "rxgains5gelnagaina2", "4", 0 },
					{ "rxgains5ghelnagaina0", "3", 0 },
					{ "rxgains5ghelnagaina1", "3", 0 },
					{ "rxgains5ghelnagaina2", "4", 0 },
					{ "rxgains5ghtrelnabypa0", "1", 0 },
					{ "rxgains5ghtrelnabypa1", "1", 0 },
					{ "rxgains5ghtrelnabypa2", "1", 0 },
					{ "rxgains5ghtrisoa0", "5", 0 },
					{ "rxgains5ghtrisoa1", "4", 0 },
					{ "rxgains5ghtrisoa2", "4", 0 },
					{ "rxgains5gmelnagaina0", "3", 0 },
					{ "rxgains5gmelnagaina1", "4", 0 },
					{ "rxgains5gmelnagaina2", "4", 0 },
					{ "rxgains5gmtrelnabypa0", "1", 0 },
					{ "rxgains5gmtrelnabypa1", "1", 0 },
					{ "rxgains5gmtrelnabypa2", "1", 0 },
					{ "rxgains5gmtrisoa0", "5", 0 },
					{ "rxgains5gmtrisoa1", "4", 0 },
					{ "rxgains5gmtrisoa2", "4", 0 },
					{ "rxgains5gtrelnabypa0", "1", 0 },
					{ "rxgains5gtrelnabypa1", "1", 0 },
					{ "rxgains5gtrelnabypa2", "1", 0 },
					{ "rxgains5gtrisoa0", "7", 0 },
					{ "rxgains5gtrisoa1", "6", 0 },
					{ "rxgains5gtrisoa2", "5", 0 },
					{ "sar2g", "18", 0 },
					{ "sar5g", "15", 0 },
					{ "sb20in40hrpo", "0", 0 },
					{ "sb20in40lrpo", "0", 0 },
					{ "sb20in80and160hr5ghpo", "0", 0 },
					{ "sb20in80and160hr5glpo", "0", 0 },
					{ "sb20in80and160hr5gmpo", "0", 0 },
					{ "sb20in80and160lr5ghpo", "0", 0 },
					{ "sb20in80and160lr5glpo", "0", 0 },
					{ "sb20in80and160lr5gmpo", "0", 0 },
					{ "sb40and80hr5ghpo", "0", 0 },
					{ "sb40and80hr5glpo", "0", 0 },
					{ "sb40and80hr5gmpo", "0", 0 },
					{ "sb40and80lr5ghpo", "0", 0 },
					{ "sb40and80lr5glpo", "0", 0 },
					{ "sb40and80lr5gmpo", "0", 0 },
					{ "sromrev", "11", 0 },
					{ "subband5gver", "0x4", 0 },
					{ "subvid", "0x14e4", 0 },
					{ "tempcorrx", "0x3f", 0 },
					{ "tempoffset", "255", 0 },
					{ "tempsense_option", "0x3", 0 },
					{ "tempsense_slope", "0xff", 0 },
					{ "temps_hysteresis", "15", 0 },
					{ "temps_period", "15", 0 },
					{ "tempthresh", "255", 0 },
					{ "tssifloor2g", "0x3ff", 0 },
					{ "tssifloor5g", "0x3ff,0x3ff,0x3ff,0x3ff", 0 },
					{ "tssiposslope2g", "1", 0 },
					{ "tssiposslope5g", "1", 0 },
					{ "tworangetssi2g", "0", 0 },
					{ "tworangetssi5g", "0", 0 },
					{ "txchain", "7", 0 },
					{ "xtalfreq", "65535", 0 },
					{ 0, 0, 0 }
				};

				set_defaults(dir868lab_pci_1_1_params, "pci/1/1/%s");
				set_defaults(dir868lab_pci_2_1_params, "pci/2/1/%s");
			} /* Case DIR868L rev A1/B1 */
		}
		break;
	case MODEL_WS880:
		mfr = "Huawei";
		name = "WS880";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");
			nvram_set("blink_wl", "0"); /* disable blink by default for WS880 */

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");

			/* 2.4 GHz module defaults */
			nvram_set("devpath0", "pci/1/1");
			nvram_set("0:aa2g", "7");
			nvram_set("0:ag0", "0");
			nvram_set("0:ag1", "0");
			nvram_set("0:ag2", "0");
			nvram_set("0:antswctl2g", "0");
			nvram_set("0:antswitch", "0");
			nvram_set("0:boardflags2", "0x00100000");
			nvram_set("0:boardflags", "0x80001200");
			nvram_set("0:boardtype", "0x59b");
			nvram_set("0:boardvendor", "0x14e4");
			nvram_set("0:cckbw202gpo", "0x0000");
			nvram_set("0:cckbw20ul2gpo", "0x0000");
			//nvram_set("0:ccode", "#a");
			nvram_set("0:devid", "0x4332");
			nvram_set("0:elna2g", "2");
			nvram_set("0:extpagain2g", "3");
			nvram_set("0:ledbh0", "11");
			//nvram_set("0:ledbh1", "11");
			nvram_set("0:ledbh2", "14");
			nvram_set("0:ledbh3", "1");
			nvram_set("0:ledbh12", "11");
			nvram_set("0:leddc", "0xffff");
			nvram_set("0:legofdm40duppo", "0x0");
			nvram_set("0:legofdmbw202gpo", "0x88888888");
			nvram_set("0:legofdmbw20ul2gpo", "0x88888888");
			nvram_set("0:maxp2ga0", "0x46");
			nvram_set("0:maxp2ga1", "0x46");
			nvram_set("0:maxp2ga2", "0x46");
			nvram_set("0:mcs32po", "0x0");
			nvram_set("0:mcsbw202gpo", "0x88888888");
			nvram_set("0:mcsbw20ul2gpo", "0x88888888");
			nvram_set("0:mcsbw402gpo", "0x88888888");
			nvram_set("0:pa2gw0a0", "0xfe63");
			nvram_set("0:pa2gw0a1", "0xfe78");
			nvram_set("0:pa2gw0a2", "0xfe65");
			nvram_set("0:pa2gw1a0", "0x1dfd");
			nvram_set("0:pa2gw1a1", "0x1e4a");
			nvram_set("0:pa2gw1a2", "0x1e74");
			nvram_set("0:pa2gw2a0", "0xf8c7");
			nvram_set("0:pa2gw2a1", "0xf8d8");
			nvram_set("0:pa2gw2a2", "0xf8b9");
			nvram_set("0:parefldovoltage", "35");
			nvram_set("0:pdetrange2g", "3");
			nvram_set("0:phycal_tempdelta", "0");
			//nvram_set("0:regrev", "0");
			nvram_set("0:rxchain", "7");
			nvram_set("0:sromrev", "9");
			nvram_set("0:tempoffset", "0");
			nvram_set("0:temps_hysteresis", "5");
			nvram_set("0:temps_period", "5");
			nvram_set("0:tempthresh", "120");
			nvram_set("0:triso2g", "3");
			nvram_set("0:tssipos2g", "1");
			nvram_set("0:txchain", "7");
			nvram_set("0:venid", "0x14e4");
			nvram_set("0:xtalfreq", "20000");

			/* 5 GHz module defaults */
			nvram_set("devpath1", "pci/2/1");
			nvram_set("1:aa2g", "0");
			nvram_set("1:aa5g", "7");
			nvram_set("1:agbg0", "71");
			nvram_set("1:agbg1", "71");
			nvram_set("1:agbg2", "133");
			nvram_set("1:antswitch", "0");
			nvram_set("1:boardflags2", "0x00300002");
			nvram_set("1:boardflags3", "0x0");
			nvram_set("1:boardflags", "0x30000000");
			nvram_set("1:boardnum", "20771");
			nvram_set("1:boardrev", "0x1402");
			nvram_set("1:boardtype", "0x621");
			nvram_set("1:boardvendor", "0x14e4");
			nvram_set("1:cckbw202gpo", "0");
			nvram_set("1:cckbw20ul2gpo", "0");
			//nvram_set("1:ccode", "#a");
			nvram_set("1:devid", "0x43a2");
			nvram_set("1:dot11agduphrpo", "0");
			nvram_set("1:dot11agduplrpo", "0");
			nvram_set("1:epagain2g", "0");
			nvram_set("1:epagain5g", "0");
			nvram_set("1:femctrl", "3");
			nvram_set("1:gainctrlsph", "0");
			nvram_set("1:maxp2ga0", "76");
			nvram_set("1:maxp2ga1", "76");
			nvram_set("1:maxp2ga2", "76");
			nvram_set("1:maxp5ga0", "70,70,86,86");
			nvram_set("1:maxp5ga1", "70,70,86,86");
			nvram_set("1:maxp5ga2", "70,70,86,86");
			nvram_set("1:mcsbw402gpo", "0");
			nvram_set("1:mcsbw1605ghpo", "0");
			nvram_set("1:mcsbw1605gmpo", "0");
			nvram_set("1:mcsbw402gpo", "0");
			nvram_set("1:mcsbw1605glpo", "0x00222222");
			nvram_set("1:mcsbw205ghpo", "0xaa880000");
			nvram_set("1:mcsbw205glpo", "0x66666666");
			nvram_set("1:mcsbw205gmpo", "0x66666666");
			nvram_set("1:mcsbw405ghpo", "0xaa880000");
			nvram_set("1:mcsbw405glpo", "0x22222222"); 
			nvram_set("1:mcsbw405gmpo", "0x22222222");
			nvram_set("1:mcsbw805ghpo", "0x88880000");
			nvram_set("1:mcsbw805glpo", "0x00222222");
			nvram_set("1:mcsbw805gmpo", "0x00222222");
			nvram_set("1:mcslr5ghpo", "0");
			nvram_set("1:mcslr5glpo", "0");
			nvram_set("1:mcslr5gmpo", "0");
			nvram_set("1:measpower1", "0x7f");
			nvram_set("1:measpower2", "0x7f");
			nvram_set("1:measpower", "0x7f");
			nvram_set("1:noiselvl2ga0", "31");
			nvram_set("1:noiselvl2ga1", "31");
			nvram_set("1:noiselvl2ga2", "31");
			nvram_set("1:noiselvl5ga0", "31,31,31,31");
			nvram_set("1:noiselvl5ga1", "31,31,31,31");
			nvram_set("1:noiselvl5ga2", "31,31,31,31");
			nvram_set("1:ofdmlrbw202gpo", "0");
			nvram_set("1:pa2ga0", "0xfe72,0x14c0,0xfac7");
			nvram_set("1:pa2ga1", "0xfe80,0x1472,0xfabc");
			nvram_set("1:pa2ga2", "0xfe82,0x14bf,0xfad9");
			nvram_set("1:pa5ga0", "0xff31,0x1a56,0xfcc7,0xff35,0x1a8f,0xfcc1,0xff35,0x18d4,0xfcf4,0xff2d,0x18d5,0xfce8");
			nvram_set("1:pa5ga1", "0xff30,0x190f,0xfce6,0xff38,0x1abc,0xfcc0,0xff0f,0x1762,0xfcef,0xff18,0x1648,0xfd23");
			nvram_set("1:pa5ga2", "0xff32,0x18f6,0xfce8,0xff36,0x195d,0xfcdf,0xff28,0x16ae,0xfd1e,0xff28,0x166c,0xfd2b");
			nvram_set("1:papdcap2g", "0");
			nvram_set("1:papdcap5g", "0");
			nvram_set("1:pcieingress_war", "15");
			nvram_set("1:pdgain2g", "4");
			nvram_set("1:pdgain5g", "4");
			nvram_set("1:pdoffset40ma0", "0x1111");
			nvram_set("1:pdoffset40ma1", "0x1111");
			nvram_set("1:pdoffset40ma2", "0x1111");
			nvram_set("1:pdoffset80ma0", "0");
			nvram_set("1:pdoffset80ma1", "0");
			nvram_set("1:pdoffset80ma2", "0xfecc");
			nvram_set("1:phycal_tempdelta", "255");
			nvram_set("1:rawtempsense", "0x1ff");
			//nvram_set("1:regrev", "0");
			nvram_set("1:rxchain", "7");
			nvram_set("1:rxgainerr2ga0", "63");
			nvram_set("1:rxgainerr2ga1", "31");
			nvram_set("1:rxgainerr2ga2", "31");
			nvram_set("1:rxgainerr5ga0", "63,63,63,63");
			nvram_set("1:rxgainerr5ga1", "31,31,31,31");
			nvram_set("1:rxgainerr5ga2", "31,31,31,31");
			nvram_set("1:rxgains2gelnagaina0", "0");
			nvram_set("1:rxgains2gelnagaina1", "0");
			nvram_set("1:rxgains2gelnagaina2", "0");
			nvram_set("1:rxgains2gtrisoa0", "0");
			nvram_set("1:rxgains2gtrisoa1", "0");
			nvram_set("1:rxgains2gtrisoa2", "0");
			nvram_set("1:rxgains5gelnagaina0", "1");
			nvram_set("1:rxgains5gelnagaina1", "1");
			nvram_set("1:rxgains5gelnagaina2", "1");
			nvram_set("1:rxgains5ghelnagaina0", "2");
			nvram_set("1:rxgains5ghelnagaina1", "2");
			nvram_set("1:rxgains5ghelnagaina2", "3");
			nvram_set("1:rxgains5ghtrelnabypa0", "1");
			nvram_set("1:rxgains5ghtrelnabypa1", "1");
			nvram_set("1:rxgains5ghtrelnabypa2", "1");
			nvram_set("1:rxgains5ghtrisoa0", "5");
			nvram_set("1:rxgains5ghtrisoa1", "4");
			nvram_set("1:rxgains5ghtrisoa2", "4");
			nvram_set("1:rxgains5gmelnagaina0", "2");
			nvram_set("1:rxgains5gmelnagaina1", "2");
			nvram_set("1:rxgains5gmelnagaina2", "3");
			nvram_set("1:rxgains5gmtrelnabypa0", "1");
			nvram_set("1:rxgains5gmtrelnabypa1", "1");
			nvram_set("1:rxgains5gmtrelnabypa2", "1");
			nvram_set("1:rxgains5gmtrisoa0", "5");
			nvram_set("1:rxgains5gmtrisoa1", "4");
			nvram_set("1:rxgains5gmtrisoa2", "4");
			nvram_set("1:rxgains5gtrelnabypa0", "1");
			nvram_set("1:rxgains5gtrelnabypa1", "1");
			nvram_set("1:rxgains5gtrelnabypa2", "1");
			nvram_set("1:rxgains5gtrisoa0", "7");
			nvram_set("1:rxgains5gtrisoa1", "6");
			nvram_set("1:rxgains5gtrisoa2", "5");
			nvram_set("1:sar2g", "18");
			nvram_set("1:sar5g", "15");
			nvram_set("1:sb20in40hrpo", "0");
			nvram_set("1:sb20in40lrpo", "0");
			nvram_set("1:sb20in80and160hr5ghpo", "0");
			nvram_set("1:sb20in80and160hr5glpo", "0");
			nvram_set("1:sb20in80and160hr5gmpo", "0");
			nvram_set("1:sb20in80and160lr5ghpo", "0");
			nvram_set("1:sb20in80and160lr5glpo", "0");
			nvram_set("1:sb20in80and160lr5gmpo", "0");
			nvram_set("1:sb40and80hr5ghpo", "0");
			nvram_set("1:sb40and80hr5glpo", "0");
			nvram_set("1:sb40and80hr5gmpo", "0");
			nvram_set("1:sb40and80lr5ghpo", "0");
			nvram_set("1:sb40and80lr5glpo", "0");
			nvram_set("1:sb40and80lr5gmpo", "0");
			nvram_set("1:sromrev", "11");
			nvram_set("1:subband5gver", "4");
			nvram_set("1:subvid", "0x14e4");
			nvram_set("1:tempcorrx", "0x3f");
			nvram_set("1:tempoffset", "255");
			nvram_set("1:temps_hysteresis", "15");
			nvram_set("1:temps_period", "15");
			nvram_set("1:tempsense_option", "0x3");
			nvram_set("1:tempsense_slope", "0xff");
			nvram_set("1:tempthresh", "255");
			nvram_set("1:tssiposslope2g", "1");
			nvram_set("1:tssiposslope5g", "1");
			nvram_set("1:tworangetssi2g", "0");
			nvram_set("1:tworangetssi5g", "0");
			nvram_set("1:txchain", "7");
			nvram_set("1:venid", "0x14e4");
			nvram_set("1:xtalfreq", "40000");
		}
		break;

	case MODEL_R1D:
		mfr = "Xiaomi";
		name = "MiWiFi";
		features = SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
		nvram_set("usb_usb3", "-1"); /* R1D doesn't have USB 3.0 */
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("boot_wait", "on");	/* failsafe for CFE flash */
			nvram_set("wait_time", "10");	/* failsafe for CFE flash */
			nvram_set("uart_en", "1");	/* failsafe for CFE flash */
			nvram_set("router_name", "X-R1D");
			nvram_set("lan_hostname", "MiWiFi");
			nvram_set("wan_hostname", "MiWiFi");

			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth2");
			nvram_set("wl0_ifname", "eth2");
			nvram_set("wl1_ifname", "eth1");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("pci/2/1/macaddr", s);			/* fix WL mac for 2,4G */
			nvram_set("wl1_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("pci/1/1/macaddr", s);			/* fix WL mac for 5G */
			nvram_set("wl0_hwaddr", s);

			/* 5G settings */
			nvram_set("wl0_channel", "36");
			nvram_set("wl0_bw", "3");
			nvram_set("wl0_bw_cap", "7");
			nvram_set("wl0_chanspec", "36/80");
			nvram_set("wl0_nctrlsb", "lower");
			nvram_set("wl0_nband", "1");
			nvram_set("wl0_nbw", "80");
			nvram_set("wl0_nbw_cap", "3");

			/* 2G settings */
			nvram_set("wl1_channel", "6");
			nvram_set("wl1_bw_cap","3");
			nvram_set("wl1_chanspec","6l");
			nvram_set("wl1_nctrlsb", "lower");
			nvram_set("wl1_nband", "2");
			nvram_set("wl1_nbw", "40");
			nvram_set("wl1_nbw_cap", "1");

			/* wifi country settings */
			nvram_set("pci/1/1/regrev", "12");
			nvram_set("pci/2/1/regrev", "12");
			nvram_set("pci/1/1/ccode", "SG");
			nvram_set("pci/2/1/ccode", "SG");

			nvram_set("wl0_ssid", "FreshTomato50");
			nvram_set("wl1_ssid", "FreshTomato24");

			/* misc wifi settings */
			nvram_set("wl1_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

			/* band steering settings correction, because 5 GHz module is the first one */
			/* see function start_bsd(void) */

			/* usb settings */
			nvram_set("usb_ohci", "1"); /* USB 1.1 */
			nvram_set("usb_usb3", "-1");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			struct nvram_tuple r1d_pci_2_1_params[] = {
				/* 2.4 GHz module defaults */
				{ "aa2g", "3", 0 },
				{ "ag0", "2", 0 },
				{ "ag1", "2", 0 },
				{ "antswctl2g", "0", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x80001000", 0 },
				{ "boardflags2", "0x00000800", 0 },
				{ "boardrev", "0x1301", 0 },
				{ "bw40po", "0", 0 },
				{ "bwduppo", "0", 0 },
				{ "bxa2g", "0", 0 },
				{ "cck2gpo", "0x8880", 0 },
				{ "cddpo", "0", 0 },
				{ "devid", "0x43A9", 0 },
				{ "elna2g", "2", 0 },
				{ "extpagain2g", "3", 0 },
				{ "freqoffset_corr", "0", 0 },
				{ "hw_iqcal_en", "0", 0 },
				{ "iqcal_swp_dis", "0", 0 },
				{ "itt2ga1", "32", 0 },
				{ "ledbh0", "255", 0 },
				{ "ledbh1", "255", 0 },
				{ "ledbh2", "255", 0 },
				{ "ledbh3", "131", 0 },
				{ "leddc", "65535", 0 },
				{ "maxp2ga0", "0x2072", 0 },
				{ "maxp2ga1", "0x2072", 0 },
				{ "mcs2gpo0", "0x8888", 0 },
				{ "mcs2gpo1", "0x8888", 0 },
				{ "mcs2gpo2", "0x8888", 0 },
				{ "mcs2gpo3", "0xDDB8", 0 },
				{ "mcs2gpo4", "0x8888", 0 },
				{ "mcs2gpo5", "0xA988", 0 },
				{ "mcs2gpo6", "0x8888", 0 },
				{ "mcs2gpo7", "0xDDC8", 0 },
				{ "measpower1", "0", 0 },
				{ "measpower2", "0", 0 },
				{ "measpower", "0", 0 },
				{ "ofdm2gpo", "0xAA888888", 0 },
				{ "opo", "68", 0 },
				{ "pa2gw0a0", "0xFE77", 0 },
				{ "pa2gw0a1", "0xFE76", 0 },
				{ "pa2gw1a0", "0x1C37", 0 },
				{ "pa2gw1a1", "0x1C5C", 0 },
				{ "pa2gw2a0", "0xF95D", 0 },
				{ "pa2gw2a1", "0xF94F", 0 },
				{ "pcieingress_war", "15", 0 },
				{ "pdetrange2g", "3", 0 },
				{ "phycal_tempdelta", "0", 0 },
				{ "rawtempsense", "0", 0 },
				{ "rssisav2g", "0", 0 },
				{ "rssismc2g", "0", 0 },
				{ "rssismf2g", "0", 0 },
				{ "rxchain", "3", 0 },
				{ "rxpo2g", "0", 0 },
				{ "sromrev", "8", 0 },
				{ "stbcpo", "0", 0 },
				{ "tempcorrx", "0", 0 },
				{ "tempoffset", "0", 0 },
				{ "temps_hysteresis", "0", 0 },
				{ "temps_period", "0", 0 },
				{ "tempsense_option", "0", 0 },
				{ "tempsense_slope", "0", 0 },
				{ "tempthresh", "120", 0 },
				{ "triso2g", "4", 0 },
				{ "tssipos2g", "1", 0 },
				{ "txchain", "3", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple r1d_pci_1_1_params[] = {
				/* 5 GHz module defaults */
				{ "aa5g", "7", 0 },
				{ "aga0", "01", 0 },
				{ "aga1", "01", 0 },
				{ "aga2", "133", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x30000000", 0 },
				{ "boardflags2", "0x00300002", 0 },
				{ "boardflags3", "0x00000000", 0 },
				{ "boardvendor", "0x14E4", 0 },
				{ "devid", "0x43B3", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "epagain5g", "0", 0 },
				{ "femctrl", "3", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp5ga0", "0x5E,0x5E,0x5E,0x5E", 0 },
				{ "maxp5ga1", "0x5E,0x5E,0x5E,0x5E", 0 },
				{ "maxp5ga2", "0x5E,0x5E,0x5E,0x5E", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw205ghpo", "0x55540000", 0 },
				{ "mcsbw205glpo", "0x88642222", 0 },
				{ "mcsbw205gmpo", "0x88642222", 0 },
				{ "mcsbw405ghpo", "0x85542000", 0 },
				{ "mcsbw405glpo", "0xA8842222", 0 },
				{ "mcsbw405gmpo", "0xA8842222", 0 },
				{ "mcsbw805ghpo", "0x85542000", 0 },
				{ "mcsbw805glpo", "0xAA842222", 0 },
				{ "mcsbw805gmpo", "0xAA842222", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "measpower1", "0x7F", 0 },
				{ "measpower2", "0x7F", 0 },
				{ "measpower", "0x7F", 0 },
				{ "pa5ga0", "0xFF90,0x1E37,0xFCB8,0xFF38,0x189B,0xFD00,0xFF33,0x1A66,0xFCC4,0xFF2F,0x1748,0xFD21", 0 },
				{ "pa5ga1", "0xFF1B,0x18A2,0xFCB6,0xFF34,0x183F,0xFD12,0xFF37,0x1AA1,0xFCC0,0xFF2F,0x1889,0xFCFB", 0 },
				{ "pa5ga2", "0xFF1D,0x1653,0xFD33,0xFF38,0x1A2A,0xFCCE,0xFF35,0x1A93,0xFCC1,0xFF3A,0x1ABD,0xFCC0", 0 },
				{ "papdcap5g", "0", 0 },
				{ "pcieingress_war", "15", 0 },
				{ "pdgain5g", "4", 0 },
				{ "pdoffset40ma0", "0x1111", 0 },
				{ "pdoffset40ma1", "0x1111", 0 },
				{ "pdoffset40ma2", "0x1111", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				{ "phycal_tempdelta", "255", 0 },
				{ "rawtempsense", "0x1FF", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgains5gelnagaina0", "1", 0 },
				{ "rxgains5gelnagaina1", "1", 0 },
				{ "rxgains5gelnagaina2", "1", 0 },
				{ "rxgains5ghelnagaina0", "2", 0 },
				{ "rxgains5ghelnagaina1", "2", 0 },
				{ "rxgains5ghelnagaina2", "3", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "5", 0 },
				{ "rxgains5ghtrisoa1", "4", 0 },
				{ "rxgains5ghtrisoa2", "4", 0 },
				{ "rxgains5gmelnagaina0", "2", 0 },
				{ "rxgains5gmelnagaina1", "2", 0 },
				{ "rxgains5gmelnagaina2", "3", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "5", 0 },
				{ "rxgains5gmtrisoa1", "4", 0 },
				{ "rxgains5gmtrisoa2", "4", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "7", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrisoa2", "5", 0 },
				{ "sar5g", "15", 0 },
				{ "sb20in40hrpo", "0", 0 },
				{ "sb20in40lrpo", "0", 0 },
				{ "sb20in80and160hr5ghpo", "0", 0 },
				{ "sb20in80and160hr5glpo", "0", 0 },
				{ "sb20in80and160hr5gmpo", "0", 0 },
				{ "sb20in80and160lr5ghpo", "0", 0 },
				{ "sb20in80and160lr5glpo", "0", 0 },
				{ "sb20in80and160lr5gmpo", "0", 0 },
				{ "sb40and80hr5ghpo", "0", 0 },
				{ "sb40and80hr5glpo", "0", 0 },
				{ "sb40and80hr5gmpo", "0", 0 },
				{ "sb40and80lr5ghpo", "0", 0 },
				{ "sb40and80lr5glpo", "0", 0 },
				{ "sb40and80lr5gmpo", "0", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "4", 0 },
				{ "tempcorrx", "0x3F", 0 },
				{ "tempoffset", "255", 0 },
				{ "temps_hysteresis", "15", 0 },
				{ "temps_period", "15", 0 },
				{ "tempsense_option", "3", 0 },
				{ "tempsense_slope", "255", 0 },
				{ "tempthresh", "255", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14E4", 0 },
				{ "xtalfreq", "0x40000", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(r1d_pci_2_1_params, "pci/2/1/%s");
			set_defaults(r1d_pci_1_1_params, "pci/1/1/%s");
		}
		break;
	case MODEL_EA6350v1:
	case MODEL_EA6350v2:
		mfr = "Linksys";
		if (nvram_match("boardnum", "20140309"))
			name = "EA6350v1";
		else if (nvram_match("boardnum", "20150309"))
			name = "EA6350v2";
		else /* default to EA6200 */
			name = "EA6200";
		
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for wl0 (0:) 2,4G - eth1 for EA6350v1 and/or wl0 (0:) 5G - eth1 for EA6200 */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for wl1 (1:) 5G - eth2 for EA6350v1 and/or wl1 (1:) 2,4G - eth2 for EA6200 */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");
			
			if (nvram_match("boardnum", "20140309") ||
			    nvram_match("boardnum", "20150309")) { /* case EA6350v1 OR EA6350v2 */
				/* 2G settings */
				nvram_set("wl0_bw_cap","3");
				nvram_set("wl0_chanspec","6u");
				nvram_set("wl0_channel","6");
				nvram_set("wl0_nbw","40");
				nvram_set("wl0_nctrlsb", "upper");

				/* misc wifi settings */
				nvram_set("wl0_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

				/* 5G settings */
				nvram_set("wl1_bw_cap", "7");
				nvram_set("wl1_chanspec", "36/80");
				nvram_set("wl1_channel", "36");
				nvram_set("wl1_nbw","80");
				nvram_set("wl1_nbw_cap","3");
				nvram_set("wl1_nctrlsb", "lower");
			}
			else { /* case EA6200 */
				/* 5G settings */
				nvram_set("wl0_bw_cap", "7");
				nvram_set("wl0_chanspec", "36/80");
				nvram_set("wl0_channel", "36");
				nvram_set("wl0_nband", "1");
				nvram_set("wl0_nbw","80");
				nvram_set("wl0_nbw_cap","3");
				nvram_set("wl0_nctrlsb", "lower");

				/* 2G settings */
				nvram_set("wl1_bw_cap","3");
				nvram_set("wl1_chanspec","6u");
				nvram_set("wl1_channel","6");
				nvram_set("wl1_nband", "2");
				nvram_set("wl1_nbw","40");
				nvram_set("wl1_nctrlsb", "upper");

				/* misc wifi settings */
				nvram_set("wl1_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

				/* set ssid correct */
				nvram_set("wl0_ssid", "FreshTomato50");
				nvram_set("wl1_ssid", "FreshTomato24");

				/* band steering settings correction, because 5 GHz module is the first one */
				/* see function start_bsd(void) */
			}

			/* 2.4 GHz and 5 GHz defaults */
			/* let the cfe set the init parameter for wifi modules - nothing to modify/adjust right now */
		}
		nvram_set("acs_2g_ch_no_ovlp", "1");

		nvram_set("devpath0", "pci/1/1/");
		nvram_set("devpath1", "pci/2/1/");
		nvram_set("partialboots", "0");
		break;
	case MODEL_EA6400:
		mfr = "Cisco Linksys";
		name = "EA6400";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");

			/* misc wifi settings */
			nvram_set("wl0_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

			/* 2.4 GHz module defaults */
			nvram_set("0:aa2g", "3");
			nvram_set("0:ag0", "0");
			nvram_set("0:ag1", "0");
			nvram_set("0:ag2", "0");
			nvram_set("0:antswctl2g", "0");
			nvram_set("0:antswitch", "0");
			nvram_set("0:boardflags2", "0x00001800");
			nvram_set("0:boardflags", "0x80001200");
			//nvram_set("0:cckbw202gpo", "0x4444");
			//nvram_set("0:cckbw20ul2gpo", "0x4444");
			nvram_set("0:devid", "0x43A9");
			nvram_set("0:elna2g", "2");
			nvram_set("0:extpagain2g", "3");
			nvram_set("0:ledbh0", "11");
			nvram_set("0:ledbh1", "11");
			nvram_set("0:ledbh2", "11");
			nvram_set("0:ledbh3", "11");
			nvram_set("0:ledbh12", "2");
			nvram_set("0:leddc", "0xFFFF");
			//nvram_set("0:legofdm40duppo", "0x0");
			//nvram_set("0:legofdmbw202gpo", "0x55553300");
			//nvram_set("0:legofdmbw20ul2gpo", "0x55553300");
			nvram_set("0:maxp2ga0", "0x62");
			nvram_set("0:maxp2ga1", "0x62");
			//nvram_set("0:maxp2ga2", "0x62");
			//nvram_set("0:mcs32po", "0x0006");
			//nvram_set("0:mcsbw202gpo", "0xAA997755");
			//nvram_set("0:mcsbw20ul2gpo", "0xAA997755");
			//nvram_set("0:mcsbw402gpo", "0xAA997755");
			nvram_set("0:pa2gw0a0", "0xFE9C");
			nvram_set("0:pa2gw0a1", "0xFEA7");
			//nvram_set("0:pa2gw0a2", "0xFE82");
			nvram_set("0:pa2gw1a0", "0x195C");
			nvram_set("0:pa2gw1a1", "0x1A96");
			//nvram_set("0:pa2gw1a2", "0x1EC5");
			nvram_set("0:pa2gw2a0", "0xFA4B");
			nvram_set("0:pa2gw2a1", "0xFA22");
			//nvram_set("0:pa2gw2a2", "0xF8B8");
			//nvram_set("0:parefldovoltage", "60");
			nvram_set("0:pdetrange2g", "3");
			nvram_set("0:phycal_tempdelta", "0");
			nvram_set("0:rxchain", "3");
			nvram_set("0:sromrev", "8");
			nvram_set("0:temps_hysteresis", "5");
			nvram_set("0:temps_period", "5");
			nvram_set("0:tempthresh", "120");
			nvram_set("0:tssipos2g", "1");
			nvram_set("0:txchain", "3");
			nvram_set("0:venid", "0x14E4");
			nvram_set("0:xtalfreq", "20000");

			/* 5 GHz module defaults */
			//nvram_set("1:aa2g", "7");
			nvram_set("1:aa5g", "7");
			nvram_set("1:aga0", "0");
			nvram_set("1:aga1", "0");
			nvram_set("1:aga2", "0");
			nvram_set("1:antswitch", "0");
			nvram_set("1:boardflags2", "0x00000002");
			nvram_set("1:boardflags3", "0x0");
			nvram_set("1:boardflags", "0x10000000");
			nvram_set("1:devid", "0x43A2");
			nvram_set("1:dot11agduphrpo", "0");
			nvram_set("1:dot11agduplrpo", "0");
			nvram_set("1:epagain5g", "0");
			nvram_set("1:femctrl", "6");
			nvram_set("1:gainctrlsph", "0");
			nvram_set("1:ledbh0", "11");
			nvram_set("1:ledbh1", "11");
			nvram_set("1:ledbh2", "11");
			nvram_set("1:ledbh3", "11");
			nvram_set("1:ledbh10", "2");
			nvram_set("1:leddc", "0xFFFF");
			nvram_set("1:maxp5ga0", "0x4A,0x4A,0x4E,0x4E");
			nvram_set("1:maxp5ga1", "0x4A,0x4A,0x4E,0x4E");
			nvram_set("1:maxp5ga2", "0x4A,0x4A,0x4E,0x4E");
			nvram_set("1:mcsbw1605ghpo", "0");
			nvram_set("1:mcsbw1605glpo", "0");
			nvram_set("1:mcsbw1605gmpo", "0");
			nvram_set("1:mcsbw205ghpo", "0xEE777700");
			nvram_set("1:mcsbw205glpo", "0xCC888800");
			nvram_set("1:mcsbw205gmpo", "0xCC888800");
			nvram_set("1:mcsbw405ghpo", "0xEE777700");
			nvram_set("1:mcsbw405glpo", "0xCC888800"); 
			nvram_set("1:mcsbw405gmpo", "0xCC888800");
			nvram_set("1:mcsbw805ghpo", "0xEE777700");
			nvram_set("1:mcsbw805glpo", "0xCC888800");
			nvram_set("1:mcsbw805gmpo", "0xCC888800");
			nvram_set("1:mcslr5ghpo", "0");
			nvram_set("1:mcslr5glpo", "0");
			nvram_set("1:mcslr5gmpo", "0");
			nvram_set("1:pa5ga0", "0xff5e,0x1418,0xfd78,0xff6c,0x14bc,0xfd77,0xff5d,0x1531,0xfd57,0xff60,0x15a2,0xfd45");
			nvram_set("1:pa5ga1", "0xff7e,0x1527,0xfd7d,0xff75,0x1522,0xfd74,0xff56,0x14bd,0xfd5c,0xff52,0x14c2,0xfd5c");
			nvram_set("1:pa5ga2", "0xff64,0x13f4,0xfd7c,0xff5c,0x13db,0xfd76,0xff5a,0x1473,0xfd5e,0xff61,0x14d2,0xfd5b");
			nvram_set("1:papdcap5g", "0");
			nvram_set("1:pdgain5g", "10");
			nvram_set("1:pdoffset40ma0", "0x3222");
			nvram_set("1:pdoffset40ma1", "0x3222");
			nvram_set("1:pdoffset40ma2", "0x3222");
			nvram_set("1:pdoffset80ma0", "0x0100");
			nvram_set("1:pdoffset80ma1", "0x0100");
			nvram_set("1:pdoffset80ma2", "0x0100");
			nvram_set("1:phycal_tempdelta", "0");
			nvram_set("1:rxchain", "7");
			nvram_set("1:rxgains5gelnagaina0", "1");
			nvram_set("1:rxgains5gelnagaina1", "1");
			nvram_set("1:rxgains5gelnagaina2", "1");
			nvram_set("1:rxgains5ghelnagaina0", "2");
			nvram_set("1:rxgains5ghelnagaina1", "2");
			nvram_set("1:rxgains5ghelnagaina2", "3");
			nvram_set("1:rxgains5ghtrelnabypa0", "1");
			nvram_set("1:rxgains5ghtrelnabypa1", "1");
			nvram_set("1:rxgains5ghtrelnabypa2", "1");
			nvram_set("1:rxgains5ghtrisoa0", "5");
			nvram_set("1:rxgains5ghtrisoa1", "4");
			nvram_set("1:rxgains5ghtrisoa2", "4");
			nvram_set("1:rxgains5gmelnagaina0", "2");
			nvram_set("1:rxgains5gmelnagaina1", "2");
			nvram_set("1:rxgains5gmelnagaina2", "3");
			nvram_set("1:rxgains5gmtrelnabypa0", "1");
			nvram_set("1:rxgains5gmtrelnabypa1", "1");
			nvram_set("1:rxgains5gmtrelnabypa2", "1");
			nvram_set("1:rxgains5gmtrisoa0", "5");
			nvram_set("1:rxgains5gmtrisoa1", "4");
			nvram_set("1:rxgains5gmtrisoa2", "4");
			nvram_set("1:rxgains5gtrelnabypa0", "1");
			nvram_set("1:rxgains5gtrelnabypa1", "1");
			nvram_set("1:rxgains5gtrelnabypa2", "1");
			nvram_set("1:rxgains5gtrisoa0", "7");
			nvram_set("1:rxgains5gtrisoa1", "6");
			nvram_set("1:rxgains5gtrisoa2", "5");
			nvram_set("1:sar2g", "18");
			nvram_set("1:sar5g", "15");
			nvram_set("1:sb20in40hrpo", "0");
			nvram_set("1:sb20in40lrpo", "0");
			nvram_set("1:sb20in80and160hr5ghpo", "0");
			nvram_set("1:sb20in80and160hr5glpo", "0");
			nvram_set("1:sb20in80and160hr5gmpo", "0");
			nvram_set("1:sb20in80and160lr5ghpo", "0");
			nvram_set("1:sb20in80and160lr5glpo", "0");
			nvram_set("1:sb20in80and160lr5gmpo", "0");
			nvram_set("1:sb40and80hr5ghpo", "0");
			nvram_set("1:sb40and80hr5glpo", "0");
			nvram_set("1:sb40and80hr5gmpo", "0");
			nvram_set("1:sb40and80lr5ghpo", "0");
			nvram_set("1:sb40and80lr5glpo", "0");
			nvram_set("1:sb40and80lr5gmpo", "0");
			nvram_set("1:sromrev", "11");
			nvram_set("1:subband5gver", "4");
			nvram_set("1:tempoffset", "0");
			nvram_set("1:temps_hysteresis", "5");
			nvram_set("1:temps_period", "5");
			nvram_set("1:tempthresh", "120");
			nvram_set("1:tssiposslope5g", "1");
			nvram_set("1:tworangetssi5g", "0");
			nvram_set("1:txchain", "7");
			nvram_set("1:venid", "0x14E4");
			nvram_set("1:xtalfreq", "40000");
		}
		nvram_set("acs_2g_ch_no_ovlp", "1");

		nvram_set("devpath0", "pci/1/1/");
		nvram_set("devpath1", "pci/2/1/");
		nvram_set("partialboots", "0");
		break;
	case MODEL_EA6700:
		mfr = "Cisco Linksys";
		if (strstr(nvram_safe_get("modelNumber"), "EA6500") != NULL)
			name = "EA6500v2";
		else
			name = "EA6700";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");

			/* misc wifi settings */
			nvram_set("wl0_vreqd", "0"); /* do not enable vhtmode and vht_features for 2G NON-AC PHY */

			/* 2.4 GHz module defaults */
			nvram_set("0:aa2g", "7");
			nvram_set("0:ag0", "0");
			nvram_set("0:ag1", "0");
			nvram_set("0:ag2", "0");
			nvram_set("0:antswctl2g", "0");
			nvram_set("0:antswitch", "0");
			nvram_set("0:boardflags2", "0x00100000");
			nvram_set("0:boardflags", "0x80001200");
			nvram_set("0:cckbw202gpo", "0x4444");
			nvram_set("0:cckbw20ul2gpo", "0x4444");
			nvram_set("0:devid", "0x4332");
			nvram_set("0:elna2g", "2");
			nvram_set("0:extpagain2g", "3");
			nvram_set("0:ledbh0", "11");
			nvram_set("0:ledbh1", "11");
			nvram_set("0:ledbh2", "11");
			nvram_set("0:ledbh3", "11");
			nvram_set("0:ledbh12", "2");
			nvram_set("0:leddc", "0xFFFF");
			nvram_set("0:legofdm40duppo", "0x0");
			nvram_set("0:legofdmbw202gpo", "0x55553300");
			nvram_set("0:legofdmbw20ul2gpo", "0x55553300");
			nvram_set("0:maxp2ga0", "0x60");
			nvram_set("0:maxp2ga1", "0x60");
			nvram_set("0:maxp2ga2", "0x60");
			nvram_set("0:mcs32po", "0x0006");
			nvram_set("0:mcsbw202gpo", "0xAA997755");
			nvram_set("0:mcsbw20ul2gpo", "0xAA997755");
			nvram_set("0:mcsbw402gpo", "0xAA997755");
			nvram_set("0:pa2gw0a0", "0xFE7C");
			nvram_set("0:pa2gw0a1", "0xFE85");
			nvram_set("0:pa2gw0a2", "0xFE82");
			nvram_set("0:pa2gw1a0", "0x1E9B");
			nvram_set("0:pa2gw1a1", "0x1EA5");
			nvram_set("0:pa2gw1a2", "0x1EC5");
			nvram_set("0:pa2gw2a0", "0xF8B4");
			nvram_set("0:pa2gw2a1", "0xF8C0");
			nvram_set("0:pa2gw2a2", "0xF8B8");
			nvram_set("0:parefldovoltage", "60");
			nvram_set("0:pdetrange2g", "3");
			nvram_set("0:phycal_tempdelta", "0");
			nvram_set("0:rxchain", "7");
			nvram_set("0:sromrev", "9");
			nvram_set("0:temps_hysteresis", "5");
			nvram_set("0:temps_period", "5");
			nvram_set("0:tempthresh", "120");
			nvram_set("0:tssipos2g", "1");
			nvram_set("0:txchain", "7");
			nvram_set("0:venid", "0x14E4");
			nvram_set("0:xtalfreq", "20000");

			/* 5 GHz module defaults */
			nvram_set("1:aa2g", "7");
			nvram_set("1:aa5g", "7");
			nvram_set("1:aga0", "0");
			nvram_set("1:aga1", "0");
			nvram_set("1:aga2", "0");
			nvram_set("1:antswitch", "0");
			nvram_set("1:boardflags2", "0x00200002");
			nvram_set("1:boardflags3", "0x0");
			nvram_set("1:boardflags", "0x30000000");
			nvram_set("1:devid", "0x43A2");
			nvram_set("1:dot11agduphrpo", "0");
			nvram_set("1:dot11agduplrpo", "0");
			nvram_set("1:epagain5g", "0");
			nvram_set("1:femctrl", "3");
			nvram_set("1:gainctrlsph", "0");
			nvram_set("1:ledbh0", "11");
			nvram_set("1:ledbh1", "11");
			nvram_set("1:ledbh2", "11");
			nvram_set("1:ledbh3", "11");
			nvram_set("1:ledbh10", "2");
			nvram_set("1:leddc", "0xFFFF");
			nvram_set("1:maxp5ga0", "0x5C,0x5C,0x5C,0x5C");
			nvram_set("1:maxp5ga1", "0x5C,0x5C,0x5C,0x5C");
			nvram_set("1:maxp5ga2", "0x5C,0x5C,0x5C,0x5C");
			nvram_set("1:mcsbw1605ghpo", "0");
			nvram_set("1:mcsbw1605glpo", "0");
			nvram_set("1:mcsbw1605gmpo", "0");
			nvram_set("1:mcsbw205ghpo", "0xDD553300");
			nvram_set("1:mcsbw205glpo", "0xDD553300");
			nvram_set("1:mcsbw205gmpo", "0xDD553300");
			nvram_set("1:mcsbw405ghpo", "0xEE885544");
			nvram_set("1:mcsbw405glpo", "0xEE885544"); 
			nvram_set("1:mcsbw405gmpo", "0xEE885544");
			nvram_set("1:mcsbw805ghpo", "0xEE885544");
			nvram_set("1:mcsbw805glpo", "0xEE885544");
			nvram_set("1:mcsbw805gmpo", "0xEE885544");
			nvram_set("1:mcslr5ghpo", "0");
			nvram_set("1:mcslr5glpo", "0");
			nvram_set("1:mcslr5gmpo", "0");
			nvram_set("1:pa5ga0", "0xff2b,0x1898,0xfcf2,0xff2c,0x1947,0xfcda,0xff33,0x18f9,0xfcec,0xff2d,0x18ef,0xfce4");
			nvram_set("1:pa5ga1", "0xff31,0x1930,0xfce3,0xff30,0x1974,0xfcd9,0xff31,0x18db,0xfcee,0xff37,0x194e,0xfce1");
			nvram_set("1:pa5ga2", "0xff2e,0x193c,0xfcde,0xff2c,0x1831,0xfcf9,0xff30,0x18c6,0xfcef,0xff30,0x1942,0xfce0");
			nvram_set("1:papdcap5g", "0");
			nvram_set("1:pdgain5g", "4");
			nvram_set("1:pdoffset40ma0", "0x1111");
			nvram_set("1:pdoffset40ma1", "0x1111");
			nvram_set("1:pdoffset40ma2", "0x1111");
			nvram_set("1:pdoffset80ma0", "0");
			nvram_set("1:pdoffset80ma1", "0");
			nvram_set("1:pdoffset80ma2", "0");
			nvram_set("1:phycal_tempdelta", "0");
			nvram_set("1:rxchain", "7");
			nvram_set("1:rxgains5gelnagaina0", "1");
			nvram_set("1:rxgains5gelnagaina1", "1");
			nvram_set("1:rxgains5gelnagaina2", "1");
			nvram_set("1:rxgains5ghelnagaina0", "2");
			nvram_set("1:rxgains5ghelnagaina1", "2");
			nvram_set("1:rxgains5ghelnagaina2", "3");
			nvram_set("1:rxgains5ghtrelnabypa0", "1");
			nvram_set("1:rxgains5ghtrelnabypa1", "1");
			nvram_set("1:rxgains5ghtrelnabypa2", "1");
			nvram_set("1:rxgains5ghtrisoa0", "5");
			nvram_set("1:rxgains5ghtrisoa1", "4");
			nvram_set("1:rxgains5ghtrisoa2", "4");
			nvram_set("1:rxgains5gmelnagaina0", "2");
			nvram_set("1:rxgains5gmelnagaina1", "2");
			nvram_set("1:rxgains5gmelnagaina2", "3");
			nvram_set("1:rxgains5gmtrelnabypa0", "1");
			nvram_set("1:rxgains5gmtrelnabypa1", "1");
			nvram_set("1:rxgains5gmtrelnabypa2", "1");
			nvram_set("1:rxgains5gmtrisoa0", "5");
			nvram_set("1:rxgains5gmtrisoa1", "4");
			nvram_set("1:rxgains5gmtrisoa2", "4");
			nvram_set("1:rxgains5gtrelnabypa0", "1");
			nvram_set("1:rxgains5gtrelnabypa1", "1");
			nvram_set("1:rxgains5gtrelnabypa2", "1");
			nvram_set("1:rxgains5gtrisoa0", "7");
			nvram_set("1:rxgains5gtrisoa1", "6");
			nvram_set("1:rxgains5gtrisoa2", "5");
			nvram_set("1:sar2g", "18");
			nvram_set("1:sar5g", "15");
			nvram_set("1:sb20in40hrpo", "0");
			nvram_set("1:sb20in40lrpo", "0");
			nvram_set("1:sb20in80and160hr5ghpo", "0");
			nvram_set("1:sb20in80and160hr5glpo", "0");
			nvram_set("1:sb20in80and160hr5gmpo", "0");
			nvram_set("1:sb20in80and160lr5ghpo", "0");
			nvram_set("1:sb20in80and160lr5glpo", "0");
			nvram_set("1:sb20in80and160lr5gmpo", "0");
			nvram_set("1:sb40and80hr5ghpo", "0");
			nvram_set("1:sb40and80hr5glpo", "0");
			nvram_set("1:sb40and80hr5gmpo", "0");
			nvram_set("1:sb40and80lr5ghpo", "0");
			nvram_set("1:sb40and80lr5glpo", "0");
			nvram_set("1:sb40and80lr5gmpo", "0");
			nvram_set("1:sromrev", "11");
			nvram_set("1:subband5gver", "4");
			nvram_set("1:tempoffset", "0");
			nvram_set("1:temps_hysteresis", "5");
			nvram_set("1:temps_period", "5");
			nvram_set("1:tempthresh", "120");
			nvram_set("1:tssiposslope5g", "1");
			nvram_set("1:tworangetssi5g", "0");
			nvram_set("1:txchain", "7");
			nvram_set("1:venid", "0x14E4");
			nvram_set("1:xtalfreq", "40000");
		}
		nvram_set("acs_2g_ch_no_ovlp", "1");

		nvram_set("devpath0", "pci/1/1/");
		nvram_set("devpath1", "pci/2/1/");
		nvram_set("partialboots", "0");
		break;
	case MODEL_EA6900:
		mfr = "Linksys";
		name = "EA6900";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");

			/* 2.4 GHz module defaults */
			nvram_set("0:aa2g", "7");
			nvram_set("0:agbg0", "0x47");
			nvram_set("0:agbg1", "0x47");
			nvram_set("0:agbg2", "0x47");
			nvram_set("0:antswitch", "0");
			nvram_set("0:boardflags", "0x00001000");
			nvram_set("0:boardflags2", "0x00100002");
			nvram_set("0:boardflags3", "0x00000003");
			nvram_set("0:cckbw202gpo", "0x0");
			nvram_set("0:cckbw20ul2gpo", "0x0");
			nvram_set("0:devid", "0x43A1");
			nvram_set("0:dot11agduphrpo", "0x0");
			nvram_set("0:dot11agduplrpo", "0x0");
			nvram_set("0:dot11agofdmhrbw202gpo", "0x6666");
			nvram_set("0:epagain2g", "0");
			nvram_set("0:femctrl", "3");
			nvram_set("0:gainctrlsph", "0");
			nvram_set("0:ledbh0", "0xFF");
			nvram_set("0:ledbh1", "0xFF");
			nvram_set("0:ledbh10", "2");
			nvram_set("0:ledbh2", "0xFF");
			nvram_set("0:ledbh3", "0xFF");
			nvram_set("0:leddc", "0xFFFF");
			nvram_set("0:maxp2ga0", "0x62");
			nvram_set("0:maxp2ga1", "0x62");
			nvram_set("0:maxp2ga2", "0x62");
			nvram_set("0:mcsbw202gpo", "0xCC666600");
			nvram_set("0:mcsbw402gpo", "0xCC666600");
			nvram_set("0:ofdmlrbw202gpo", "0x0");
			nvram_set("0:pa2ga0", "0xff22,0x1a4f,0xfcc1");
			nvram_set("0:pa2ga1", "0xff22,0x1a71,0xfcbb");
			nvram_set("0:pa2ga2", "0xff1f,0x1a21,0xfcc2");
			nvram_set("0:papdcap2g", "0");
			nvram_set("0:parefldovoltage", "35");
			nvram_set("0:pdgain2g", "14");
			nvram_set("0:pdoffset2g40ma0", "0x3");
			nvram_set("0:pdoffset2g40ma1", "0x3");
			nvram_set("0:pdoffset2g40ma2", "0x3");
			nvram_set("0:phycal_tempdelta", "0");
			//nvram_set("0:rpcal2g", "47823");
			nvram_set("0:rpcal2g", "53985");
			nvram_set("0:rxchain", "7");
			nvram_set("0:rxgains2gelnagaina0", "4");
			nvram_set("0:rxgains2gelnagaina1", "4");
			nvram_set("0:rxgains2gelnagaina2", "4");
			nvram_set("0:rxgains2gtrelnabypa0", "1");
			nvram_set("0:rxgains2gtrelnabypa1", "1");
			nvram_set("0:rxgains2gtrelnabypa2", "1");
			nvram_set("0:rxgains2gtrisoa0", "7");
			nvram_set("0:rxgains2gtrisoa1", "7");
			nvram_set("0:rxgains2gtrisoa2", "7");
			nvram_set("0:sb20in40hrpo", "0x0");
			nvram_set("0:sb20in40lrpo", "0x0");
			nvram_set("0:sromrev", "11");
			nvram_set("0:tempoffset", "0");
			nvram_set("0:temps_hysteresis", "5");
			nvram_set("0:temps_period", "5");
			nvram_set("0:tempthresh", "120");
			nvram_set("0:tssiposslope2g", "1");
			nvram_set("0:tworangetssi2g", "0");
			nvram_set("0:txchain", "7");
			nvram_set("0:venid", "0x14E4");
			nvram_set("0:xtalfreq", "40000");

			/* 5 GHz module defaults */
			nvram_set("1:aa5g", "7");
			nvram_set("1:aga0", "0");
			nvram_set("1:aga1", "0");
			nvram_set("1:aga2", "0");
			nvram_set("1:antswitch", "0");
			nvram_set("1:boardflags", "0x30000000");
			nvram_set("1:boardflags2", "0x00200002");
			nvram_set("1:boardflags3", "0x00000000");
			nvram_set("1:devid", "0x43A2");
			nvram_set("1:dot11agduphrpo", "0x0");
			nvram_set("1:dot11agduplrpo", "0x0");
			nvram_set("1:epagain5g", "0");
			nvram_set("1:femctrl", "3");
			nvram_set("1:gainctrlsph", "0");
			nvram_set("1:ledbh0", "11");
			nvram_set("1:ledbh1", "11");
			nvram_set("1:ledbh10", "2");
			nvram_set("1:ledbh2", "11");
			nvram_set("1:ledbh3", "11");
			nvram_set("1:leddc", "0xFFFF");
			nvram_set("1:maxp5ga0", "0x5C,0x5C,0x5C,0x5C");
			nvram_set("1:maxp5ga1", "0x5C,0x5C,0x5C,0x5C");
			nvram_set("1:maxp5ga2", "0x5C,0x5C,0x5C,0x5C");
			nvram_set("1:mcsbw205ghpo", "0xBB555500");
			nvram_set("1:mcsbw205glpo", "0xBB555500");
			nvram_set("1:mcsbw205gmpo", "0xBB555500");
			nvram_set("1:mcsbw405ghpo", "0xBB777700");
			nvram_set("1:mcsbw405glpo", "0xBB777700");
			nvram_set("1:mcsbw405gmpo", "0xBB777700");
			nvram_set("1:mcsbw805ghpo", "0xBB777700");
			nvram_set("1:mcsbw805glpo", "0xBB777733");
			nvram_set("1:mcsbw805gmpo", "0xBB777700");
			nvram_set("1:mcslr5ghpo", "0x0");
			nvram_set("1:mcslr5glpo", "0x0");
			nvram_set("1:mcslr5gmpo", "0x0");
			nvram_set("1:pa5ga0", "0xff2e,0x185a,0xfcfc,0xff37,0x1903,0xfcf1,0xff4b,0x197f,0xfcff,0xff37,0x180f,0xfd12");
			nvram_set("1:pa5ga1", "0xff33,0x1944,0xfce5,0xff30,0x18c6,0xfcf5,0xff40,0x19c7,0xfce5,0xff38,0x18cc,0xfcf9");
			nvram_set("1:pa5ga2", "0xff34,0x1962,0xfce1,0xff35,0x193b,0xfceb,0xff38,0x1921,0xfcf1,0xff39,0x188f,0xfd00");
			nvram_set("1:papdcap5g", "0");
			nvram_set("1:parefldovoltage", "35");
			nvram_set("1:pdgain5g", "4");
			nvram_set("1:pdoffset40ma0", "0x1111");
			nvram_set("1:pdoffset40ma1", "0x1111");
			nvram_set("1:pdoffset40ma2", "0x1111");
			nvram_set("1:pdoffset80ma0", "0xEEEE");
			nvram_set("1:pdoffset80ma1", "0xEEEE");
			nvram_set("1:pdoffset80ma2", "0xEEEE");
			nvram_set("1:phycal_tempdelta", "0");
			//nvram_set("1:rpcal5gb0", "32015");
			//nvram_set("1:rpcal5gb3", "35617");
			nvram_set("1:rpcal5gb0", "41773");
			nvram_set("1:rpcal5gb3", "42547");
			nvram_set("1:rxchain", "7");
			nvram_set("1:rxgains5gelnagaina0", "1");
			nvram_set("1:rxgains5gelnagaina1", "1");
			nvram_set("1:rxgains5gelnagaina2", "1");
			nvram_set("1:rxgains5ghelnagaina0", "2");
			nvram_set("1:rxgains5ghelnagaina1", "2");
			nvram_set("1:rxgains5ghelnagaina2", "3");
			nvram_set("1:rxgains5ghtrelnabypa0", "1");
			nvram_set("1:rxgains5ghtrelnabypa1", "1");
			nvram_set("1:rxgains5ghtrelnabypa2", "1");
			nvram_set("1:rxgains5ghtrisoa0", "5");
			nvram_set("1:rxgains5ghtrisoa1", "4");
			nvram_set("1:rxgains5ghtrisoa2", "4");
			nvram_set("1:rxgains5gmelnagaina0", "2");
			nvram_set("1:rxgains5gmelnagaina1", "2");
			nvram_set("1:rxgains5gmelnagaina2", "3");
			nvram_set("1:rxgains5gmtrelnabypa0", "1");
			nvram_set("1:rxgains5gmtrelnabypa1", "1");
			nvram_set("1:rxgains5gmtrelnabypa2", "1");
			nvram_set("1:rxgains5gmtrisoa0", "5");
			nvram_set("1:rxgains5gmtrisoa1", "4");
			nvram_set("1:rxgains5gmtrisoa2", "4");
			nvram_set("1:rxgains5gtrelnabypa0", "1");
			nvram_set("1:rxgains5gtrelnabypa1", "1");
			nvram_set("1:rxgains5gtrelnabypa2", "1");
			nvram_set("1:rxgains5gtrisoa0", "7");
			nvram_set("1:rxgains5gtrisoa1", "6");
			nvram_set("1:rxgains5gtrisoa2", "5");
			nvram_set("1:sb20in40hrpo", "0x0");
			nvram_set("1:sb20in40lrpo", "0x0");
			nvram_set("1:sb20in80and160hr5ghpo", "0x0");
			nvram_set("1:sb20in80and160hr5glpo", "0x0");
			nvram_set("1:sb20in80and160hr5gmpo", "0x0");
			nvram_set("1:sb20in80and160lr5ghpo", "0x0");
			nvram_set("1:sb20in80and160lr5glpo", "0x0");
			nvram_set("1:sb20in80and160lr5gmpo", "0x0");
			nvram_set("1:sb40and80hr5ghpo", "0x0");
			nvram_set("1:sb40and80hr5glpo", "0x0");
			nvram_set("1:sb40and80hr5gmpo", "0x0");
			nvram_set("1:sb40and80lr5ghpo", "0x0");
			nvram_set("1:sb40and80lr5glpo", "0x0");
			nvram_set("1:sb40and80lr5gmpo", "0x0");
			nvram_set("1:sromrev", "11");
			nvram_set("1:subband5gver", "4");
			nvram_set("1:tempoffset", "0");
			nvram_set("1:temps_hysteresis", "5");
			nvram_set("1:temps_period", "5");
			nvram_set("1:tempthresh", "120");
			nvram_set("1:tssiposslope5g", "1");
			nvram_set("1:tworangetssi5g", "0");
			nvram_set("1:txchain", "7");
			nvram_set("1:venid", "0x14E4");
			nvram_set("1:xtalfreq", "40000");
		}
		nvram_set("acs_2g_ch_no_ovlp", "1");

		nvram_set("devpath0", "pci/1/1/");
		nvram_set("devpath1", "pci/2/1/");
		nvram_set("partialboots", "0");
		break;
	case MODEL_WZR1750:
		mfr = "Buffalo";
		name = "WZR-1750DHP";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth2 eth1");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("0:macaddr", s);				/* fix WL mac for 2,4G */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* fix WL mac for 5G */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");

			/* wifi country settings */
			nvram_set("0:regrev", "12");
			nvram_set("1:regrev", "12");
			nvram_set("0:ccode", "SG");
			nvram_set("1:ccode", "SG");

			/* 2.4 GHz and 5 GHz defaults */
			/* let the cfe set the init parameter for wifi modules - nothing to modify/adjust right now */
		}
		break;
#ifdef TCONFIG_BCM714
	case MODEL_RTAC3100:
		mfr = "Asus";
		name = "RT-AC3100";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC | SUP_80211AC_WAVE2;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* GMAC3 variables */
			nvram_set("stop_gmac3", "1"); 				/* disable gmac3 (blackbox!) */
			nvram_set("gmac3_enable", "0");

			/* RGMII_BRCM5301X */
			nvram_unset("rgmii_port");				/* unset for RT-AC3100 - !!!NOTE!!! CONFIG_RGMII_BCM_FA=y for SDK7.14 by default, no option currently! */

			/* misc LED settings */
			nvram_set("0:ledbh9", "0x7");
			nvram_set("1:ledbh9", "0x7");

			/* setup MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN - eth0 */
			nvram_set("0:macaddr", s);				/* set WL mac for wl0 (0:) - 2,4GHz - eth1 (NOTE: needs to be the same like for LAN - other no wl connection with encryption/wpa possible ? --> align to RT-AC5300 for now! to be checked again for that case! ) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* set WL mac for wl1 (1:) - 5GHz low - eth2 */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			/* wl0 (0:) - 2,4GHz */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			//nvram_set("0:ccode", "DE"); 				/* Note: keep cfe default */
			//nvram_set("0:regrev", "7");

			/* wl1 (1:) - 5GHz */
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");
			//nvram_set("1:ccode", "DE"); 				/* Note: keep cfe default */
			//nvram_set("1:regrev", "7");

			/* set devpath */
			nvram_set("devpath0", "pcie/1/1/");
			nvram_set("devpath1", "pcie/2/1/");
		}
		break;
	case MODEL_RTAC88U:
		mfr = "Asus";
		name = "RT-AC88U";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC | SUP_80211AC_WAVE2;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_invert", "1");
			nvram_set("vlan1hwname", "et1");
			nvram_set("vlan2hwname", "et1");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");

			/* GMAC3 variables */
			nvram_set("stop_gmac3", "1"); 				/* disable gmac3 (blackbox!) */
			nvram_set("gmac3_enable", "0");

			/* RGMII_BRCM5301X */
			nvram_set("rgmii_port", "5"); 				/* !!!NOTE!!! CONFIG_RGMII_BCM_FA=y for SDK7.14 by default, no option currently! */

			/* misc LED settings */
			nvram_set("0:ledbh9", "0x7");
			nvram_set("1:ledbh9", "0x7");

			/* setup MAC addresses */
			strlcpy(s, nvram_safe_get("et1macaddr"), sizeof(s));	/* get et1 MAC address for LAN - eth0 */
			nvram_set("0:macaddr", s);				/* set WL mac for wl0 (0:) - 2,4GHz - eth1 (NOTE: needs to be the same like for LAN - other no wl connection with encryption/wpa possible ? --> align to RT-AC5300 for now! to be checked again for that case! ) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* set WL mac for wl1 (1:) - 5GHz low - eth2 */
			nvram_set("wl1_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			/* wl0 (0:) - 2,4GHz */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			//nvram_set("0:ccode", "DE"); 				/* Note: keep cfe default */
			//nvram_set("0:regrev", "7");

			/* wl1 (1:) - 5GHz */
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");
			//nvram_set("1:ccode", "DE"); 				/* Note: keep cfe default */
			//nvram_set("1:regrev", "7");
		}
		break;
#endif /* TCONFIG_BCM714 */
#ifdef TCONFIG_AC3200
#ifdef TCONFIG_AC5300
	case MODEL_RTAC5300:
		mfr = "Asus";
		name = "RT-AC5300";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC | SUP_80211AC_WAVE2;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et1");
			nvram_set("vlan2hwname", "et1");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1 wl2");
			nvram_set("lan_ifnames", "vlan1 eth1 eth2 eth3");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth1 eth2 eth3");
			nvram_set("wl_ifname", "eth1");
			nvram_set("wl0_ifname", "eth1");
			nvram_set("wl1_ifname", "eth2");
			nvram_set("wl2_ifname", "eth3");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");
			nvram_set("wl2_vifnames", "wl2.1 wl2.2 wl2.3");

			/* GMAC3 variables */
			nvram_set("stop_gmac3", "1"); 				/* disable gmac3 (blackbox!) */
			nvram_set("gmac3_enable", "0");

			/* RGMII_BRCM5301X */
			nvram_set("rgmii_port", "5"); 				/* !!!NOTE!!! CONFIG_RGMII_BCM_FA=y for SDK7.14 by default, no option currently! */

			/* misc LED settings */
			nvram_set("0:ledbh9", "0x7");
			nvram_set("1:ledbh9", "0x7");
			nvram_set("2:ledbh9", "0x7");

			/* setup MAC addresses */
			strlcpy(s, nvram_safe_get("et1macaddr"), sizeof(s));	/* get et1 MAC address for LAN - eth0 */
			nvram_set("0:macaddr", s);				/* set WL mac for wl0 (0:) - 2,4GHz - eth1 (NOTE: needs to be the same like for LAN - other no wl connection with encryption/wpa possible) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("1:macaddr", s);				/* set WL mac for wl1 (1:) - 5GHz low - eth2 */
			nvram_set("wl1_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("2:macaddr", s);				/* set WL mac for wl2 (2:) - 5GHz high - eth3 */
			nvram_set("wl2_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			/* wl0 (0:) - 2,4GHz */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			//nvram_set("0:ccode", "DE"); 				/* Note: keep cfe default */
			//nvram_set("0:regrev", "7");

			/* wl1 (1:) - 5GHz-1 */
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");
			//nvram_set("1:ccode", "DE"); 				/* Note: keep cfe default */
			//nvram_set("1:regrev", "7");

			/* wl2 (2:) - 5GHz-2 */
			nvram_set("wl2_bw_cap", "7");
			nvram_set("wl2_chanspec", "100/80");
			nvram_set("wl2_channel", "100");
			nvram_set("wl2_nbw","80");
			nvram_set("wl2_nbw_cap","3");
			nvram_set("wl2_nctrlsb", "lower");
			//nvram_set("2:ccode", "DE"); 				/* Note: keep cfe default */
			//nvram_set("2:regrev", "7");

			/* set devpath */
			nvram_set("devpath0", "pcie/1/3/");
			nvram_set("devpath1", "pcie/1/4/");
			nvram_set("devpath2", "pcie/2/1/");

			/* update board limits */
			if (nvram_match("bl_version", "1.0.3.4") && nvram_match("0:maxp2ga0", "0x60")) {
				nvram_set("0:maxp2ga0", "0x6a");
				nvram_set("0:maxp2ga1", "0x6a");
				nvram_set("0:maxp2ga2", "0x6a");
				nvram_set("0:maxp2ga3", "0x6a");
				nvram_set("0:dot11agofdmhrbw202gpo", "0x4210");
				nvram_set("0:mcsbw202gpo", "0xb9872100");
				nvram_set("0:mcsbw402gpo", "0xb9872100");
				nvram_set("0:mcs1024qam2gpo", "0xedededed");

				nvram_set("1:maxp5gb0a0", "0x66");
				nvram_set("1:maxp5gb1a0", "0x66");
				nvram_set("1:maxp5gb2a0", "0x66");
				nvram_set("1:maxp5gb3a0", "0x66");
				nvram_set("1:maxp5gb4a0", "0x66");

				nvram_set("1:maxp5gb0a1", "0x66");
				nvram_set("1:maxp5gb1a1", "0x66");
				nvram_set("1:maxp5gb2a1", "0x66");
				nvram_set("1:maxp5gb3a1", "0x66");
				nvram_set("1:maxp5gb4a1", "0x66");

				nvram_set("1:maxp5gb0a2", "0x66");
				nvram_set("1:maxp5gb1a2", "0x66");
				nvram_set("1:maxp5gb2a2", "0x66");
				nvram_set("1:maxp5gb3a2", "0x66");
				nvram_set("1:maxp5gb4a2", "0x66");

				nvram_set("1:maxp5gb0a3", "0x66");
				nvram_set("1:maxp5gb1a3", "0x66");
				nvram_set("1:maxp5gb2a3", "0x66");
				nvram_set("1:maxp5gb3a3", "0x66");
				nvram_set("1:maxp5gb4a3", "0x66");

				nvram_set("2:maxp5gb0a0", "0x66");
				nvram_set("2:maxp5gb1a0", "0x66");
				nvram_set("2:maxp5gb2a0", "0x66");
				nvram_set("2:maxp5gb3a0", "0x66");
				nvram_set("2:maxp5gb4a0", "0x6A");

				nvram_set("2:maxp5gb0a1", "0x66");
				nvram_set("2:maxp5gb1a1", "0x66");
				nvram_set("2:maxp5gb2a1", "0x66");
				nvram_set("2:maxp5gb3a1", "0x66");
				nvram_set("2:maxp5gb4a1", "0x6A");

				nvram_set("2:maxp5gb0a2", "0x66");
				nvram_set("2:maxp5gb1a2", "0x66");
				nvram_set("2:maxp5gb2a2", "0x66");
				nvram_set("2:maxp5gb3a2", "0x66");
				nvram_set("2:maxp5gb4a2", "0x6A");

				nvram_set("2:maxp5gb0a3", "0x66");
				nvram_set("2:maxp5gb1a3", "0x66");
				nvram_set("2:maxp5gb2a3", "0x66");
				nvram_set("2:maxp5gb3a3", "0x66");
				nvram_set("2:maxp5gb4a3", "0x6A");

				nvram_set("2:mcsbw205gx2po", "0xba875430");
				nvram_set("2:mcsbw405gx2po", "0xba875430");
				nvram_set("2:mcsbw805gx2po", "0xba875430");
				nvram_set("2:mcs1024qam5gx2po", "0xdcdcdcdc");
			}
		}
		break;
#endif /* TCONFIG_AC5300 */
	case MODEL_RTAC3200:
		mfr = "Asus";
		name = "RT-AC3200";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("lan_invert", "1");
			nvram_set("vlan1hwname", "et0");
			nvram_set("vlan2hwname", "et0");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1 wl2");
			nvram_set("lan_ifnames", "vlan1 eth2 eth1 eth3");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth2 eth1 eth3");
			nvram_set("wl_ifname", "eth2");
			nvram_set("wl0_ifname", "eth2");
			nvram_set("wl1_ifname", "eth1");
			nvram_set("wl2_ifname", "eth3");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");
			nvram_set("wl2_vifnames", "wl2.1 wl2.2 wl2.3");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et0macaddr"), sizeof(s));	/* get et0 MAC address for LAN */
			inc_mac(s, +2, sizeof(s));				/* MAC + 1 will be for WAN */
			nvram_set("1:macaddr", s);				/* fix WL mac for wl0 (1:) - 2,4GHz - eth2 (do not use the same MAC address like for LAN) */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("0:macaddr", s);				/* fix WL mac for wl1 (0:) - 5GHz low (first one) - eth1 */
			nvram_set("wl1_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("2:macaddr", s);				/* fix WL mac for wl2 (2:) - 5GHz high (second one) - eth3 */
			nvram_set("wl2_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			/* wl0 (1:) - 2,4GHz */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("1:ccode", "SG");
			nvram_set("1:regrev", "12");
			/* wl1 (0:) - 5GHz low */
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "36/80");
			nvram_set("wl1_channel", "36");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");
			nvram_set("0:ccode", "SG");
			nvram_set("0:regrev", "12");
			/* wl2 (2:) - 5GHz high */
			nvram_set("wl2_bw_cap", "7");
			nvram_set("wl2_chanspec", "104/80");
			nvram_set("wl2_channel", "104");
			nvram_set("wl2_nbw","80");
			nvram_set("wl2_nbw_cap","3");
			nvram_set("wl2_nctrlsb", "upper");
			nvram_set("2:ccode", "SG");
			nvram_set("2:regrev", "12");
			/* fix devpath */
			nvram_set("devpath0", "pcie/1/3");
			nvram_set("devpath1", "pcie/1/4");
			nvram_set("devpath2", "pcie/2/1");

			struct nvram_tuple ac3200_0_params[] = {
				{ "devpath0", "sb/1/", 0 },
				{ "boardrev","0x1421" , 0 },
				{ "boardvendor", "0x14e4" , 0 },
				{ "devid", "0x43bc" , 0 },
				{ "sromrev", "11" , 0 },
				{ "boardflags", "0x30040000", 0 },
				{ "boardflags2", "0x00220102", 0 },
				{ "venid", "0x14e4", 0 },
				{ "boardflags3", "0x0" , 0 },
				{ "aa5g", "7", 0 },
				{ "aga0", "0x0", 0 },
				{ "aga1", "0x0", 0 },
				{ "aga2", "0x0", 0 },
				{ "txchain", "7", 0 },
				{ "rxchain", "7", 0 },
				{ "antswitch", "0", 0 },
				{ "femctrl", "3" , 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "epagain5g", "0", 0 },
				{ "pdgain5g", "4", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "papdcap5g", "0", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "tempthresh", "125", 0 },
				{ "tempoffset", "255", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "xtalfreq", "40000", 0 },
				{ "phycal_tempdelta", "15", 0 },
				{ "temps_period", "5", 0 },
				{ "temps_hysteresis", "5", 0 },
				{ "pdoffset40ma0", "4369", 0 },
				{ "pdoffset40ma1", "4369", 0 },
				{ "pdoffset40ma2", "4369", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "rxgains5gmelnagaina0", "2", 0 },
				{ "rxgains5gmtrisoa0", "5", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5ghelnagaina0", "2", 0 },
				{ "rxgains5ghtrisoa0", "5" , 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5gelnagaina0", "2", 0 },
				{ "rxgains5gtrisoa0", "5", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "maxp5ga0", "94,94,90,90", 0 },
				{ "rxgains5gmelnagaina1", "2", 0 },
				{ "rxgains5gmtrisoa1", "5", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5ghelnagaina1", "2", 0 },
				{ "rxgains5ghtrisoa1", "5", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5gelnagaina1", "2", 0 },
				{ "rxgains5gtrisoa1", "5" , 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "maxp5ga1", "94,94,90,90", 0 },
				{ "rxgains5gmelnagaina2", "2", 0 },
				{ "rxgains5gmtrisoa2", "5", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5ghelnagaina2", "2", 0 },
				{ "rxgains5ghtrisoa2", "5", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5gelnagaina2", "2", 0 },
				{ "rxgains5gtrisoa2", "5", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "maxp5ga2", "94,94,90,90", 0 },
				{ "ledbh10", "7", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple ac3200_1_params[] = {
				{ "devpath1", "sb/1/", 0 },
				{ "boardrev", "0x1421", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "devid", "0x43bb", 0 },
				{ "sromrev", "11" , 0 },
				{ "boardflags", "0x20001000", 0 },
				{ "boardflags2", "0x00100002", 0 },
				{ "venvid", "0x14e4", 0 },
				{ "boardflags3", "0x4000005", 0 },
				{ "aa2g", "7", 0 },
				{ "agbg0", "0x0", 0 },
				{ "agbg1", "0x0" , 0 },
				{ "agbg2", "0x0", 0 },
				{ "txchain", "7", 0 },
				{ "rxchain", "7", 0 },
				{ "antswitch", "0", 0 },
				{ "femctrl", "3", 0 },
				{ "tssiposslope2g", "1", 0 },
				{ "epagain2g", "0", 0 },
				{ "pdgain2g", "21", 0 },
				{ "tworangetssi2g", "0", 0 },
				{ "papdcap2g", "0", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "tempthresh", "120", 0 },
				{ "tempoffset", "255", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "xtalfreq", "40000", 0 },
				{ "phycal_tempdelta", "15", 0 },
				{ "temps_period", "5", 0 },
				{ "temps_hysteresis", "5", 0 },
				{ "pdoffset2g40ma0", "15", 0 },
				{ "pdoffset2g40ma1", "15", 0 },
				{ "pdoffset2g40ma2", "15", 0 },
				{ "pdoffset2g40mvalid", "1", 0 },
				{ "pdoffset40ma0", "0", 0 },
				{ "pdoffset40ma1", "0", 0 },
				{ "pdoffset40ma2", "0", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				{ "cckbw202gpo", "0", 0 },
				{ "cckbw20ul2gpo", "0", 0 },
				{ "dot11agofdmhrbw202gpo", "0x2000", 0 },
				{ "ofdmlrbw202gpo", "0", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "maxp2ga0", "102", 0 },
				{ "rxgains2gelnagaina0", "4", 0 },
				{ "rxgains2gtrisoa0", "7", 0 },
				{ "rxgains2gtrelnabypa0", "1", 0 },
				{ "maxp2ga1", "102", 0 },
				{ "rxgains2gelnagaina1", "4", 0 },
				{ "rxgains2gtrisoa1", "7", 0 },
				{ "rxgains2gtrelnabypa1", "1", 0 },
				{ "maxp2ga2", "102", 0 },
				{ "rxgains2gelnagaina2", "4", 0 },
				{ "rxgains2gtrisoa2", "7", 0 },
				{ "rxgains2gtrelnabypa2", "1", 0 },
				{ "ledbh10", "7", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple ac3200_2_params[] = {
				{ "devpath2", "sb/1/", 0 },
				{ "boardrev", "0x1421", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "devid", "0x43bc", 0 },
				{ "sromrev", "11", 0 },
				{ "boardflags", "0x30040000", 0 },
				{ "boardflags2", "0x00220102", 0 },
				{ "venid", "0x14e4", 0 },
				{ "boardflags3", "0x0", 0 },
				{ "aa5g", "7", 0 },
				{ "aga0", "0x0", 0 },
				{ "aga1", "0x0", 0 },
				{ "aga2", "0x0", 0 },
				{ "txchain", "7", 0 },
				{ "rxchain", "7", 0 },
				{ "antswitch", "0", 0 },
				{ "femctrl", "3", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "epagain5g", "0", 0 },
				{ "pdgain5g", "4", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "papdcap5g", "0", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "tempthresh", "120", 0 },
				{ "tempoffset", "255", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "xtalfreq", "40000", 0 },
				{ "phycal_tempdelta", "15", 0 },
				{ "temps_period", "5", 0 },
				{ "temps_hysteresis", "5", 0 },
				{ "pdoffset40ma0", "4369" , 0 },
				{ "pdoffset40ma1", "4369", 0 },
				{ "pdoffset40ma2", "4369", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "rxgains5gmelnagaina0", "2", 0 },
				{ "rxgains5gmtrisoa0", "5", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5ghelnagaina0", "2", 0 },
				{ "rxgains5ghtrisoa0", "5", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5gelnagaina0", "2", 0 },
				{ "rxgains5gtrisoa0", "5", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "maxp5ga0", "90,90,106,106", 0 },
				{ "rxgains5gmelnagaina1", "2", 0 },
				{ "rxgains5gmtrisoa1", "5", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5ghelnagaina1", "2", 0 },
				{ "rxgains5ghtrisoa1", "5", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5gelnagaina1", "2", 0 },
				{ "rxgains5gtrisoa1", "5", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "maxp5ga1", "90,90,106,106", 0 },
				{ "rxgains5gmelnagaina2", "2", 0 },
				{ "rxgains5gmtrisoa2", "5", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5ghelnagaina2", "2", 0 },
				{ "rxgains5ghtrisoa2", "5", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5gelnagaina2", "2", 0 },
				{ "rxgains5gtrisoa2", "5", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "maxp5ga2", "90,90,106,106", 0 },
				{ "ledbh10", "7", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(ac3200_0_params, "0:%s");
			set_defaults(ac3200_1_params, "1:%s");
			set_defaults(ac3200_2_params, "2:%s");
		}
		break;
	case MODEL_R8000: /* also for R7900 */
		mfr = "Netgear";
		name = nvram_match("board_id", "U12H315T30_NETGEAR") ? "R7900" : "R8000";
		features = SUP_SES | SUP_80211N | SUP_1000ET | SUP_80211AC;
#ifdef TCONFIG_USB
		nvram_set("usb_uhci", "-1");
#endif
		if (!nvram_match("t_fix1", (char *)name)) {
			nvram_set("vlan1hwname", "et2"); /* SPECIAL case: for R8000 we use the gmac3 default setup (et2) but disabled and copy et2macaddr to et0macaddr */
			nvram_set("vlan2hwname", "et2");
			nvram_set("lan_ifname", "br0");
			nvram_set("landevs", "vlan1 wl0 wl1 wl2");
			nvram_set("lan_ifnames", "vlan1 eth2 eth1 eth3");
			nvram_set("wan_ifnames", "vlan2");
			nvram_set("wan_ifnameX", "vlan2");
			nvram_set("wandevs", "vlan2");
			nvram_set("wl_ifnames", "eth2 eth1 eth3");
			nvram_set("wl_ifname", "eth2");
			nvram_set("wl0_ifname", "eth2");
			nvram_set("wl1_ifname", "eth1");
			nvram_set("wl2_ifname", "eth3");
			nvram_set("wl0_vifnames", "wl0.1 wl0.2 wl0.3");
			nvram_set("wl1_vifnames", "wl1.1 wl1.2 wl1.3");
			nvram_set("wl2_vifnames", "wl2.1 wl2.2 wl2.3");

			/* GMAC3 variables */
			nvram_set("fwd_cpumap", "d:x:2:169:1 d:l:5:169:1 d:u:5:163:0");
			nvram_set("fwd_wlandevs", "");
			nvram_set("fwddevs", "");

			/* fix MAC addresses */
			strlcpy(s, nvram_safe_get("et2macaddr"), sizeof(s));	/* get et2 MAC address for LAN */
			nvram_set("lan_hwaddr", s);				/* copy et2macaddr to lan_hwaddr */
			nvram_set("et0macaddr", s);				/* copy et2macaddr to et0macaddr */
			inc_mac(s, +2, sizeof(s));
			nvram_set("1:macaddr", s);				/* fix WL mac for wl0 (1:) - 2,4GHz - eth2 */
			nvram_set("wl0_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("0:macaddr", s);				/* fix WL mac for wl1 (0:) - 5GHz high - eth1 */
			nvram_set("wl1_hwaddr", s);
			inc_mac(s, +4, sizeof(s));				/* do not overlap with VIFs */
			nvram_set("2:macaddr", s);				/* fix WL mac for wl2 (2:) - 5GHz low - eth3 */
			nvram_set("wl2_hwaddr", s);

			/* usb3.0 settings */
			nvram_set("usb_usb3", "0");
			nvram_set("xhci_ports", "1-1");
			nvram_set("ehci_ports", "2-1 2-2");
			nvram_set("ohci_ports", "3-1 3-2");

			/* misc settings */
			nvram_set("boot_wait", "on");
			nvram_set("wait_time", "3");

			/* wifi settings/channels */
			/* wl0 (1:) - 2,4GHz */
			nvram_set("wl0_bw_cap","3");
			nvram_set("wl0_chanspec","6u");
			nvram_set("wl0_channel","6");
			nvram_set("wl0_nbw","40");
			nvram_set("wl0_nctrlsb", "upper");
			nvram_set("1:ccode", "SG");
			nvram_set("1:regrev", "12");
			/* wl1 (0:) - 5GHz high */
			nvram_set("wl1_bw_cap", "7");
			nvram_set("wl1_chanspec", "100/80");
			nvram_set("wl1_channel", "100");
			nvram_set("wl1_nbw","80");
			nvram_set("wl1_nbw_cap","3");
			nvram_set("wl1_nctrlsb", "lower");
			nvram_set("0:ccode", "SG");
			nvram_set("0:regrev", "12");
			/* wl2 (2:) - 5GHz low */
			nvram_set("wl2_bw_cap", "7");
			nvram_set("wl2_chanspec", "40/80");
			nvram_set("wl2_channel", "40");
			nvram_set("wl2_nbw","80");
			nvram_set("wl2_nbw_cap","3");
			nvram_set("wl2_nctrlsb", "upper");
			nvram_set("2:ccode", "SG");
			nvram_set("2:regrev", "12");

			/* fix devpath */
			nvram_set("devpath0", "pcie/1/1");
			nvram_set("devpath1", "pcie/2/3");
			nvram_set("devpath2", "pcie/2/4");

			struct nvram_tuple r8000_0_params[] = {
				{ "aa5g", "7", 0 },
				{ "aga0", "0x0", 0 },
				{ "aga1", "0x0", 0 },
				{ "aga2", "0x0", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x30008000", 0 },
				{ "boardflags2", "0x2", 0 },
				{ "boardflags3", "0x1", 0 },
				{ "boardrev", "0x1421", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "deadman_to", "720000000" , 0 },
				{ "devid", "0x43BC", 0 },
				{ "devpath0", "sb/1/", 0 },
				{ "disband5grp", "0x7", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "epagain5g", "0", 0 },
				{ "femctrl", "6" , 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp5ga0", "98,98,98,98", 0 },
				{ "maxp5ga1", "98,98,98,98", 0 },
				{ "maxp5ga2", "98,98,98,98", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw205ghpo", "0x76434200", 0 },
				{ "mcsbw205glpo", "0", 0 },
				{ "mcsbw205gmpo", "0", 0 },
				{ "mcsbw405ghpo", "0x76434222", 0 },
				{ "mcsbw405glpo", "0", 0 },
				{ "mcsbw405gmpo", "0", 0 },
				{ "mcsbw805ghpo", "0x76434222", 0 },
				{ "mcsbw805glpo", "0", 0 },
				{ "mcsbw805gmpo", "0", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "pa5ga0", "0xff25,0x156d,0xfd52,0xff27,0x1750,0xfd12,0xff33,0x1ca2,0xfc95,0xff40,0x1c48,0xfcb3", 0 },
				{ "pa5ga1", "0xff28,0x1519,0xfd57,0xff31,0x169f,0xfd34,0xff2f,0x1bb3,0xfcad,0xff41,0x1d31,0xfc9f", 0 },
				{ "pa5ga2", "0xff29,0x1543,0xfd5b,0xff2a,0x16f7,0xfd23,0xff27,0x1a50,0xfccd,0xff40,0x1cc1,0xfc95", 0 },
				{ "papdcap5g", "0", 0 },
				{ "pdgain5g", "4", 0 },
				{ "pdoffset40ma0", "0", 0 },
				{ "pdoffset40ma1", "0", 0 },
				{ "pdoffset40ma2", "0", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				{ "phycal_tempdelta", "15", 0 },
				{ "pwr_scale_1db", "1", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				{ "rpcal5gb0", "0", 0 },
				{ "rpcal5gb1", "0", 0 },
				{ "rpcal5gb2", "0xb53e", 0 },
				{ "rpcal5gb3", "0", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr5ga0", "63,63,63,63", 0 },
				{ "rxgainerr5ga1", "31,31,31,31", 0 },
				{ "rxgainerr5ga2", "31,31,31,31", 0 },
				{ "rxgains5gelnagaina0", "1", 0 },
				{ "rxgains5gelnagaina1", "1", 0 },
				{ "rxgains5gelnagaina2", "1", 0 },
				{ "rxgains5ghelnagaina0", "1", 0 },
				{ "rxgains5ghelnagaina1", "1", 0 },
				{ "rxgains5ghelnagaina2", "1", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "6", 0 },
				{ "rxgains5ghtrisoa1", "6", 0 },
				{ "rxgains5ghtrisoa2", "6", 0 },
				{ "rxgains5gmelnagaina0", "1", 0 },
				{ "rxgains5gmelnagaina1", "1", 0 },
				{ "rxgains5gmelnagaina2", "1", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "6", 0 },
				{ "rxgains5gmtrisoa1", "6", 0 },
				{ "rxgains5gmtrisoa2", "6", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "6", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrisoa2", "6", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempoffset", "255", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "temps_hysteresis", "5", 0 },
				{ "temps_period", "5", 0 },
				{ "tempthresh", "120", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "watchdog", "3000", 0 },
				{ "xtalfreq", "40000", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple r8000_1_params[] = {
				{ "aa2g", "7", 0 },
				{ "agbg0", "0x0", 0 },
				{ "agbg1", "0x0", 0 },
				{ "agbg2", "0x0", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x1000", 0 },
				{ "boardflags2", "0x2", 0 },
				{ "boardflags3", "0x4000001", 0 },
				{ "boardrev", "0x1421", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "cckbw202gpo", "0", 0 },
				{ "cckbw20ul2gpo", "0", 0 },
				{ "deadman_to", "720000000", 0 },
				{ "devid", "0x43BB", 0 },
				{ "devpath1", "sb/1/", 0 },
				{ "dot11agduphrpo", "0", 0 },
				{ "dot11agduplrpo", "0", 0 },
				{ "dot11agofdmhrbw202gpo", "0", 0 },
				{ "epagain2g", "0", 0 },
				{ "femctrl", "6", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp2ga0", "58", 0 },
				{ "maxp2ga1", "58", 0 },
				{ "maxp2ga2", "58", 0 },
				{ "mcsbw202gpo", "0", 0 },
				{ "mcsbw402gpo", "0", 0 },
				{ "ofdmlrbw202gpo", "0", 0 },
				{ "pa2ga0", "0xff40,0x1b2a,0xfcd0", 0 },
				{ "pa2ga1", "0xff45,0x1b83,0xfcd2", 0 },
				{ "pa2ga2", "0xff3a,0x1b35,0xfcc2", 0 },
				{ "papdcap2g", "0", 0 },
				{ "pdgain2g", "21", 0 },
				{ "pdoffset2g40ma0", "15", 0 },
				{ "pdoffset2g40ma1", "15", 0 },
				{ "pdoffset2g40ma2", "15", 0 },
				{ "pdoffset2g40mvalid", "1", 0 },
				{ "pdoffset40ma0", "0", 0 },
				{ "pdoffset40ma1", "0", 0 },
				{ "pdoffset40ma2", "0", 0 },
				{ "pdoffset80ma0", "0", 0 },
				{ "pdoffset80ma1", "0", 0 },
				{ "pdoffset80ma2", "0", 0 },
				{ "phycal_tempdelta", "15", 0 },
				{ "pwr_scale_1db", "1", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				{ "rpcal2g", "0x2a06", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr2ga0", "7" , 0 },
				{ "rxgainerr2ga1", "2", 0 },
				{ "rxgainerr2ga2", "0", 0 },
				{ "rxgains2gelnagaina0", "2", 0 },
				{ "rxgains2gelnagaina1", "2", 0 },
				{ "rxgains2gelnagaina2", "2", 0 },
				{ "rxgains2gtrelnabypa0", "1", 0 },
				{ "rxgains2gtrelnabypa1", "1", 0 },
				{ "rxgains2gtrelnabypa2", "1", 0 },
				{ "rxgains2gtrisoa0", "6", 0 },
				{ "rxgains2gtrisoa1", "6", 0 },
				{ "rxgains2gtrisoa2", "6", 0 },
				{ "sromrev", "11", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempoffset", "255", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "temps_hysteresis", "5", 0 },
				{ "temps_period", "5", 0 },
				{ "tempthresh", "120", 0 },
				{ "tssiposslope2g", "1", 0 },
				{ "tworangetssi2g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "venvid", "0x14e4", 0 },
				{ "watchdog", "10000", 0 },
				{ "xtalfreq", "40000", 0 },
				{ 0, 0, 0 }
			};

			struct nvram_tuple r8000_2_params[] = {
				{ "aa5g", "7", 0 },
				{ "aga0", "0x0", 0 },
				{ "aga1", "0x0", 0 },
				{ "aga2", "0x0", 0 },
				{ "antswitch", "0", 0 },
				{ "boardflags", "0x10000000", 0 },
				{ "boardflags2", "0x2", 0 },
				{ "boardflags3", "0x2", 0 },
				{ "boardrev", "0x1421", 0 },
				{ "boardvendor", "0x14e4", 0 },
				{ "deadman_to", "720000000", 0 },
				{ "devid", "0x43BC", 0 },
				{ "devpath2", "sb/1/", 0 },
				{ "disband5grp", "0x18", 0 },
				{ "dot11agduphrpo", "0x4444", 0 },
				{ "dot11agduplrpo", "0x4444", 0 },
				{ "epagain5g", "0", 0 },
				{ "femctrl", "6", 0 },
				{ "gainctrlsph", "0", 0 },
				{ "maxp5ga0", "74,74,74,74", 0 },
				{ "maxp5ga1", "74,74,74,74", 0 },
				{ "maxp5ga2", "74,74,74,74", 0 },
				{ "mcsbw1605ghpo", "0", 0 },
				{ "mcsbw1605glpo", "0", 0 },
				{ "mcsbw1605gmpo", "0", 0 },
				{ "mcsbw205ghpo", "0", 0 },
				{ "mcsbw205glpo", "0x43224444", 0 },
				{ "mcsbw205gmpo", "0x43224444", 0 },
				{ "mcsbw405ghpo", "0", 0 },
				{ "mcsbw405glpo", "0x43211111", 0 },
				{ "mcsbw405gmpo", "0x43223333", 0 },
				{ "mcsbw805ghpo", "0", 0 },
				{ "mcsbw805glpo", "0x43211111", 0 },
				{ "mcsbw805gmpo", "0x43212222", 0 },
				{ "mcslr5ghpo", "0", 0 },
				{ "mcslr5glpo", "0", 0 },
				{ "mcslr5gmpo", "0", 0 },
				{ "pa5ga0", "0xff25,0x156d,0xfd52,0xff27,0x1750,0xfd12,0xff33,0x1ca2,0xfc95,0xff40,0x1c48,0xfcb3", 0 },
				{ "pa5ga1", "0xff28,0x1519,0xfd57,0xff31,0x169f,0xfd34,0xff2f,0x1bb3,0xfcad,0xff41,0x1d31,0xfc9f", 0 },
				{ "pa5ga2", "0xff29,0x1543,0xfd5b,0xff2a,0x16f7,0xfd23,0xff27,0x1a50,0xfccd,0xff40,0x1cc1,0xfc95", 0 },
				{ "papdcap5g", "0", 0 },
				{ "pdgain5g", "19", 0 },
				{ "pdoffset40ma0", "0x5444", 0 },
				{ "pdoffset40ma1", "0x5444", 0 },
				{ "pdoffset40ma2", "0x5344", 0 },
				{ "pdoffset80ma0", "0x2111", 0 },
				{ "pdoffset80ma1", "0x0111", 0 },
				{ "pdoffset80ma2", "0x2111", 0 },
				{ "phycal_tempdelta", "15", 0 },
				{ "pwr_scale_1db", "1", 0 },
				{ "rawtempsense", "0x1ff", 0 },
				{ "rpcal5gb0", "0x4053", 0 },
				{ "rpcal5gb1", "0x4b51", 0 },
				{ "rpcal5gb2", "0", 0 },
				{ "rpcal5gb3", "0", 0 },
				{ "rxchain", "7", 0 },
				{ "rxgainerr5ga0", "-2,63,63,63", 0 },
				{ "rxgainerr5ga1", "-2,31,31,31", 0 },
				{ "rxgainerr5ga2", "-5,31,31,31", 0 },
				{ "rxgains5gelnagaina0", "1", 0 },
				{ "rxgains5gelnagaina1", "1", 0 },
				{ "rxgains5gelnagaina2", "1", 0 },
				{ "rxgains5ghelnagaina0", "1", 0 },
				{ "rxgains5ghelnagaina1", "1", 0 },
				{ "rxgains5ghelnagaina2", "1", 0 },
				{ "rxgains5ghtrelnabypa0", "1", 0 },
				{ "rxgains5ghtrelnabypa1", "1", 0 },
				{ "rxgains5ghtrelnabypa2", "1", 0 },
				{ "rxgains5ghtrisoa0", "6", 0 },
				{ "rxgains5ghtrisoa1", "6", 0 },
				{ "rxgains5ghtrisoa2", "6", 0 },
				{ "rxgains5gmelnagaina0", "1", 0 },
				{ "rxgains5gmelnagaina1", "1", 0 },
				{ "rxgains5gmelnagaina2", "1", 0 },
				{ "rxgains5gmtrelnabypa0", "1", 0 },
				{ "rxgains5gmtrelnabypa1", "1", 0 },
				{ "rxgains5gmtrelnabypa2", "1", 0 },
				{ "rxgains5gmtrisoa0", "6", 0 },
				{ "rxgains5gmtrisoa1", "6", 0 },
				{ "rxgains5gmtrisoa2", "6", 0 },
				{ "rxgains5gtrelnabypa0", "1", 0 },
				{ "rxgains5gtrelnabypa1", "1", 0 },
				{ "rxgains5gtrelnabypa2", "1", 0 },
				{ "rxgains5gtrisoa0", "6", 0 },
				{ "rxgains5gtrisoa1", "6", 0 },
				{ "rxgains5gtrisoa2", "6", 0 },
				{ "sromrev", "11", 0 },
				{ "subband5gver", "0x4", 0 },
				{ "tempcorrx", "0x3f", 0 },
				{ "tempoffset", "255", 0 },
				{ "tempsense_option", "0x3", 0 },
				{ "tempsense_slope", "0xff", 0 },
				{ "temps_hysteresis", "5", 0 },
				{ "temps_period", "5", 0 },
				{ "tempthresh", "120", 0 },
				{ "tssiposslope5g", "1", 0 },
				{ "tworangetssi5g", "0", 0 },
				{ "txchain", "7", 0 },
				{ "venid", "0x14e4", 0 },
				{ "watchdog", "3000", 0 },
				{ "xtalfreq", "40000", 0 },
				{ 0, 0, 0 }
			};

			set_defaults(r8000_0_params, "0:%s");
			set_defaults(r8000_1_params, "1:%s");
			set_defaults(r8000_2_params, "2:%s");
		}
		if (!nvram_get_int("caldata_ready")) { /* last step: set router specific cal data if not yet applied */
			setcaldata();
			nvram_set("caldata_ready", "1");
		}
		break;
#endif /* TCONFIG_AC3200 */

	/*
	 * add here new ARM models
	 */

#endif /* WL_BSS_INFO_VERSION >= 108 */

#endif /* !CONFIG_BCMWL6A */
#endif /* TOMATO64 */

	} /* switch (model) */

#ifdef CONFIG_BCMWL6A
	wl_defaults(); /* check and align wifi values */

	/* adjust wl_defaults() (which is using nvram router_defaults) - last correction before we go on! */
	if (name) {
		/* special case Linksys EA6200 */
		if (!strcmp(name, "EA6200")) {
			nvram_set("wl0_nband", "1"); /* no "standard" wl config --> 5G first */
			nvram_set("wl1_nband", "2"); /* 2,4G */
		}
		/* special case Belkin F9K1113v2 */
		else if (!strcmp(name, "F9K1113v2")) {
			nvram_set("wl0_nband", "1"); /* no "standard" wl config --> 5G first */
			nvram_set("wl1_nband", "2"); /* 2,4G */
		}
		/* special case Xiaomi MiWiFi */
		else if (!strcmp(name, "MiWiFi")) {
			nvram_set("wl0_nband", "1"); /* no "standard" wl config --> 5G first */
			nvram_set("wl1_nband", "2"); /* 2,4G */
		}
	}
#endif

#ifndef TOMATO64
	if (name) {
		nvram_set("t_fix1", name);
		if (ver && strcmp(ver, "")) {
			snprintf(s, sizeof(s), "%s %s v%s", mfr, name, ver);
		}
		else {
			snprintf(s, sizeof(s), "%s %s", mfr, name);
		}
	}
	else {
		snprintf(s, sizeof(s), "%s %d/%s/%s/%s/%s", mfr, check_hw_type(), nvram_safe_get("boardtype"), nvram_safe_get("boardnum"), nvram_safe_get("boardrev"), nvram_safe_get("boardflags"));
		s[64] = 0;
	}
	nvram_set("t_model_name", s);
#else
	features = SUP_1000ET;
	nvram_set("usb_usb3", "1");
#ifdef TOMATO64_X86_64
	nvram_set("t_model_name", "x86_64");
#endif /* TOMATO64_X86_64 */
#ifdef TOMATO64_MT6000
	nvram_set("t_model_name", "GL.iNet GL-MT6000");
#endif /* TOMATO64_MT6000 */
#endif /* TOMATO64 */
#ifndef CONFIG_BCMWL6A
	nvram_set("pa0maxpwr", "400"); /* allow Tx power up tp 400 mW, needed for ND only */
#endif

	snprintf(s, sizeof(s), "0x%lX", features);
	nvram_set("t_features", s);

	/* note: set wan_ifnameX if wan_ifname needs to be overriden */
	if (nvram_is_empty("wan_ifnameX")) {
		nvram_set("wan_ifnameX", ((strtoul(nvram_safe_get("boardflags"), NULL, 0) & BFL_ENETVLAN) 
#ifndef TOMATO64
#ifndef CONFIG_BCMWL6A
		                           || (check_hw_type() == HW_BCM4712)
#endif
#endif /* TOMATO64 */
		                          ) ? "vlan1" : "eth1");
	}

	nvram_set("wan_get_dns", "");
	nvram_set("wan_get_domain", "");
	nvram_set("wan_ppp_get_ip", "0.0.0.0");
	nvram_set("action_service", "");
#ifndef TOMATO64
	nvram_set("jffs2_format", "0");
#endif /* TOMATO64 */
	nvram_set("rrules_radio", "-1");
	nvram_unset("https_crt_gen");
	nvram_unset("log_wmclear");
#ifdef TCONFIG_IPV6
	nvram_set("ipv6_get_dns", "");
#endif
#ifdef TCONFIG_MEDIA_SERVER
	nvram_unset("ms_rescan");
#endif
	if (nvram_get_int("http_id_gen") == 1)
		nvram_unset("http_id");

	nvram_unset("sch_rboot_last");
	nvram_unset("sch_rcon_last");
	nvram_unset("sch_c1_last");
	nvram_unset("sch_c2_last");
	nvram_unset("sch_c3_last");

#ifndef TOMATO64
#ifndef TCONFIG_BCMARM
	nvram_set("brau_state", "");
	if ((features & SUP_BRAU) == 0)
		nvram_set("script_brau", "");
#endif
#endif /* TOMATO64 */
	if ((features & SUP_SES) == 0)
		nvram_set("sesx_script", "");
	if ((features & SUP_1000ET) == 0)
		nvram_set("jumbo_frame_enable", "0");

	/* compatibility with old versions */
#ifndef TOMATO64
	if (nvram_match("wl_net_mode", "disabled")) {
		nvram_set("wl_radio", "0");
		nvram_set("wl_net_mode", "mixed");
	}
#endif /* TOMATO64 */

	return 0;
}

#ifndef TOMATO64
#ifndef TCONFIG_BCMARM
/* Get the special files from nvram and copy them to disc.
 * These were files saved with "nvram setfile2nvram <filename>".
 * Better hope that they were saved with full pathname.
 */
static void load_files_from_nvram(void)
{
	char *name, *cp;
	int ar_loaded = 0;
	char buf[NVRAM_SPACE];

	if (nvram_getall(buf, sizeof(buf)) != 0)
		return;

	for (name = buf; *name; name += strlen(name) + 1) {
		if (strncmp(name, "FILE:", 5) == 0) { /* this special name marks a file to get */
			if ((cp = strchr(name, '=')) == NULL)
				continue;

			*cp = 0;
			logmsg(LOG_INFO, "Loading file '%s' from nvram", name + 5);
			nvram_nvram2file(name, name + 5);

			if (memcmp(".autorun", cp - 8, 9) == 0) 
				++ar_loaded;
		}
	}
	/* start any autorun files that may have been loaded into one of the standard places. */
	if (ar_loaded != 0)
		run_nvscript(".autorun", NULL, 3);
}
#endif
#endif /* TOMATO64 */

static inline void set_jumbo_frame(void)
{
#ifndef TOMATO64
	int enable = nvram_get_int("jumbo_frame_enable");

	/*
	 * 0x40 JUMBO frame page
	 * JUMBO Control Register
	 * 0x01 REG_JUMBO_CTRL (Port Mask (bit i == port i enabled), bit 24 == GigE always enabled)
	 * 0x05 REG_JUMBO_SIZE
	 */
#ifdef TCONFIG_BCMARM
	eval("et", "robowr", "0x40", "0x01", enable ? "0x010001ff" : "0x00", "4"); /* set enable flag for arm (32 bit) */
#else
	/* at mips branch we set the enable flag arleady at bcmrobo.c --> so nothing to do here right now */
	//eval("et", "robowr", "0x40", "0x01", enable ? "0x1f" : "0x00"); /* set enable flag for mips */
#endif
	if (enable) {
		eval("et", "robowr", "0x40", "0x05", nvram_safe_get("jumbo_frame_size")); /* set the packet size */
	}
#else
	eval("set_jumbo_frame");
#endif /* TOMATO64 */
}

static inline void set_kernel_panic(void)
{
	/* automatically reboot after a kernel panic */
	f_write_string("/proc/sys/kernel/panic", "3", 0, 0);
	f_write_string("/proc/sys/kernel/panic_on_oops", "3", 0, 0);
}

static inline void set_kernel_memory(void)
{
	f_write_string("/proc/sys/vm/overcommit_memory", "2", 0, 0); /* Linux kernel will not overcommit memory */
#ifndef TOMATO64
#ifdef TCONFIG_BCMARM
	f_write_string("/proc/sys/vm/overcommit_ratio", "75", 0, 0); /* allow userspace to commit up to 75% of total memory */
#else
	f_write_string("/proc/sys/vm/overcommit_ratio", "100", 0, 0); /* allow userspace to commit up to 100% of total memory */
#endif
#endif /* TOMATO64 */
}

#ifdef TCONFIG_USB
static inline void tune_min_free_kbytes(void)
{
	struct sysinfo info;

	memset(&info, 0, sizeof(struct sysinfo));
	sysinfo(&info);
	if (info.totalram >= (TOMATO_RAM_HIGH_END * 1024)) { /* Router with 256 MB RAM and more */
		f_write_string("/proc/sys/vm/min_free_kbytes", "20480", 0, 0);  /* 20 MByte */
	}
	else if (info.totalram >= (TOMATO_RAM_MID_END * 1024)) { /* Router with 128 MB RAM */
		f_write_string("/proc/sys/vm/min_free_kbytes", "14336", 0, 0); /* 14 MByte */
	}
	else if (info.totalram >= (TOMATO_RAM_LOW_END * 1024)) { /* Router with 64 MB RAM */
		f_write_string("/proc/sys/vm/min_free_kbytes", "8192", 0, 0); /* 8 MByte */
	}
#ifndef TOMATO64
#ifndef TCONFIG_BCMARM
	else if (info.totalram >= (TOMATO_RAM_VLOW_END * 1024)) {
		/* If we have 32MB+ RAM, tune min_free_kbytes
		 * to reduce page allocation failure errors.
		 */
		f_write_string("/proc/sys/vm/min_free_kbytes", "1024", 0, 0); /* 1 MByte */
	}
#endif
#endif /* TOMATO64 */
}
#endif /* TCONFIG_USB */

#if defined(TCONFIG_BCMSMP) && defined(TCONFIG_USB)
static inline void tune_smp_affinity(void)
{
	int fd;

	if ((fd = open("/proc/irq/163/smp_affinity", O_RDWR)) >= 0) {
		close(fd);

		if (nvram_get_int("smbd_enable")) { /* samba is enabled */
			f_write_string("/proc/irq/179/smp_affinity", TOMATO_CPUX, 0, 0); /* eth0 --> CPU 0 and 1 (no change, default) */
			f_write_string("/proc/irq/163/smp_affinity", TOMATO_CPU1, 0, 0); /* eth1 --> CPU 1 (assign at least 163 to CPU1) */
			f_write_string("/proc/irq/169/smp_affinity", TOMATO_CPUX, 0, 0); /* eth2 --> CPU 0 and 1 (no change, default) */
		}
		else {
			f_write_string("/proc/irq/179/smp_affinity", TOMATO_CPU0, 0, 0); /* eth0 --> CPU 0 */
			f_write_string("/proc/irq/163/smp_affinity", TOMATO_CPU1, 0, 0); /* eth1 --> CPU 1 */
			f_write_string("/proc/irq/169/smp_affinity", TOMATO_CPU1, 0, 0); /* eth2 --> CPU 1 */
		}
	}

}
#endif /* TCONFIG_BCMSMP && TCONFIG_USB */

static void sysinit(void)
{
	static int noconsole = 0;
	static const time_t tm = 0;
	unsigned int i;
	DIR *d;
	struct dirent *de;
	char s[256];
	char t[256];
#ifdef TOMATO64
	FILE *fp;
#endif /* TOMATO64 */

	mount("proc", "/proc", "proc", 0, NULL);
	mount("tmpfs", "/tmp", "tmpfs", 0, NULL);
#ifndef TOMATO64
	mount("devfs", "/dev", "tmpfs", MS_MGC_VAL | MS_NOATIME, NULL);
#endif /* TOMATO64 */
	mknod("/dev/null", S_IFCHR | 0666, makedev(1, 3));
	mknod("/dev/console", S_IFCHR | 0600, makedev(5, 1));
	mount("sysfs", "/sys", "sysfs", MS_MGC_VAL, NULL);
	mkdir("/dev/shm", 0777);
	mkdir("/dev/pts", 0777);
	mknod("/dev/pts/ptmx", S_IRWXU|S_IFCHR, makedev(5, 2));
	mknod("/dev/pts/0", S_IRWXU|S_IFCHR, makedev(136, 0));
	mknod("/dev/pts/1", S_IRWXU|S_IFCHR, makedev(136, 1));
	mount("devpts", "/dev/pts", "devpts", MS_MGC_VAL, NULL);

	if (console_init())
		noconsole = 1;

	stime(&tm);

	static const char *mkd[] = { "/tmp/etc", "/tmp/var", "/tmp/home", "/tmp/mnt", "/tmp/splashd",
	                             "/tmp/share", "/tmp/var/wwwext", "/tmp/var/wwwext/cgi-bin",
	                             "/var/webmon", "/var/log", "/var/run", "/var/tmp", "/var/lib", "/var/lib/misc",
	                             "/var/spool", "/var/spool/cron", "/var/spool/cron/crontabs",
	                             NULL
	};

	umask(0);
	for (i = 0; mkd[i]; ++i) {
		mkdir(mkd[i], 0755);
	}

	mkdir("/var/lock", 0777);
	mkdir("/var/tmp/dhcp", 0777);
	mkdir("/home/root", 0700);
	chmod("/tmp", 0777);
	f_write("/etc/hosts", NULL, 0, 0, 0644); /* blank */
	f_write("/etc/fstab", NULL, 0, 0, 0644); /* blank */
	simple_unlock("cron");
	simple_unlock("firewall");
	simple_unlock("restrictions");
	umask(022);

	if ((d = opendir("/rom/etc")) != NULL) {
		while ((de = readdir(d)) != NULL) {
			if (de->d_name[0] == '.')
				continue;

			snprintf(s, sizeof(s), "%s/%s", "/rom/etc", de->d_name);
			snprintf(t, sizeof(t), "%s/%s", "/etc", de->d_name);
			symlink(s, t);
		}
		closedir(d);
	}
	symlink("/proc/mounts", "/etc/mtab");

#ifdef TCONFIG_SAMBASRV
	if ((d = opendir("/usr/codepages")) != NULL) {
		while ((de = readdir(d)) != NULL) {
			if (de->d_name[0] == '.')
				continue;

			snprintf(s, sizeof(s), "/usr/codepages/%s", de->d_name);
			snprintf(t, sizeof(t), "/usr/share/%s", de->d_name);
			symlink(s, t);
		}
		closedir(d);
	}
#endif /* TCONFIG_SAMBASRV */

	static const char *dn[] = { "null", "zero", "random", "urandom", "full", "ptmx", "nvram", NULL };
	for (i = 0; dn[i]; ++i) {
		snprintf(s, sizeof(s), "/dev/%s", dn[i]);
		chmod(s, 0666);
	}
	chmod("/dev/gpio", 0660);

	set_action(ACT_IDLE);

	for (i = 0; defenv[i]; ++i) {
		putenv(defenv[i]);
	}

#ifndef TOMATO64
	eval("hotplug2", "--coldplug");
#else
	eval("/etc/init.d/S10mdev", "start");
	start_hotplug2();

#ifdef TOMATO64_MT6000
	eval("set_devs_mt6000");
#endif /* TOMATO64_MT6000 */
	eval("set_devs");

#ifdef TOMATO64_X86_64
	/* Mount filesystem rw */
	eval("mount_nvram");
#endif /* TOMATO64_X86_64 */
	if (!nvram_get_int("fs_mount_ro")) {
		eval("mount", "-o", "remount,rw", "/");
	}

	if ((fp = fopen("/etc/fstab", "w"))) {
		fprintf(fp, "LABEL=opt /opt ext4 defaults 0 0");
		fclose(fp);
	}
	eval("mount", "-a");

	/* Expand filesystem parition to fill disk */
	if (!nvram_get_int("fs_expanded")) {
#ifdef TOMATO64_X86_64
		eval("expand_root_partition");
#endif /* TOMATO64_X86_64 */
#ifdef TOMATO64_MT6000
		eval("resize2fs", "/dev/mmcblk0p7");
#endif /* TOMATO64_MT6000 */
		nvram_set("fs_expanded", "1");
	}
#endif /* TOMATO64 */

#ifndef TOMATO64
	if (!noconsole) {
		printf("\n\nHit ENTER for console...\n\n");
		run_shell(1, 0);
	}
#else
	if (!nvram_get_int("tty_login")) {
		if (!noconsole) {
			printf("\n\nHit ENTER for console...\n\n");
			run_shell(1, 0);
		}
	}
#endif /* TOMATO64 */

	check_bootnv();

#ifdef TCONFIG_IPV6
	/* disable IPv6 by default on all interfaces */
	f_write_procsysnet("ipv6/conf/default/disable_ipv6", "1");
#endif

	for (i = 0; i < ASIZE(fatalsigs); i++) {
		signal(fatalsigs[i], handle_fatalsigs);
	}
	signal(SIGCHLD, handle_reap);

	/* ctf must be loaded prior to any other modules */
	if (nvram_invmatch("ctf_disable", "1"))
		modprobe("ctf");

#ifndef TOMATO64
#ifdef TCONFIG_BCMNAT
	if (nvram_invmatch("bcmnat_disable", "1"))
		modprobe("bcm_nat");
#endif

#if defined(TCONFIG_BCMARM) && defined(TCONFIG_USB)
	/* check samba enabled ? */
	if (nvram_get_int("smbd_enable")) {
		nvram_set("txworkq", "1"); /* set txworkq to 1, see et/sys/et_linux.c */
	}
	else {
		nvram_unset("txworkq");
	}
#endif /* TCONFIG_BCMARM && TCONFIG_USB */
#endif /* TOMATO64 */

#ifdef TCONFIG_EMF
	modprobe("emf");
	modprobe("igs");
#endif

#ifndef TOMATO64
#ifdef TCONFIG_BCMARM
	modprobe("et");
#else
	switch (check_hw_type()) {
	case HW_BCM4785:
		modprobe("bcm57xx");
		break;
	default:
		modprobe("et");
		break;
	}
#endif /* TCONFIG_BCMARM */
#endif /* TOMATO64 */

	restore_defaults(); /* restore (basic) defaults if necessary */
	del_rstats_defaults(); /* remove rstats nvram values if feature is disabled! */
	del_cstats_defaults(); /* remove cstats nvram values if feature is disabled! */
#ifdef TCONFIG_FTP
	del_ftp_defaults(); /* remove ftp nvram values if feature is disabled! */
#endif /* TCONFIG_FTP */
#ifdef TCONFIG_SNMP
	del_snmp_defaults(); /* remove snmp nvram values if feature is disabled! */
#endif /* TCONFIG_SNMP */
	del_upnp_defaults(); /* remove upnp nvram values if feature is disabled! */
#ifdef TCONFIG_BCMBSD
	del_bsd_defaults(); /* remove BSD (smart connect / band steering) nvram values if feature is disabled! */
#endif /* TCONFIG_BCMBSD */
	init_nvram();

#ifdef TOMATO64
	eval("/usr/bin/nic_count");
	eval("/usr/bin/set_macs");
#ifdef TOMATO64_X86_64
	eval("/usr/bin/fudge_time");
#endif /* TOMATO64_X86_64 */
	eval("/usr/bin/start_qemu_guest");
#endif /* TOMATO64 */

	set_jumbo_frame(); /* enable or disable jumbo_frame and set jumbo frame size */

	/* load after init_nvram */
#ifndef TOMATO64
#if defined(TCONFIG_USBAP) || defined(TCONFIG_DHDAP)
	load_wl(); /* for non-USBAP/sdk6 see function start_lan() */
#endif
#endif /* TOMATO64 */

	//config_loopback(); /* see function start_lan() */

	klogctl(8, NULL, nvram_get_int("console_loglevel"));

#ifdef TCONFIG_USB
	tune_min_free_kbytes();
#endif

#if defined(TCONFIG_BCMSMP) && defined(TCONFIG_USB)
	tune_smp_affinity();
#endif

	set_kernel_panic(); /* reboot automatically when the kernel panics and set waiting time */
	set_kernel_memory(); /* set overcommit_memory and overcommit_ratio */

	setup_conntrack();
	set_host_domain_name();

	set_tz();

	eval("buttons");

#ifndef TOMATO64
#if defined(TCONFIG_BLINK) || defined(TCONFIG_BCMARM) /* RT-N+ */
#ifdef TCONFIG_BCMARM
	/* stealth mode */
	if (nvram_match("stealth_mode", "0")) /* start blink_br only if stealth mode is off */
#endif
		/* enable LED for LAN / Bridge */
		eval("blink_br");
#endif /* TCONFIG_BLINK || TCONFIG_BCMARM */
#endif /* TOMATO64 */

	if (!noconsole)
		xstart("console");

	/* startup LED setup, see GUI (admin-buttons.asp) */
#ifndef TOMATO64
	i = nvram_get_int("sesx_led");
	led(LED_AMBER, (i & 1) != 0);
	led(LED_WHITE, (i & 2) != 0);
	led(LED_AOSS, (i & 4) != 0);
	led(LED_BRIDGE, (i & 8) != 0);
	led(LED_DIAG, LED_ON);
#endif /* TOMATO64 */
}

int init_main(int argc, char *argv[])
{
	unsigned int i;
	int state;
	sigset_t sigset;

	/* failsafe? */
	nvram_unset("debug_rc_svc");

	sysinit();

	sigemptyset(&sigset);
	for (i = 0; i < ASIZE(initsigs); i++) {
		sigaddset(&sigset, initsigs[i]);
	}
	sigprocmask(SIG_BLOCK, &sigset, NULL);

#ifdef DEBUG_NOISY
	nvram_set("debug_logeval", "1");
	nvram_set("debug_cprintf", "1");
	nvram_set("debug_cprintf_file", "1");
	nvram_set("debug_ddns", "1");
#endif

	/* disable QoS and BWL when CTF is ON */
	if (nvram_invmatch("ctf_disable", "1")) {
		if (nvram_get_int("qos_enable"))
			nvram_set("qos_enable", "0");
		if (nvram_get_int("bwl_enable"))
			nvram_set("bwl_enable", "0");
	}

#ifndef TOMATO64
#ifdef TCONFIG_BCMNAT
	/* disable BWL when bcm_nat is ON */
	if (nvram_invmatch("bcmnat_disable", "1")) {
		if (nvram_get_int("bwl_enable"))
			nvram_set("bwl_enable", "0");
	}
#endif
#endif /* TOMATO64 */

	/* reset ntp status */
	nvram_set("ntp_ready", "0");

	/* reset upgrade/reboot status */
	nvram_set("g_upgrade", "0");
	nvram_set("g_reboot", "0");

#ifndef TOMATO64
	start_jffs2();
#endif /* TOMATO64 */

	/* set unique system id */
	if (!f_exists("/etc/machine-id"))
		system("echo $(nvram get lan_hwaddr) | md5sum | cut -b -32 > /etc/machine-id");

	state = SIGUSR2; /* START */

	for (;;) {
		switch (state) {
		case SIGUSR1: /* USER1: service handler */
			exec_service();
			break;

		case SIGHUP:  /* RESTART */
		case SIGINT:  /* STOP */
		case SIGQUIT: /* HALT */
		case SIGTERM: /* REBOOT */
			led(LED_DIAG, LED_ON);
			unlink("/var/notice/sysup");
			nvram_set("g_reboot", "1");

			if (nvram_get_int("webmon_bkp"))
				xstart("/usr/sbin/webmon_bkp", "hourly"); /* make a copy before halt/reboot router */

			run_nvscript("script_shut", NULL, 10);

			stop_services();
			stop_wan();
			stop_arpbind();
			stop_lan();
			stop_vlan();

			if ((state == SIGTERM) || /* REBOOT */
			    (state == SIGQUIT)) { /* HALT */
				killall("buttons", SIGTERM);
				killall("udhcpc", SIGTERM);
				remove_conntrack();
#ifndef TOMATO64
				stop_jffs2();
#endif /* TOMATO64 */
				stop_syslog();
#ifdef TCONFIG_USB
				remove_storage_main(1);
				stop_usb();
				sleep(1);
#endif /* TCONFIG_USB */
				shutdn(state == SIGTERM); /* REBOOT */
				sync(); sync(); sync();
				exit(0);
			}
			if (state == SIGINT) { /* STOP */
				break;
			}
			/* SIGHUP (RESTART) falls through */

			//nvram_set("wireless_restart_req", "1"); /* restart wifi twice to make sure all is working ok! not needed right now M_ars */
			logmsg(LOG_INFO, "Tomato64 RESTART ...");

		case SIGUSR2: /* START */
			stop_syslog();
			start_syslog();

#ifndef TOMATO64
#ifndef TCONFIG_BCMARM
			load_files_from_nvram();
#endif
#endif /* TOMATO64 */

			int fd = -1;
			fd = file_lock("usb"); /* hold off automount processing */
			start_usb();

			xstart("/usr/sbin/mymotd", "init");
			run_nvscript("script_init", NULL, 2);

			file_unlock(fd); /* allow to process usb hotplug events */
#ifdef TOMATO64
			notice_set("usb", "");
#endif /* TOMATO64 */
#ifdef TCONFIG_USB
			/*
			 * On RESTART some partitions can stay mounted if they are busy at the moment.
			 * In that case USB drivers won't unload, and hotplug won't kick off again to
			 * remount those drives that actually got unmounted. Make sure to remount ALL
			 * partitions here by simulating hotplug event.
			 */
			if (state == SIGHUP) /* RESTART */
				add_remove_usbhost("-1", 1);
#endif

			/* enable watchdog and other services */
			nvram_set("g_reboot", "0");

			log_segfault();
			create_passwd();
			init_lan_hwaddr();
			start_vlan();
			start_lan();
			start_arpbind();
			mwan_state_files();
			start_services();

#ifndef TOMATO64
			if (restore_defaults_fb /*|| nvram_match("wireless_restart_req", "1")*/) {
				logmsg(LOG_INFO, "%s: Tomato64 WiFi restarting ... (restore defaults)", nvram_safe_get("t_model_name"));
				restore_defaults_fb = 0; /* reset */
				//nvram_set("wireless_restart_req", "0");
				restart_wireless();
			}
			else {
				start_wl();

				/* If a virtual SSID is disabled, it requires two initialisations */
				if (foreach_wif(1, NULL, disabled_wl)) {
					logmsg(LOG_INFO, "%s: Tomato64 WiFi restarting ... (virtual SSID disabled)", nvram_safe_get("t_model_name"));
					restart_wireless();
				}
			}
#endif /* TOMATO64 */
			/*
			 * last one as ssh telnet httpd samba etc can fail to load until start_wan_done
			 */
			start_wan();

#ifndef TOMATO64
			if (wds_enable()) {
				/* Restart NAS one more time - for some reason without
				 * this the new driver doesn't always bring WDS up.
				 */
				stop_nas();
				start_nas();
			}
#endif /* TOMATO64 */

			logmsg(LOG_INFO, "%s: Tomato64 %s", nvram_safe_get("t_model_name"), tomato_version);

			led(LED_DIAG, LED_OFF);

#ifndef TOMATO64
#ifndef TCONFIG_BCMARM
			switch(get_model()) {
#ifdef TCONFIG_BLINK /* RTN/RTAC */
				case MODEL_WTR54GS:
					gpio_write(1 << 2, 1); /* clear power light blinking */
					break;
				case MODEL_WNDR3400:
				case MODEL_WNDR3700v3:
				case MODEL_WNDR4000:
					led(LED_WHITE, LED_ON);
					led(LED_AOSS, LED_ON);
					break;
				case MODEL_R6300V1:
					gpio_write(1 << 1, 0); /* turn on left half of LOGO light */
					gpio_write(1 << 9, 0); /* turn on right half of LOGO light */
					gpio_write(1 << 2, 0); /* turn on power light (green) */
					break;
#endif /* TCONFIG_BLINK */
				case MODEL_E4200:
					led(LED_DIAG, LED_ON); /* turn on cisco LOGO light (again) */
					break;
			}
#endif /* !TCONFIG_BCMARM */
#endif /* TOMATO64 */

			notice_set("sysup", "");
			break;
		}

		if (!nvram_get_int("g_upgrade")) {
			chld_reap(0); /* periodically reap zombies. */
			check_services();
		}

		sigwait(&sigset, &state);
	}

	return 0;
}

int reboothalt_main(int argc, char *argv[])
{
	int reboot = (strstr(argv[0], "reboot") != NULL);
	int def_reset_wait = 30;

	puts(reboot ? "Rebooting...\n" : "Shutting down...\n"); /* self is reboot? */
	fflush(stdout);
	sleep(1);

	kill(1, reboot ? SIGTERM : SIGQUIT);

	int wait = nvram_get_int("reset_wait") ? : def_reset_wait;
	/* In the case we're hung, we'll get stuck and never actually reboot.
	 * The only way out is to pull power.
	 * So after 'reset_wait' seconds (default: 30), forcibly crash & restart.
	 */
	if (fork() == 0) {
		if ((wait < 10) || (wait > 120))
			wait = 10;

		f_write("/proc/sysrq-trigger", "s", 1, 0 , 0); /* sync disks */
		sleep(wait);

		puts("Still running... Doing machine reset.\n");
		fflush(stdout);

		f_write("/proc/sysrq-trigger", "s", 1, 0 , 0); /* sync disks */
		sleep(1);
		f_write("/proc/sysrq-trigger", "b", 1, 0 , 0); /* machine reset */
	}

	return 0;
}
#ifdef TOMATO64_X86_64
int fastreboot_main(int argc, char *argv[])
{
	int i, n;
	pid_t p;


	puts("Fast Rebooting...\n");
	fflush(stdout);
	sleep(1);

	p = fork();

	if (p < 0)
	{
		puts("fork fail");
		return 1;
	}
	else if (p > 0)
	{
		return 0;
	}
	else if (p == 0)
	{
		i = 10;
		while ((!nvram_match("action_service", "")) && (i-- > 0)) {
			sleep(1);
		}

		nvram_set("action_service", "upgrade-start");
		kill(1, SIGUSR1);

		for (n = 60; n > 0; --n) { /* wait 60 seconds for completion */
			sleep(1);

			if (nvram_match("action_service", "")) /* this is cleared at the end */
				break;
		}

		unlink("/var/log/messages");
		unlink("/var/log/messages.0");
		sync();

		system("/bin/umount -a -d -r");
		system("kexec -l /boot/bzImage --reuse-cmdline");
		system("kexec -e");
	}
}
#endif /* TOMATO64_X86_64 */
