read -sv run_verilog_mid/adder_32b_9_86_92bc7d11aecea1053eb7c2c1cd1d7266.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_86_92bc7d11aecea1053eb7c2c1cd1d7266_yosys.v
