@W: MT532 :"c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\hdl\i2c_core2_apb3.vhd":280:17:280:18|Found signal identified as System clock which controls 3 sequential elements including i2c_instruct[0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\hdl\i2c_core2.vhd":201:8:201:9|Found inferred clock I2C_Core2_APB3|PCLK which controls 430 sequential elements including I2C_Core2_0.i2c_clk_cnt[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
