{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528479485802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528479485803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  8 14:38:05 2018 " "Processing started: Fri Jun  8 14:38:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528479485803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528479485803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_i2sound -c DE2_i2sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_i2sound -c DE2_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528479485804 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1528479486010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLOCK_500.v 1 1 " "Found 1 design units, including 1 entities, in source file CLOCK_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "keytr.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_to_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_to_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_to_serial " "Found entity 1: parallel_to_serial" {  } { { "parallel_to_serial.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/parallel_to_serial.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_to_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_to_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_to_parallel " "Found entity 1: serial_to_parallel" {  } { { "serial_to_parallel.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/serial_to_parallel.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsp_subsystem " "Found entity 1: dsp_subsystem" {  } { { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_machine " "Found entity 1: echo_machine" {  } { { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "potato.v 1 1 " "Found 1 design units, including 1 entities, in source file potato.v" { { "Info" "ISGN_ENTITY_NAME" "1 potato " "Found entity 1: potato" {  } { { "potato.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/potato.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drive.v 1 1 " "Found 1 design units, including 1 entities, in source file drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 drive " "Found entity 1: drive" {  } { { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister2.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister2 " "Found entity 1: shiftregister2" {  } { { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479486855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479486855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528479486936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:b2v_inst4 " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:b2v_inst4\"" {  } { { "system.v" "b2v_inst4" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479486940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CLOCK_500.v(81) " "Verilog HDL assignment warning at CLOCK_500.v(81): truncated value with size 32 to match size of target (1)" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479486941 "|system|CLOCK_500:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CLOCK_500.v(87) " "Verilog HDL assignment warning at CLOCK_500.v(87): truncated value with size 32 to match size of target (6)" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479486941 "|system|CLOCK_500:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CLOCK_500.v(98) " "Verilog HDL assignment warning at CLOCK_500.v(98): truncated value with size 32 to match size of target (8)" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479486941 "|system|CLOCK_500:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CLOCK_500.v(121) " "Verilog HDL assignment warning at CLOCK_500.v(121): truncated value with size 32 to match size of target (11)" {  } { { "CLOCK_500.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/CLOCK_500.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479486941 "|system|CLOCK_500:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:b2v_inst " "Elaborating entity \"i2c\" for hierarchy \"i2c:b2v_inst\"" {  } { { "system.v" "b2v_inst" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479486942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(78) " "Verilog HDL assignment warning at i2c.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479486943 "|system|i2c:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(77) " "Verilog HDL assignment warning at i2c.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479486943 "|system|i2c:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(90) " "Verilog HDL assignment warning at i2c.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479486944 "|system|i2c:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytr keytr:b2v_inst1 " "Elaborating entity \"keytr\" for hierarchy \"keytr:b2v_inst1\"" {  } { { "system.v" "b2v_inst1" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479486944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keytr.v(65) " "Verilog HDL assignment warning at keytr.v(65): truncated value with size 32 to match size of target (1)" {  } { { "keytr.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/keytr.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479486945 "|system|keytr:b2v_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 keytr.v(71) " "Verilog HDL assignment warning at keytr.v(71): truncated value with size 32 to match size of target (11)" {  } { { "keytr.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/keytr.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479486945 "|system|keytr:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_to_parallel serial_to_parallel:b2v_inst37 " "Elaborating entity \"serial_to_parallel\" for hierarchy \"serial_to_parallel:b2v_inst37\"" {  } { { "system.v" "b2v_inst37" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479486946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsp_subsystem dsp_subsystem:dsp_instance " "Elaborating entity \"dsp_subsystem\" for hierarchy \"dsp_subsystem:dsp_instance\"" {  } { { "system.v" "dsp_instance" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479486947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_machine dsp_subsystem:dsp_instance\|echo_machine:param " "Elaborating entity \"echo_machine\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\"" {  } { { "dsp_subsystem.v" "param" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479486962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift " "Elaborating entity \"shiftregister\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\"" {  } { { "echo_machine.v" "myshift" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479486964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftregister.v" "ALTSHIFT_TAPS_component" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479487050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 64 " "Parameter \"number_of_taps\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 64 " "Parameter \"tap_distance\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487050 ""}  } { { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479487050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_32v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_32v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_32v " "Found entity 1: shift_taps_32v" {  } { { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479487090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479487090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_32v dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated " "Elaborating entity \"shift_taps_32v\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qea1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qea1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qea1 " "Found entity 1: altsyncram_qea1" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479487355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479487355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qea1 dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2 " "Elaborating entity \"altsyncram_qea1\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\"" {  } { { "db/shift_taps_32v.tdf" "altsyncram2" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dmf " "Found entity 1: cntr_dmf" {  } { { "db/cntr_dmf.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/cntr_dmf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479487417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479487417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dmf dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|cntr_dmf:cntr1 " "Elaborating entity \"cntr_dmf\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|cntr_dmf:cntr1\"" {  } { { "db/shift_taps_32v.tdf" "cntr1" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479487456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479487456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_acc dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|cntr_dmf:cntr1\|cmpr_acc:cmpr5 " "Elaborating entity \"cmpr_acc\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|cntr_dmf:cntr1\|cmpr_acc:cmpr5\"" {  } { { "db/cntr_dmf.tdf" "cmpr5" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/cntr_dmf.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter dsp_subsystem:dsp_instance\|fir_filter:param2 " "Elaborating entity \"fir_filter\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:param2\"" {  } { { "dsp_subsystem.v" "param2" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(27) " "Verilog HDL assignment warning at fir_filter.v(27): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479487471 "|system|dsp_subsystem:dsp_instance|fir_filter:param2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(31) " "Verilog HDL assignment warning at fir_filter.v(31): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479487471 "|system|dsp_subsystem:dsp_instance|fir_filter:param2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(35) " "Verilog HDL assignment warning at fir_filter.v(35): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479487471 "|system|dsp_subsystem:dsp_instance|fir_filter:param2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(43) " "Verilog HDL assignment warning at fir_filter.v(43): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479487471 "|system|dsp_subsystem:dsp_instance|fir_filter:param2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(47) " "Verilog HDL assignment warning at fir_filter.v(47): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479487471 "|system|dsp_subsystem:dsp_instance|fir_filter:param2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(51) " "Verilog HDL assignment warning at fir_filter.v(51): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528479487472 "|system|dsp_subsystem:dsp_instance|fir_filter:param2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1 " "Elaborating entity \"multiplier\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\"" {  } { { "fir_filter.v" "mult1\[0\].mult1" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.v" "lpm_mult_component" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479487490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487490 ""}  } { { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479487490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_34n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_34n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_34n " "Found entity 1: mult_34n" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479487536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479487536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_34n dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated " "Elaborating entity \"mult_34n\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[0\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drive dsp_subsystem:dsp_instance\|drive:param3 " "Elaborating entity \"drive\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\"" {  } { { "dsp_subsystem.v" "param3" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister2 dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2 " "Elaborating entity \"shiftregister2\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\"" {  } { { "drive.v" "myshift2" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftregister2.v" "ALTSHIFT_TAPS_component" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479487907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 8 " "Parameter \"number_of_taps\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 8 " "Parameter \"tap_distance\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487907 ""}  } { { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479487907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vuu " "Found entity 1: shift_taps_vuu" {  } { { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479487946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479487946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_vuu dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated " "Elaborating entity \"shift_taps_vuu\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479487947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8a1 " "Found entity 1: altsyncram_o8a1" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479488019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479488019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8a1 dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2 " "Elaborating entity \"altsyncram_o8a1\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\"" {  } { { "db/shift_taps_vuu.tdf" "altsyncram2" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479488020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okf " "Found entity 1: cntr_okf" {  } { { "db/cntr_okf.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/cntr_okf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479488061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479488061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okf dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|cntr_okf:cntr1 " "Elaborating entity \"cntr_okf\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|cntr_okf:cntr1\"" {  } { { "db/shift_taps_vuu.tdf" "cntr1" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479488062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479488106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479488106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7cc dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|cntr_okf:cntr1\|cmpr_7cc:cmpr6 " "Elaborating entity \"cmpr_7cc\" for hierarchy \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|cntr_okf:cntr1\|cmpr_7cc:cmpr6\"" {  } { { "db/cntr_okf.tdf" "cmpr6" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/cntr_okf.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479488107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_to_serial parallel_to_serial:b2v_inst38 " "Elaborating entity \"parallel_to_serial\" for hierarchy \"parallel_to_serial:b2v_inst38\"" {  } { { "system.v" "b2v_inst38" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479488109 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[112\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[112\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 3398 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[113\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[113\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 3428 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[1008\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[1008\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 30278 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a1008"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[1009\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[1009\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 30308 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a1009"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[0\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 38 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[1\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 68 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[16\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[16\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 518 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[17\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[17\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 548 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[32\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[32\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 998 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[33\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[33\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 1028 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[48\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[48\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 1478 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[49\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[49\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 1508 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[64\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[64\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 1958 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[65\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[65\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 1988 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[80\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[80\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 2438 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[81\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[81\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 2468 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[96\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[96\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 2918 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[97\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|drive:param3\|shiftregister2:myshift2\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_vuu:auto_generated\|altsyncram_o8a1:altsyncram2\|q_b\[97\]\"" {  } { { "db/altsyncram_o8a1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_o8a1.tdf" 2948 2 0 } } { "db/shift_taps_vuu.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_vuu.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister2.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister2.v" 24 0 0 } } { "drive.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/drive.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 12 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|drive:param3|shiftregister2:myshift2|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_vuu:auto_generated|altsyncram_o8a1:altsyncram2|ram_block3a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[0\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 38 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[1\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 68 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[16\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[16\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 518 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[17\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[17\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 548 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[32\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[32\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 998 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[33\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[33\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 1028 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[48\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[48\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 1478 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[49\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[49\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 1508 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[64\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[64\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 1958 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[65\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[65\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 1988 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[80\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[80\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 2438 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[81\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[81\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 2468 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[96\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[96\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 2918 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[97\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[97\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 2948 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[112\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[112\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 3398 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[113\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[113\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 3428 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[128\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[128\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 3878 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[129\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[129\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 3908 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[144\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[144\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 4358 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[145\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[145\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 4388 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[160\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[160\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 4838 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[161\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[161\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 4868 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[176\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[176\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 5318 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[177\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[177\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 5348 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[192\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[192\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 5798 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[193\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[193\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 5828 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[208\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[208\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 6278 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[209\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[209\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 6308 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[224\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[224\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 6758 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[225\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[225\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 6788 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[240\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[240\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 7238 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[241\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[241\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 7268 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[256\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[256\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 7718 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[257\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[257\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 7748 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[272\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[272\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 8198 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[273\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[273\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 8228 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[288\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[288\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 8678 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[289\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[289\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 8708 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[304\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[304\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 9158 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[305\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[305\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 9188 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[320\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[320\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 9638 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[321\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[321\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 9668 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[336\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[336\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 10118 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[337\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[337\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 10148 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[352\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[352\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 10598 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[353\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[353\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 10628 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[368\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[368\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 11078 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[369\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[369\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 11108 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[384\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[384\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 11558 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[385\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[385\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 11588 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[400\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[400\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 12038 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[401\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[401\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 12068 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[416\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[416\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 12518 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[417\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[417\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 12548 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[432\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[432\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 12998 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[433\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[433\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 13028 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[448\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[448\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 13478 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[449\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[449\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 13508 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[464\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[464\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 13958 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[465\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[465\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 13988 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[480\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[480\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 14438 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[481\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[481\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 14468 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[496\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[496\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 14918 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[497\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[497\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 14948 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[512\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[512\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 15398 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a512"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[513\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[513\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 15428 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a513"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[528\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[528\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 15878 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[529\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[529\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 15908 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[544\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[544\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 16358 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a544"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[545\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[545\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 16388 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a545"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[560\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[560\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 16838 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a560"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[561\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[561\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 16868 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a561"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[576\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[576\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 17318 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a576"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[577\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[577\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 17348 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a577"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[592\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[592\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 17798 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a592"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[593\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[593\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 17828 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a593"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[608\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[608\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 18278 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a608"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[609\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[609\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 18308 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a609"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[624\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[624\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 18758 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a624"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[625\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[625\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 18788 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a625"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[640\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[640\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 19238 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a640"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[641\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[641\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 19268 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a641"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[656\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[656\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 19718 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a656"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[657\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[657\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 19748 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a657"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[672\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[672\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 20198 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a672"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[673\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[673\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 20228 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a673"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[688\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[688\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 20678 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a688"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[689\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[689\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 20708 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a689"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[704\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[704\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 21158 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a704"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[705\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[705\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 21188 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a705"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[720\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[720\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 21638 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a720"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[721\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[721\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 21668 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a721"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[736\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[736\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 22118 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a736"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[737\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[737\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 22148 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a737"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[752\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[752\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 22598 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a752"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[753\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[753\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 22628 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a753"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[768\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[768\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 23078 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a768"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[769\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[769\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 23108 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a769"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[784\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[784\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 23558 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a784"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[785\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[785\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 23588 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a785"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[800\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[800\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 24038 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a800"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[801\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[801\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 24068 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a801"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[816\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[816\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 24518 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a816"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[817\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[817\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 24548 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a817"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[832\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[832\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 24998 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a832"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[833\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[833\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 25028 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a833"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[848\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[848\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 25478 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a848"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[849\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[849\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 25508 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a849"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[864\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[864\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 25958 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a864"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[865\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[865\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 25988 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a865"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[880\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[880\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 26438 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a880"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[881\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[881\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 26468 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a881"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[896\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[896\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 26918 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[897\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[897\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 26948 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a897"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[912\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[912\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 27398 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a912"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[913\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[913\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 27428 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a913"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[928\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[928\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 27878 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a928"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[929\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[929\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 27908 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a929"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[944\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[944\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 28358 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a944"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[945\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[945\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 28388 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a945"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[960\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[960\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 28838 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a960"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[961\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[961\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 28868 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a961"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[976\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[976\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 29318 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a976"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[977\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[977\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 29348 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a977"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[992\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[992\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 29798 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a992"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[993\] " "Synthesized away node \"dsp_subsystem:dsp_instance\|echo_machine:param\|shiftregister:myshift\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_32v:auto_generated\|altsyncram_qea1:altsyncram2\|q_b\[993\]\"" {  } { { "db/altsyncram_qea1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/altsyncram_qea1.tdf" 29828 2 0 } } { "db/shift_taps_32v.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/shift_taps_32v.tdf" 34 2 0 } } { "altshift_taps.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } } { "shiftregister.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/shiftregister.v" 24 0 0 } } { "echo_machine.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/echo_machine.v" 8 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 10 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479488823 "|system|dsp_subsystem:dsp_instance|echo_machine:param|shiftregister:myshift|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_32v:auto_generated|altsyncram_qea1:altsyncram2|ram_block3a993"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1528479488823 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1528479488823 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "30 " "Converted 30 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 65 " "Used 65 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 65 65 " "Used 65 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 65 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "30 " "Converted the following 30 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[62\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[62\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[62\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[62\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[62\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[62\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[61\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[61\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[61\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[61\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[61\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[61\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[60\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[59\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[59\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[59\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[59\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[59\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[59\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[57\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[57\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[57\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[57\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[57\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[57\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[55\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[55\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[55\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[55\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[55\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[55\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[53\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[53\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[53\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[53\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[53\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[53\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[51\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[51\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[51\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[51\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[51\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[51\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[49\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[49\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[49\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[49\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[49\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[49\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[47\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[47\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[47\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[47\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[47\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[47\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[45\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[45\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[45\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[45\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[45\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[45\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[44\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[44\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[44\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[44\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[44\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[44\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[43\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[43\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[43\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[43\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[43\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[43\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[42\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[42\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[42\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[42\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[42\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[42\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[41\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[41\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[41\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[41\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[41\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[41\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[40\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[40\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[40\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[40\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[40\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[40\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[39\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[39\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[39\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[39\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[39\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[39\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[38\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[38\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[38\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[38\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[38\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[38\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[37\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[37\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[37\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[37\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[37\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[37\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[36\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[36\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[36\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[36\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[36\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[36\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[35\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[35\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[35\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2 " "DSP block output node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[35\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[35\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1 " "DSP block multiplier node \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[35\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/home/rodrigoramalho/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/multiplier.v" 18 0 0 } } { "fir_filter.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/fir_filter.v" 62 0 0 } } { "dsp_subsystem.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/dsp_subsystem.v" 11 0 0 } } { "system.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/system.v" 144 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Quartus II" 0 -1 1528479489858 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 35 " "Used 35 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 35 35 " "Used 35 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 35 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Quartus II" 0 -1 1528479489858 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Quartus II" 0 -1 1528479489858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479489916 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479489916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_dhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_dhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_dhh1 " "Found entity 1: mac_mult_dhh1" {  } { { "db/mac_mult_dhh1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mac_mult_dhh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479489955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479489955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tbo " "Found entity 1: mult_tbo" {  } { { "db/mult_tbo.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_tbo.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479490000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479490000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[64\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 32 " "Parameter \"dataa_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490024 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479490024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_8n82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_8n82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_8n82 " "Found entity 1: mac_out_8n82" {  } { { "db/mac_out_8n82.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mac_out_8n82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479490062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479490062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[63\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490069 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479490069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_35h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_35h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_35h1 " "Found entity 1: mac_mult_35h1" {  } { { "db/mac_mult_35h1.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mac_mult_35h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528479490107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528479490107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[58\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490180 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479490180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479490211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[56\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490212 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479490212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[54\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490245 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479490245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[52\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490278 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479490278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479490312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[50\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490313 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479490313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[48\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490349 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479490349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479490384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:param2\|multiplier:mult1\[46\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 16 " "Parameter \"datab_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 32 " "Parameter \"output_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528479490385 ""}  } { { "db/mult_34n.tdf" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/db/mult_34n.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528479490385 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1528479492667 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12360 " "Ignored 12360 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "420 " "Ignored 420 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1528479492801 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "11940 " "Ignored 11940 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1528479492801 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1528479492801 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 72 -1 0 } } { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 63 -1 0 } } { "parallel_to_serial.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/parallel_to_serial.v" 24 -1 0 } } { "i2c.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/i2c.v" 68 -1 0 } } { "serial_to_parallel.v" "" { Text "/home/rodrigoramalho/Downloads/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL-master/serial_to_parallel.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1528479493154 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1528479493154 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1528479497171 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1528479498053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528479498836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528479498836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11462 " "Implemented 11462 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528479499703 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528479499703 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1528479499703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10370 " "Implemented 10370 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528479499703 ""} { "Info" "ICUT_CUT_TM_RAMS" "1008 " "Implemented 1008 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1528479499703 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "70 " "Implemented 70 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1528479499703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528479499703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "748 " "Peak virtual memory: 748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528479499791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun  8 14:38:19 2018 " "Processing ended: Fri Jun  8 14:38:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528479499791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528479499791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528479499791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528479499791 ""}
