 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : FPALU
Version: O-2018.06-SP5-1
Date   : Sun Dec  5 02:21:12 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/CO (CMPR32X2TS)                  0.45       5.31 f
  U1946/Y (XOR2XLTS)                                      0.31       5.62 f
  U1947/Y (AOI222XLTS)                                    0.50       6.12 r
  U1948/Y (INVX2TS)                                       0.29       6.41 f
  dout_uni_y_exp[5] (out)                                 0.00       6.41 f
  data arrival time                                                  6.41

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.41
  --------------------------------------------------------------------------
  slack (MET)                                                      283.59


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/CO (CMPR32X2TS)                  0.47       4.86 f
  DP_OP_167J1_125_280_U3/S (CMPR32X2TS)                   0.49       5.34 f
  U1936/Y (AOI222XLTS)                                    0.50       5.84 r
  U1937/Y (INVX2TS)                                       0.29       6.13 f
  dout_uni_y_exp[4] (out)                                 0.00       6.13 f
  data arrival time                                                  6.13

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -6.13
  --------------------------------------------------------------------------
  slack (MET)                                                      283.87


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/CO (CMPR32X2TS)                  0.68       3.91 f
  DP_OP_167J1_125_280_U5/CO (CMPR32X2TS)                  0.47       4.38 f
  DP_OP_167J1_125_280_U4/S (CMPR32X2TS)                   0.49       4.87 f
  U1929/Y (AOI222XLTS)                                    0.50       5.37 r
  U1930/Y (INVX2TS)                                       0.29       5.66 f
  dout_uni_y_exp[3] (out)                                 0.00       5.66 f
  data arrival time                                                  5.66

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -5.66
  --------------------------------------------------------------------------
  slack (MET)                                                      284.34


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U985/Y (INVX2TS)                         0.10       4.33 f
  U1889/Y (OAI22X1TS)                      0.19       4.53 r
  U1298/Y (AOI211XLTS)                     0.13       4.65 f
  U1890/Y (OAI21XLTS)                      0.17       4.83 r
  U1891/Y (AOI22X1TS)                      0.21       5.04 f
  U1892/Y (OAI211XLTS)                     0.31       5.35 r
  dout_uni_y_man_dn[7] (out)               0.00       5.35 r
  data arrival time                                   5.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.35
  -----------------------------------------------------------
  slack (MET)                                       284.65


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U985/Y (INVX2TS)                         0.10       4.33 f
  U1889/Y (OAI22X1TS)                      0.19       4.53 r
  U1298/Y (AOI211XLTS)                     0.13       4.65 f
  U1890/Y (OAI21XLTS)                      0.17       4.83 r
  U2016/Y (AO22XLTS)                       0.48       5.30 r
  dout_uni_y_man_dn[18] (out)              0.00       5.30 r
  data arrival time                                   5.30

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.30
  -----------------------------------------------------------
  slack (MET)                                       284.70


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U985/Y (INVX2TS)                         0.10       4.33 f
  U1909/Y (OAI211XLTS)                     0.39       4.72 r
  U1910/Y (AOI22X1TS)                      0.24       4.95 f
  U1320/Y (OAI211XLTS)                     0.31       5.27 r
  dout_uni_y_man_dn[8] (out)               0.00       5.27 r
  data arrival time                                   5.27

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.27
  -----------------------------------------------------------
  slack (MET)                                       284.73


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U985/Y (INVX2TS)                         0.10       4.33 f
  U1652/Y (OAI22X1TS)                      0.19       4.53 r
  U1653/Y (AOI211XLTS)                     0.14       4.67 f
  U1928/Y (OAI21XLTS)                      0.57       5.24 r
  dout_uni_y_man_dn[5] (out)               0.00       5.24 r
  data arrival time                                   5.24

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.24
  -----------------------------------------------------------
  slack (MET)                                       284.76


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U985/Y (INVX2TS)                         0.10       4.33 f
  U1652/Y (OAI22X1TS)                      0.19       4.53 r
  U1653/Y (AOI211XLTS)                     0.14       4.67 f
  U1654/Y (OAI2BB2XLTS)                    0.55       5.22 r
  dout_uni_y_man_dn[16] (out)              0.00       5.22 r
  data arrival time                                   5.22

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.22
  -----------------------------------------------------------
  slack (MET)                                       284.78


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U985/Y (INVX2TS)                         0.10       4.33 f
  U1909/Y (OAI211XLTS)                     0.39       4.72 r
  U2017/Y (AO22XLTS)                       0.50       5.22 r
  dout_uni_y_man_dn[19] (out)              0.00       5.22 r
  data arrival time                                   5.22

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.22
  -----------------------------------------------------------
  slack (MET)                                       284.78


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U985/Y (INVX2TS)                         0.10       4.33 f
  U1668/Y (OAI22X1TS)                      0.16       4.49 r
  U1669/Y (AOI211XLTS)                     0.14       4.63 f
  U1925/Y (OAI21XLTS)                      0.57       5.21 r
  dout_uni_y_man_dn[6] (out)               0.00       5.21 r
  data arrival time                                   5.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.21
  -----------------------------------------------------------
  slack (MET)                                       284.79


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1583/Y (NOR2XLTS)                       0.10       2.35 f
  U1585/Y (NAND2X1TS)                      0.17       2.52 r
  U1586/Y (INVX2TS)                        0.13       2.65 f
  U1152/Y (INVX2TS)                        0.13       2.77 r
  U1153/Y (INVX2TS)                        0.11       2.89 f
  U851/Y (AOI222XLTS)                      0.76       3.65 r
  U865/Y (INVX2TS)                         0.31       3.95 f
  U866/Y (INVX2TS)                         0.13       4.08 r
  U1926/Y (OAI22X1TS)                      0.16       4.24 f
  U2020/Y (AOI22X1TS)                      0.19       4.44 r
  U2022/Y (OAI211XLTS)                     0.18       4.62 f
  U2023/Y (AOI22X1TS)                      0.25       4.87 r
  U2025/Y (AOI32X1TS)                      0.33       5.20 f
  dout_uni_y_man_dn[21] (out)              0.00       5.20 f
  data arrival time                                   5.20

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.20
  -----------------------------------------------------------
  slack (MET)                                       284.80


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U985/Y (INVX2TS)                         0.10       4.33 f
  U1668/Y (OAI22X1TS)                      0.16       4.49 r
  U1669/Y (AOI211XLTS)                     0.14       4.63 f
  U1670/Y (OAI2BB2XLTS)                    0.55       5.19 r
  dout_uni_y_man_dn[17] (out)              0.00       5.19 r
  data arrival time                                   5.19

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.19
  -----------------------------------------------------------
  slack (MET)                                       284.81


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/CO (CMPR32X2TS)                 0.78       3.13 r
  DP_OP_167J1_125_280_U13/S (CMPR32X2TS)                  0.51       3.64 f
  DP_OP_167J1_125_280_U5/S (CMPR32X2TS)                   0.76       4.40 f
  U1911/Y (AOI222XLTS)                                    0.50       4.90 r
  U1912/Y (INVX2TS)                                       0.29       5.18 f
  dout_uni_y_exp[2] (out)                                 0.00       5.18 f
  data arrival time                                                  5.18

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -5.18
  --------------------------------------------------------------------------
  slack (MET)                                                      284.82


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1607/Y (NAND2X1TS)                      0.39       4.17 f
  U879/Y (INVX2TS)                         0.11       4.29 r
  U880/Y (INVX2TS)                         0.06       4.35 f
  U1608/Y (OA22X1TS)                       0.56       4.91 f
  U1609/Y (NAND2X1TS)                      0.23       5.15 r
  dout_uni_y_man_dn[10] (out)              0.00       5.15 r
  data arrival time                                   5.15

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.15
  -----------------------------------------------------------
  slack (MET)                                       284.85


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1583/Y (NOR2XLTS)                       0.10       2.35 f
  U1585/Y (NAND2X1TS)                      0.17       2.52 r
  U1586/Y (INVX2TS)                        0.13       2.65 f
  U1152/Y (INVX2TS)                        0.13       2.77 r
  U1153/Y (INVX2TS)                        0.11       2.89 f
  U851/Y (AOI222XLTS)                      0.76       3.65 r
  U865/Y (INVX2TS)                         0.31       3.95 f
  U866/Y (INVX2TS)                         0.13       4.08 r
  U1931/Y (OAI22X1TS)                      0.11       4.20 f
  U1932/Y (AOI21X1TS)                      0.15       4.34 r
  U1933/Y (OAI21XLTS)                      0.15       4.50 f
  U2015/Y (AO22XLTS)                       0.57       5.07 f
  dout_uni_y_man_dn[13] (out)              0.00       5.07 f
  data arrival time                                   5.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.07
  -----------------------------------------------------------
  slack (MET)                                       284.93


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1577/Y (INVX2TS)                        0.30       3.14 f
  U1578/Y (NAND2X1TS)                      0.20       3.35 r
  U1579/Y (NOR2XLTS)                       0.18       3.52 f
  U1229/Y (CLKBUFX2TS)                     0.28       3.80 f
  U1232/Y (INVX2TS)                        0.12       3.92 r
  U1917/Y (AOI21X1TS)                      0.07       3.98 f
  U1919/Y (AOI211XLTS)                     0.26       4.24 r
  U1310/Y (OAI21XLTS)                      0.22       4.46 f
  U2018/Y (AO22XLTS)                       0.58       5.04 f
  dout_uni_y_man_dn[20] (out)              0.00       5.04 f
  data arrival time                                   5.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.04
  -----------------------------------------------------------
  slack (MET)                                       284.96


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U1932/Y (AOI21X1TS)                      0.12       4.35 f
  U1933/Y (OAI21XLTS)                      0.16       4.51 r
  U1934/Y (AOI22X1TS)                      0.21       4.72 f
  U1935/Y (OAI21XLTS)                      0.30       5.03 r
  dout_uni_y_man_dn[2] (out)               0.00       5.03 r
  data arrival time                                   5.03

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.03
  -----------------------------------------------------------
  slack (MET)                                       284.97


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U1875/Y (AOI22X1TS)                      0.16       4.39 f
  U1295/Y (OAI21XLTS)                      0.16       4.56 r
  U1901/Y (AOI22X1TS)                      0.19       4.74 f
  U1319/Y (OAI21XLTS)                      0.28       5.03 r
  dout_uni_y_man_dn[0] (out)               0.00       5.03 r
  data arrival time                                   5.03

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.03
  -----------------------------------------------------------
  slack (MET)                                       284.97


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1607/Y (NAND2X1TS)                      0.39       4.17 f
  U879/Y (INVX2TS)                         0.11       4.29 r
  U880/Y (INVX2TS)                         0.06       4.35 f
  U1914/Y (AOI2BB2XLTS)                    0.36       4.72 f
  U1922/Y (OAI211XLTS)                     0.30       5.01 r
  dout_uni_y_man_dn[9] (out)               0.00       5.01 r
  data arrival time                                   5.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.01
  -----------------------------------------------------------
  slack (MET)                                       284.99


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U1897/Y (AOI21X1TS)                      0.12       4.35 f
  U1309/Y (OAI21XLTS)                      0.16       4.51 r
  U1898/Y (AOI22X1TS)                      0.21       4.72 f
  U1899/Y (OAI21XLTS)                      0.28       5.01 r
  dout_uni_y_man_dn[1] (out)               0.00       5.01 r
  data arrival time                                   5.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.01
  -----------------------------------------------------------
  slack (MET)                                       284.99


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U1628/Y (OAI22X1TS)                      0.19       4.28 r
  U1629/Y (AOI211XLTS)                     0.14       4.43 f
  U1884/Y (OAI21XLTS)                      0.57       5.00 r
  dout_uni_y_man_dn[4] (out)               0.00       5.00 r
  data arrival time                                   5.00

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -5.00
  -----------------------------------------------------------
  slack (MET)                                       285.00


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U1897/Y (AOI21X1TS)                      0.12       4.35 f
  U1309/Y (OAI21XLTS)                      0.16       4.51 r
  U2014/Y (AO22XLTS)                       0.48       4.99 r
  dout_uni_y_man_dn[12] (out)              0.00       4.99 r
  data arrival time                                   4.99

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -4.99
  -----------------------------------------------------------
  slack (MET)                                       285.01


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U1628/Y (OAI22X1TS)                      0.19       4.28 r
  U1629/Y (AOI211XLTS)                     0.14       4.43 f
  U1632/Y (OAI2BB2XLTS)                    0.55       4.98 r
  dout_uni_y_man_dn[15] (out)              0.00       4.98 r
  data arrival time                                   4.98

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -4.98
  -----------------------------------------------------------
  slack (MET)                                       285.02


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1575/Y (INVX2TS)                        0.13       2.25 r
  U1576/Y (AOI2BB1XLTS)                    0.59       2.84 r
  U1606/Y (NAND2X1TS)                      0.40       3.24 f
  U1223/Y (NOR2XLTS)                       0.55       3.79 r
  U1623/Y (INVX2TS)                        0.30       4.09 f
  U984/Y (INVX2TS)                         0.14       4.24 r
  U1875/Y (AOI22X1TS)                      0.16       4.39 f
  U1878/Y (OAI21XLTS)                      0.57       4.96 r
  dout_uni_y_man_dn[11] (out)              0.00       4.96 r
  data arrival time                                   4.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -4.96
  -----------------------------------------------------------
  slack (MET)                                       285.04


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1571/Y (NOR2BX1TS)                      0.26       2.38 r
  U1572/Y (NAND2X1TS)                      0.17       2.55 f
  U1574/Y (OAI21XLTS)                      0.23       2.78 r
  U1578/Y (NAND2X1TS)                      0.33       3.11 f
  U1579/Y (NOR2XLTS)                       0.40       3.51 r
  U1229/Y (CLKBUFX2TS)                     0.35       3.85 r
  U1232/Y (INVX2TS)                        0.09       3.94 f
  U1297/Y (NOR2XLTS)                       0.19       4.13 r
  U1636/Y (AOI211XLTS)                     0.15       4.28 f
  U1895/Y (OAI21XLTS)                      0.59       4.86 r
  dout_uni_y_man_dn[3] (out)               0.00       4.86 r
  data arrival time                                   4.86

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -4.86
  -----------------------------------------------------------
  slack (MET)                                       285.14


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_man_dn[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.77       0.77 f
  U1099/Y (INVX2TS)                        0.15       0.92 r
  U1100/Y (INVX2TS)                        0.10       1.02 f
  U850/Y (NOR2XLTS)                        0.44       1.46 r
  U1103/Y (INVX2TS)                        0.31       1.77 f
  U1105/Y (INVX2TS)                        0.14       1.91 r
  U1570/Y (NAND3XLTS)                      0.21       2.12 f
  U1571/Y (NOR2BX1TS)                      0.26       2.38 r
  U1572/Y (NAND2X1TS)                      0.17       2.55 f
  U1574/Y (OAI21XLTS)                      0.23       2.78 r
  U1578/Y (NAND2X1TS)                      0.33       3.11 f
  U1579/Y (NOR2XLTS)                       0.40       3.51 r
  U1229/Y (CLKBUFX2TS)                     0.35       3.85 r
  U1232/Y (INVX2TS)                        0.09       3.94 f
  U1297/Y (NOR2XLTS)                       0.19       4.13 r
  U1636/Y (AOI211XLTS)                     0.15       4.28 f
  U1638/Y (OAI2BB2XLTS)                    0.57       4.84 r
  dout_uni_y_man_dn[14] (out)              0.00       4.84 r
  data arrival time                                   4.84

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -4.84
  -----------------------------------------------------------
  slack (MET)                                       285.16


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1953/Y (OAI21XLTS)                                     0.33       2.35 r
  DP_OP_167J1_125_280_U14/S (CMPR32X2TS)                  0.87       3.23 f
  DP_OP_167J1_125_280_U6/S (CMPR32X2TS)                   0.76       3.99 f
  U1879/Y (AOI222XLTS)                                    0.50       4.48 r
  U1880/Y (INVX2TS)                                       0.29       4.77 f
  dout_uni_y_exp[1] (out)                                 0.00       4.77 f
  data arrival time                                                  4.77

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -4.77
  --------------------------------------------------------------------------
  slack (MET)                                                      285.23


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_exp[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)                        0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)                         0.77       0.77 f
  U1099/Y (INVX2TS)                                       0.15       0.92 r
  U1100/Y (INVX2TS)                                       0.10       1.02 f
  U850/Y (NOR2XLTS)                                       0.44       1.46 r
  U1103/Y (INVX2TS)                                       0.31       1.77 f
  U1104/Y (INVX2TS)                                       0.14       1.91 r
  U1420/Y (NOR2X1TS)                                      0.11       2.02 f
  U1411/Y (CLKINVX1TS)                                    0.13       2.15 r
  U982/Y (INVX2TS)                                        0.09       2.24 f
  U1951/Y (OAI21XLTS)                                     0.32       2.55 r
  DP_OP_167J1_125_280_U7/S (CMPR32X2TS)                   0.77       3.33 f
  U1872/Y (AOI222XLTS)                                    0.50       3.82 r
  U1873/Y (INVX2TS)                                       0.29       4.11 f
  dout_uni_y_exp[0] (out)                                 0.00       4.11 f
  data arrival time                                                  4.11

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  output external delay                                -100.00     290.00
  data required time                                               290.00
  --------------------------------------------------------------------------
  data required time                                               290.00
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                      285.89


  Startpoint: s5_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_uni_y_sgn
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s5_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 r
  U1034/Y (INVX2TS)                        0.15       0.84 f
  U1864/Y (NOR2XLTS)                       0.41       1.26 r
  U1950/Y (INVX2TS)                        0.26       1.52 f
  U1224/Y (INVX2TS)                        0.11       1.63 r
  U1865/Y (AOI31XLTS)                      0.08       1.70 f
  U1321/Y (OAI211XLTS)                     0.63       2.33 r
  dout_uni_y_sgn (out)                     0.00       2.33 r
  data arrival time                                   2.33

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  output external delay                 -100.00     290.00
  data required time                                290.00
  -----------------------------------------------------------
  data required time                                290.00
  data arrival time                                  -2.33
  -----------------------------------------------------------
  slack (MET)                                       287.67


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       5.99 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.47 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       6.94 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.41 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.89 f
  intadd_0_U2/S (CMPR32X2TS)               0.48       8.37 f
  s3_ps0_r_reg_16_/D (DFFQX1TS)            0.00       8.37 f
  data arrival time                                   8.37

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.37
  -----------------------------------------------------------
  slack (MET)                                       381.29


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       5.99 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.47 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       6.94 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.41 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.89 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.37 f
  s3_ps0_r_reg_18_/D (DFFQX1TS)            0.00       8.37 f
  data arrival time                                   8.37

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -8.37
  -----------------------------------------------------------
  slack (MET)                                       381.29


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       5.99 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.47 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       6.94 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.41 f
  intadd_0_U3/CO (CMPR32X2TS)              0.47       7.89 f
  intadd_0_U2/CO (CMPR32X2TS)              0.48       8.37 f
  U1558/Y (INVX2TS)                        0.08       8.45 r
  s3_ps0_r_reg_17_/D (DFFQX1TS)            0.00       8.45 r
  data arrival time                                   8.45

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_17_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.24     389.76
  data required time                                389.76
  -----------------------------------------------------------
  data required time                                389.76
  data arrival time                                  -8.45
  -----------------------------------------------------------
  slack (MET)                                       381.31


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2012/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.57 f
  intadd_2_U7/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_2_U6/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_2_U5/CO (CMPR32X2TS)              0.47       5.99 f
  intadd_2_U4/CO (CMPR32X2TS)              0.47       6.47 f
  intadd_2_U3/CO (CMPR32X2TS)              0.47       6.94 f
  intadd_2_U2/CO (CMPR32X2TS)              0.45       7.39 f
  U1859/Y (XOR2XLTS)                       0.32       7.71 r
  U1860/Y (XOR2XLTS)                       0.41       8.12 r
  s3_ps1_r_reg_15_/D (DFFQX1TS)            0.00       8.12 r
  data arrival time                                   8.12

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_15_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.36     389.64
  data required time                                389.64
  -----------------------------------------------------------
  data required time                                389.64
  data arrival time                                  -8.12
  -----------------------------------------------------------
  slack (MET)                                       381.52


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       5.99 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.47 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       6.94 f
  intadd_0_U4/CO (CMPR32X2TS)              0.47       7.41 f
  intadd_0_U3/S (CMPR32X2TS)               0.48       7.90 f
  s3_ps0_r_reg_15_/D (DFFQX1TS)            0.00       7.90 f
  data arrival time                                   7.90

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_15_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -7.90
  -----------------------------------------------------------
  slack (MET)                                       381.77


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       5.99 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.47 f
  intadd_0_U5/CO (CMPR32X2TS)              0.47       6.94 f
  intadd_0_U4/S (CMPR32X2TS)               0.48       7.42 f
  s3_ps0_r_reg_14_/D (DFFQX1TS)            0.00       7.42 f
  data arrival time                                   7.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_14_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -7.42
  -----------------------------------------------------------
  slack (MET)                                       382.24


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2012/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.57 f
  intadd_2_U7/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_2_U6/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_2_U5/CO (CMPR32X2TS)              0.47       5.99 f
  intadd_2_U4/CO (CMPR32X2TS)              0.47       6.47 f
  intadd_2_U3/CO (CMPR32X2TS)              0.47       6.94 f
  intadd_2_U2/S (CMPR32X2TS)               0.48       7.42 f
  s3_ps1_r_reg_14_/D (DFFQX1TS)            0.00       7.42 f
  data arrival time                                   7.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_14_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -7.42
  -----------------------------------------------------------
  slack (MET)                                       382.24


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       5.99 f
  intadd_0_U6/CO (CMPR32X2TS)              0.47       6.47 f
  intadd_0_U5/S (CMPR32X2TS)               0.48       6.95 f
  s3_ps0_r_reg_13_/D (DFFQX1TS)            0.00       6.95 f
  data arrival time                                   6.95

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_13_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -6.95
  -----------------------------------------------------------
  slack (MET)                                       382.71


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2012/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.57 f
  intadd_2_U7/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_2_U6/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_2_U5/CO (CMPR32X2TS)              0.47       5.99 f
  intadd_2_U4/CO (CMPR32X2TS)              0.47       6.47 f
  intadd_2_U3/S (CMPR32X2TS)               0.48       6.95 f
  s3_ps1_r_reg_13_/D (DFFQX1TS)            0.00       6.95 f
  data arrival time                                   6.95

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_13_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -6.95
  -----------------------------------------------------------
  slack (MET)                                       382.71


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_0_U7/CO (CMPR32X2TS)              0.47       5.99 f
  intadd_0_U6/S (CMPR32X2TS)               0.48       6.48 f
  s3_ps0_r_reg_12_/D (DFFQX1TS)            0.00       6.48 f
  data arrival time                                   6.48

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_12_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -6.48
  -----------------------------------------------------------
  slack (MET)                                       383.19


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2012/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.57 f
  intadd_2_U7/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_2_U6/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_2_U5/CO (CMPR32X2TS)              0.47       5.99 f
  intadd_2_U4/S (CMPR32X2TS)               0.48       6.48 f
  s3_ps1_r_reg_12_/D (DFFQX1TS)            0.00       6.48 f
  data arrival time                                   6.48

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_12_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -6.48
  -----------------------------------------------------------
  slack (MET)                                       383.19


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_0_U8/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_0_U7/S (CMPR32X2TS)               0.48       6.00 f
  s3_ps0_r_reg_11_/D (DFFQX1TS)            0.00       6.00 f
  data arrival time                                   6.00

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_11_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -6.00
  -----------------------------------------------------------
  slack (MET)                                       383.66


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2012/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.57 f
  intadd_2_U7/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_2_U6/CO (CMPR32X2TS)              0.47       5.52 f
  intadd_2_U5/S (CMPR32X2TS)               0.48       6.00 f
  s3_ps1_r_reg_11_/D (DFFQX1TS)            0.00       6.00 f
  data arrival time                                   6.00

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_11_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -6.00
  -----------------------------------------------------------
  slack (MET)                                       383.66


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.57 f
  intadd_0_U9/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_0_U8/S (CMPR32X2TS)               0.48       5.53 f
  s3_ps0_r_reg_10_/D (DFFQX1TS)            0.00       5.53 f
  data arrival time                                   5.53

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_10_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -5.53
  -----------------------------------------------------------
  slack (MET)                                       384.13


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2012/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.57 f
  intadd_2_U7/CO (CMPR32X2TS)              0.47       5.05 f
  intadd_2_U6/S (CMPR32X2TS)               0.48       5.53 f
  s3_ps1_r_reg_10_/D (DFFQX1TS)            0.00       5.53 f
  data arrival time                                   5.53

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_10_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -5.53
  -----------------------------------------------------------
  slack (MET)                                       384.13


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.10 f
  intadd_0_U10/CO (CMPR32X2TS)             0.47       4.57 f
  intadd_0_U9/S (CMPR32X2TS)               0.48       5.06 f
  s3_ps0_r_reg_9_/D (DFFQX1TS)             0.00       5.06 f
  data arrival time                                   5.06

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_9_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -5.06
  -----------------------------------------------------------
  slack (MET)                                       384.60


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2012/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.10 f
  intadd_2_U8/CO (CMPR32X2TS)              0.47       4.57 f
  intadd_2_U7/S (CMPR32X2TS)               0.48       5.06 f
  s3_ps1_r_reg_9_/D (DFFQX1TS)             0.00       5.06 f
  data arrival time                                   5.06

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_9_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -5.06
  -----------------------------------------------------------
  slack (MET)                                       384.60


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_0_U11/CO (CMPR32X2TS)             0.47       4.10 f
  intadd_0_U10/S (CMPR32X2TS)              0.48       4.58 f
  s3_ps0_r_reg_8_/D (DFFQX1TS)             0.00       4.58 f
  data arrival time                                   4.58

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_8_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -4.58
  -----------------------------------------------------------
  slack (MET)                                       385.08


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2012/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_2_U9/CO (CMPR32X2TS)              0.47       4.10 f
  intadd_2_U8/S (CMPR32X2TS)               0.48       4.58 f
  s3_ps1_r_reg_8_/D (DFFQX1TS)             0.00       4.58 f
  data arrival time                                   4.58

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_8_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -4.58
  -----------------------------------------------------------
  slack (MET)                                       385.08


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U838/Y (AO21XLTS)                        0.44       2.71 r
  U861/Y (NOR2XLTS)                        0.27       2.97 f
  U1069/Y (INVX2TS)                        0.14       3.12 r
  U1070/Y (INVX2TS)                        0.08       3.20 f
  U1304/Y (AOI221XLTS)                     0.40       3.60 r
  U1497/Y (OAI221XLTS)                     0.24       3.85 f
  s2_br4_pp_r_reg_50_/D (EDFFX1TS)         0.00       3.85 f
  data arrival time                                   3.85

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_50_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.85
  -----------------------------------------------------------
  slack (MET)                                       385.38


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1021/Y (INVX2TS)                        0.15       1.86 r
  U1448/Y (AOI22X1TS)                      0.18       2.04 f
  U945/Y (INVX2TS)                         0.14       2.18 r
  U946/Y (INVX2TS)                         0.07       2.25 f
  U860/Y (NOR2XLTS)                        0.43       2.68 r
  U1081/Y (INVX2TS)                        0.27       2.96 f
  U1082/Y (INVX2TS)                        0.12       3.08 r
  U1513/Y (INVX2TS)                        0.08       3.16 f
  U835/Y (NAND3X1TS)                       0.15       3.32 r
  U834/Y (CLKINVX1TS)                      0.20       3.52 f
  U1048/Y (INVX2TS)                        0.13       3.65 r
  U1526/Y (OAI221XLTS)                     0.18       3.83 f
  s2_br4_pp_r_reg_45_/D (EDFFX1TS)         0.00       3.83 f
  data arrival time                                   3.83

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_45_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.83
  -----------------------------------------------------------
  slack (MET)                                       385.40


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1021/Y (INVX2TS)                        0.15       1.86 r
  U1448/Y (AOI22X1TS)                      0.18       2.04 f
  U945/Y (INVX2TS)                         0.14       2.18 r
  U946/Y (INVX2TS)                         0.07       2.25 f
  U860/Y (NOR2XLTS)                        0.43       2.68 r
  U1081/Y (INVX2TS)                        0.27       2.96 f
  U1082/Y (INVX2TS)                        0.12       3.08 r
  U1513/Y (INVX2TS)                        0.08       3.16 f
  U835/Y (NAND3X1TS)                       0.15       3.32 r
  U834/Y (CLKINVX1TS)                      0.20       3.52 f
  U1048/Y (INVX2TS)                        0.13       3.65 r
  U1517/Y (OAI221XLTS)                     0.18       3.83 f
  s2_br4_pp_r_reg_44_/D (EDFFX1TS)         0.00       3.83 f
  data arrival time                                   3.83

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_44_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.83
  -----------------------------------------------------------
  slack (MET)                                       385.40


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1021/Y (INVX2TS)                        0.15       1.86 r
  U1448/Y (AOI22X1TS)                      0.18       2.04 f
  U945/Y (INVX2TS)                         0.14       2.18 r
  U946/Y (INVX2TS)                         0.07       2.25 f
  U860/Y (NOR2XLTS)                        0.43       2.68 r
  U1081/Y (INVX2TS)                        0.27       2.96 f
  U1082/Y (INVX2TS)                        0.12       3.08 r
  U1513/Y (INVX2TS)                        0.08       3.16 f
  U835/Y (NAND3X1TS)                       0.15       3.32 r
  U834/Y (CLKINVX1TS)                      0.20       3.52 f
  U1048/Y (INVX2TS)                        0.13       3.65 r
  U1519/Y (OAI221XLTS)                     0.18       3.83 f
  s2_br4_pp_r_reg_43_/D (EDFFX1TS)         0.00       3.83 f
  data arrival time                                   3.83

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_43_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.83
  -----------------------------------------------------------
  slack (MET)                                       385.40


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1021/Y (INVX2TS)                        0.15       1.86 r
  U1448/Y (AOI22X1TS)                      0.18       2.04 f
  U945/Y (INVX2TS)                         0.14       2.18 r
  U946/Y (INVX2TS)                         0.07       2.25 f
  U860/Y (NOR2XLTS)                        0.43       2.68 r
  U1081/Y (INVX2TS)                        0.27       2.96 f
  U1082/Y (INVX2TS)                        0.12       3.08 r
  U1513/Y (INVX2TS)                        0.08       3.16 f
  U835/Y (NAND3X1TS)                       0.15       3.32 r
  U834/Y (CLKINVX1TS)                      0.20       3.52 f
  U1048/Y (INVX2TS)                        0.13       3.65 r
  U1521/Y (OAI221XLTS)                     0.18       3.83 f
  s2_br4_pp_r_reg_37_/D (EDFFX1TS)         0.00       3.83 f
  data arrival time                                   3.83

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_37_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.83
  -----------------------------------------------------------
  slack (MET)                                       385.40


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1021/Y (INVX2TS)                        0.15       1.86 r
  U1448/Y (AOI22X1TS)                      0.18       2.04 f
  U945/Y (INVX2TS)                         0.14       2.18 r
  U946/Y (INVX2TS)                         0.07       2.25 f
  U860/Y (NOR2XLTS)                        0.43       2.68 r
  U1081/Y (INVX2TS)                        0.27       2.96 f
  U1082/Y (INVX2TS)                        0.12       3.08 r
  U1513/Y (INVX2TS)                        0.08       3.16 f
  U835/Y (NAND3X1TS)                       0.15       3.32 r
  U834/Y (CLKINVX1TS)                      0.20       3.52 f
  U1049/Y (INVX2TS)                        0.13       3.65 r
  U1541/Y (OAI221XLTS)                     0.18       3.83 f
  s2_br4_pp_r_reg_41_/D (EDFFX1TS)         0.00       3.83 f
  data arrival time                                   3.83

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_41_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.83
  -----------------------------------------------------------
  slack (MET)                                       385.40


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1021/Y (INVX2TS)                        0.15       1.86 r
  U1448/Y (AOI22X1TS)                      0.18       2.04 f
  U945/Y (INVX2TS)                         0.14       2.18 r
  U946/Y (INVX2TS)                         0.07       2.25 f
  U860/Y (NOR2XLTS)                        0.43       2.68 r
  U1081/Y (INVX2TS)                        0.27       2.96 f
  U1082/Y (INVX2TS)                        0.12       3.08 r
  U1513/Y (INVX2TS)                        0.08       3.16 f
  U835/Y (NAND3X1TS)                       0.15       3.32 r
  U834/Y (CLKINVX1TS)                      0.20       3.52 f
  U1049/Y (INVX2TS)                        0.13       3.65 r
  U1532/Y (OAI221XLTS)                     0.18       3.83 f
  s2_br4_pp_r_reg_40_/D (EDFFX1TS)         0.00       3.83 f
  data arrival time                                   3.83

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_40_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.83
  -----------------------------------------------------------
  slack (MET)                                       385.40


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1021/Y (INVX2TS)                        0.15       1.86 r
  U1448/Y (AOI22X1TS)                      0.18       2.04 f
  U945/Y (INVX2TS)                         0.14       2.18 r
  U946/Y (INVX2TS)                         0.07       2.25 f
  U860/Y (NOR2XLTS)                        0.43       2.68 r
  U1081/Y (INVX2TS)                        0.27       2.96 f
  U1082/Y (INVX2TS)                        0.12       3.08 r
  U1513/Y (INVX2TS)                        0.08       3.16 f
  U835/Y (NAND3X1TS)                       0.15       3.32 r
  U834/Y (CLKINVX1TS)                      0.20       3.52 f
  U1049/Y (INVX2TS)                        0.13       3.65 r
  U1537/Y (OAI221XLTS)                     0.18       3.83 f
  s2_br4_pp_r_reg_38_/D (EDFFX1TS)         0.00       3.83 f
  data arrival time                                   3.83

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.83
  -----------------------------------------------------------
  slack (MET)                                       385.40


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U838/Y (AO21XLTS)                        0.44       2.71 r
  U861/Y (NOR2XLTS)                        0.27       2.97 f
  U1069/Y (INVX2TS)                        0.14       3.12 r
  U1071/Y (INVX2TS)                        0.08       3.20 f
  U1500/Y (AOI221XLTS)                     0.37       3.57 r
  U1501/Y (OAI221XLTS)                     0.24       3.81 f
  s2_br4_pp_r_reg_54_/D (EDFFX1TS)         0.00       3.81 f
  data arrival time                                   3.81

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_54_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (MET)                                       385.42


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U838/Y (AO21XLTS)                        0.44       2.71 r
  U861/Y (NOR2XLTS)                        0.27       2.97 f
  U1069/Y (INVX2TS)                        0.14       3.12 r
  U1071/Y (INVX2TS)                        0.08       3.20 f
  U1504/Y (AOI221XLTS)                     0.37       3.57 r
  U1505/Y (OAI221XLTS)                     0.24       3.81 f
  s2_br4_pp_r_reg_52_/D (EDFFX1TS)         0.00       3.81 f
  data arrival time                                   3.81

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_52_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (MET)                                       385.42


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U838/Y (AO21XLTS)                        0.44       2.71 r
  U861/Y (NOR2XLTS)                        0.27       2.97 f
  U1069/Y (INVX2TS)                        0.14       3.12 r
  U1071/Y (INVX2TS)                        0.08       3.20 f
  U1489/Y (AOI221XLTS)                     0.37       3.57 r
  U1490/Y (OAI221XLTS)                     0.24       3.81 f
  s2_br4_pp_r_reg_51_/D (EDFFX1TS)         0.00       3.81 f
  data arrival time                                   3.81

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_51_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (MET)                                       385.42


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U838/Y (AO21XLTS)                        0.44       2.71 r
  U861/Y (NOR2XLTS)                        0.27       2.97 f
  U1069/Y (INVX2TS)                        0.14       3.12 r
  U1071/Y (INVX2TS)                        0.08       3.20 f
  U1495/Y (AOI221XLTS)                     0.37       3.57 r
  U1496/Y (OAI221XLTS)                     0.24       3.81 f
  s2_br4_pp_r_reg_53_/D (EDFFX1TS)         0.00       3.81 f
  data arrival time                                   3.81

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_53_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (MET)                                       385.42


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U838/Y (AO21XLTS)                        0.44       2.71 r
  U861/Y (NOR2XLTS)                        0.27       2.97 f
  U1069/Y (INVX2TS)                        0.14       3.12 r
  U1070/Y (INVX2TS)                        0.08       3.20 f
  U1305/Y (AOI221XLTS)                     0.37       3.56 r
  U2236/Y (OAI221XLTS)                     0.24       3.81 f
  s2_br4_pp_r_reg_58_/D (EDFFX1TS)         0.00       3.81 f
  data arrival time                                   3.81

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_58_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (MET)                                       385.42


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U838/Y (AO21XLTS)                        0.44       2.71 r
  U861/Y (NOR2XLTS)                        0.27       2.97 f
  U1069/Y (INVX2TS)                        0.14       3.12 r
  U1070/Y (INVX2TS)                        0.08       3.20 f
  U1491/Y (AOI221XLTS)                     0.37       3.56 r
  U1492/Y (OAI221XLTS)                     0.24       3.81 f
  s2_br4_pp_r_reg_56_/D (EDFFX1TS)         0.00       3.81 f
  data arrival time                                   3.81

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_56_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (MET)                                       385.42


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U838/Y (AO21XLTS)                        0.44       2.71 r
  U861/Y (NOR2XLTS)                        0.27       2.97 f
  U1069/Y (INVX2TS)                        0.14       3.12 r
  U1070/Y (INVX2TS)                        0.08       3.20 f
  U1493/Y (AOI221XLTS)                     0.37       3.56 r
  U1494/Y (OAI221XLTS)                     0.24       3.81 f
  s2_br4_pp_r_reg_49_/D (EDFFX1TS)         0.00       3.81 f
  data arrival time                                   3.81

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_49_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.81
  -----------------------------------------------------------
  slack (MET)                                       385.42


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1241/Y (INVX2TS)                        0.38       1.72 f
  U1448/Y (AOI22X1TS)                      0.39       2.11 r
  U945/Y (INVX2TS)                         0.17       2.29 f
  U946/Y (INVX2TS)                         0.09       2.38 r
  U860/Y (NOR2XLTS)                        0.15       2.53 f
  U1081/Y (INVX2TS)                        0.14       2.67 r
  U1082/Y (INVX2TS)                        0.09       2.76 f
  U1513/Y (INVX2TS)                        0.08       2.85 r
  U870/Y (NOR2X1TS)                        0.10       2.95 f
  U857/Y (CLKINVX1TS)                      0.16       3.10 r
  U1089/Y (INVX2TS)                        0.11       3.21 f
  U2237/Y (AOI221XLTS)                     0.30       3.52 r
  U2238/Y (OAI221XLTS)                     0.24       3.76 f
  s2_br4_pp_r_reg_46_/D (EDFFX1TS)         0.00       3.76 f
  data arrival time                                   3.76

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_46_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.76
  -----------------------------------------------------------
  slack (MET)                                       385.46


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1241/Y (INVX2TS)                        0.38       1.72 f
  U1448/Y (AOI22X1TS)                      0.39       2.11 r
  U945/Y (INVX2TS)                         0.17       2.29 f
  U946/Y (INVX2TS)                         0.09       2.38 r
  U860/Y (NOR2XLTS)                        0.15       2.53 f
  U1081/Y (INVX2TS)                        0.14       2.67 r
  U1082/Y (INVX2TS)                        0.09       2.76 f
  U1513/Y (INVX2TS)                        0.08       2.85 r
  U870/Y (NOR2X1TS)                        0.10       2.95 f
  U857/Y (CLKINVX1TS)                      0.16       3.10 r
  U1087/Y (INVX2TS)                        0.11       3.21 f
  U1303/Y (AOI221XLTS)                     0.30       3.52 r
  U1535/Y (OAI221XLTS)                     0.24       3.76 f
  s2_br4_pp_r_reg_39_/D (EDFFX1TS)         0.00       3.76 f
  data arrival time                                   3.76

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_39_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.76
  -----------------------------------------------------------
  slack (MET)                                       385.46


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1021/Y (INVX2TS)                        0.15       1.86 r
  U1448/Y (AOI22X1TS)                      0.18       2.04 f
  U945/Y (INVX2TS)                         0.14       2.18 r
  U946/Y (INVX2TS)                         0.07       2.25 f
  U860/Y (NOR2XLTS)                        0.43       2.68 r
  U1081/Y (INVX2TS)                        0.27       2.96 f
  U1082/Y (INVX2TS)                        0.12       3.08 r
  U1513/Y (INVX2TS)                        0.08       3.16 f
  U835/Y (NAND3X1TS)                       0.15       3.32 r
  U834/Y (CLKINVX1TS)                      0.20       3.52 f
  U1049/Y (INVX2TS)                        0.13       3.65 r
  U1850/Y (OAI21XLTS)                      0.12       3.77 f
  s2_br4_pp_r_reg_36_/D (EDFFX1TS)         0.00       3.77 f
  data arrival time                                   3.77

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_36_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -3.77
  -----------------------------------------------------------
  slack (MET)                                       385.48


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1446/Y (AOI22X1TS)                      0.33       2.30 r
  U943/Y (INVX2TS)                         0.17       2.47 f
  U944/Y (INVX2TS)                         0.10       2.58 r
  U1088/Y (NOR2X1TS)                       0.13       2.71 f
  U1486/Y (INVX2TS)                        0.11       2.82 r
  U849/Y (NOR2X1TS)                        0.11       2.93 f
  U848/Y (CLKINVX1TS)                      0.16       3.09 r
  U1237/Y (INVX2TS)                        0.11       3.20 f
  U1498/Y (AOI221XLTS)                     0.30       3.50 r
  U1499/Y (OAI221XLTS)                     0.24       3.75 f
  s2_br4_pp_r_reg_57_/D (EDFFX1TS)         0.00       3.75 f
  data arrival time                                   3.75

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_57_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.75
  -----------------------------------------------------------
  slack (MET)                                       385.48


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_0_U11/S (CMPR32X2TS)              0.48       4.11 f
  s3_ps0_r_reg_7_/D (DFFQX1TS)             0.00       4.11 f
  data arrival time                                   4.11

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_7_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -4.11
  -----------------------------------------------------------
  slack (MET)                                       385.55


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2012/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_2_U10/CO (CMPR32X2TS)             0.47       3.63 f
  intadd_2_U9/S (CMPR32X2TS)               0.48       4.11 f
  s3_ps1_r_reg_7_/D (DFFQX1TS)             0.00       4.11 f
  data arrival time                                   4.11

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_7_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -4.11
  -----------------------------------------------------------
  slack (MET)                                       385.55


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1446/Y (AOI22X1TS)                      0.33       2.30 r
  U943/Y (INVX2TS)                         0.17       2.47 f
  U944/Y (INVX2TS)                         0.10       2.58 r
  U1088/Y (NOR2X1TS)                       0.13       2.71 f
  U1486/Y (INVX2TS)                        0.11       2.82 r
  U849/Y (NOR2X1TS)                        0.11       2.93 f
  U848/Y (CLKINVX1TS)                      0.16       3.09 r
  U1238/Y (INVX2TS)                        0.11       3.20 f
  U1851/Y (AOI211XLTS)                     0.29       3.49 r
  U1852/Y (OAI21XLTS)                      0.18       3.67 f
  s2_br4_pp_r_reg_48_/D (EDFFX1TS)         0.00       3.67 f
  data arrival time                                   3.67

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_48_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -3.67
  -----------------------------------------------------------
  slack (MET)                                       385.58


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1446/Y (AOI22X1TS)                      0.33       2.30 r
  U943/Y (INVX2TS)                         0.17       2.47 f
  U944/Y (INVX2TS)                         0.10       2.58 r
  U1088/Y (NOR2X1TS)                       0.13       2.71 f
  U1084/Y (CLKINVX1TS)                     0.16       2.88 r
  U1068/Y (INVX2TS)                        0.11       2.99 f
  U1502/Y (AOI221XLTS)                     0.40       3.39 r
  U1503/Y (OAI221XLTS)                     0.24       3.64 f
  s2_br4_pp_r_reg_55_/D (EDFFX1TS)         0.00       3.64 f
  data arrival time                                   3.64

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_55_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                       385.59


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_sub_eb_abs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  din_uni_a_exp[0] (in)                                   0.04       0.09 r
  U1175/Y (INVX2TS)                                       0.07       0.17 f
  U1176/Y (INVX2TS)                                       0.07       0.24 r
  U1371/Y (NOR2XLTS)                                      0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.29 f
  U1854/Y (OA22X1TS)                                      0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                                    0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                                    0.23       3.35 f
  U2032/Y (CLKBUFX2TS)                                    0.26       3.61 f
  U2214/Y (NAND2X1TS)                                     0.13       3.74 r
  U2215/Y (XOR2XLTS)                                      0.29       4.03 r
  s2_ea_sub_eb_abs_r_reg_3_/D (DFFQX1TS)                  0.00       4.03 r
  data arrival time                                                  4.03

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s2_ea_sub_eb_abs_r_reg_3_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.36     389.64
  data required time                                               389.64
  --------------------------------------------------------------------------
  data required time                                               389.64
  data arrival time                                                 -4.03
  --------------------------------------------------------------------------
  slack (MET)                                                      385.61


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2032/Y (CLKBUFX2TS)                     0.26       3.61 f
  U2036/Y (AO22XLTS)                       0.42       4.02 f
  s2_mmux_rhs_r_reg_0_/D (DFFQX1TS)        0.00       4.02 f
  data arrival time                                   4.02

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_0_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.02
  -----------------------------------------------------------
  slack (MET)                                       385.64


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1446/Y (AOI22X1TS)                      0.33       2.30 r
  U943/Y (INVX2TS)                         0.17       2.47 f
  U944/Y (INVX2TS)                         0.10       2.58 r
  U854/Y (NOR2X1TS)                        0.12       2.70 f
  U852/Y (CLKINVX1TS)                      0.16       2.85 r
  U1085/Y (INVX2TS)                        0.11       2.97 f
  U1538/Y (AOI221XLTS)                     0.37       3.34 r
  U1539/Y (OAI221XLTS)                     0.24       3.58 f
  s2_br4_pp_r_reg_42_/D (EDFFX1TS)         0.00       3.58 f
  data arrival time                                   3.58

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_42_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.58
  -----------------------------------------------------------
  slack (MET)                                       385.64


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_sub_eb_abs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  din_uni_a_exp[0] (in)                                   0.04       0.09 r
  U1175/Y (INVX2TS)                                       0.07       0.17 f
  U1176/Y (INVX2TS)                                       0.07       0.24 r
  U1371/Y (NOR2XLTS)                                      0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.29 f
  U1854/Y (OA22X1TS)                                      0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                                    0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                                    0.23       3.35 f
  U2037/Y (CLKBUFX2TS)                                    0.25       3.61 f
  U877/Y (OAI2BB1X1TS)                                    0.17       3.78 r
  U2222/Y (OAI22X1TS)                                     0.16       3.94 f
  U2223/Y (AOI21X1TS)                                     0.14       4.07 r
  s2_ea_sub_eb_abs_r_reg_5_/D (DFFQX1TS)                  0.00       4.07 r
  data arrival time                                                  4.07

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s2_ea_sub_eb_abs_r_reg_5_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.27     389.73
  data required time                                               389.73
  --------------------------------------------------------------------------
  data required time                                               389.73
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                      385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2068/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2101/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_21_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_21_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2055/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2097/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_17_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_17_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2033/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2076/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2096/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_16_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2055/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2095/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_15_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_15_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2055/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2093/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_14_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_14_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2061/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2092/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_13_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_13_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2061/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2091/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_12_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_12_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2061/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2090/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_11_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_11_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2068/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2089/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_10_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_10_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2033/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2072/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2086/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_8_/D (DFFQX1TS)        0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_8_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2068/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2085/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_7_/D (DFFQX1TS)        0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_7_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2077/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2084/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_6_/D (DFFQX1TS)        0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_6_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2077/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2083/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_5_/D (DFFQX1TS)        0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_5_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2077/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2081/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_4_/D (DFFQX1TS)        0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_4_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2033/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2076/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2080/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_3_/D (DFFQX1TS)        0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_3_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2033/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2076/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2079/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_2_/D (DFFQX1TS)        0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_2_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2033/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2072/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2074/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_lhs_r_reg_0_/D (DFFQX1TS)        0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_0_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2033/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2072/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2073/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_rhs_r_reg_21_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_21_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2033/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2066/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2071/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_rhs_r_reg_20_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_20_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2033/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2066/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2070/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_rhs_r_reg_19_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_19_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2033/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2066/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2067/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_rhs_r_reg_18_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_18_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2033/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2034/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2065/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_rhs_r_reg_17_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_17_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2033/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2034/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2064/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_rhs_r_reg_16_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_16_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2033/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2034/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2063/Y (AO22XLTS)                       0.41       4.01 f
  s2_mmux_rhs_r_reg_15_/D (DFFQX1TS)       0.00       4.01 f
  data arrival time                                   4.01

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_15_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.01
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2047/Y (CLKBUFX2TS)                     0.24       3.59 f
  U2100/Y (AO22XLTS)                       0.41       4.00 f
  s2_mmux_lhs_r_reg_20_/D (DFFQX1TS)       0.00       4.00 f
  data arrival time                                   4.00

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_20_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2047/Y (CLKBUFX2TS)                     0.24       3.59 f
  U2099/Y (AO22XLTS)                       0.41       4.00 f
  s2_mmux_lhs_r_reg_19_/D (DFFQX1TS)       0.00       4.00 f
  data arrival time                                   4.00

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_19_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2047/Y (CLKBUFX2TS)                     0.24       3.59 f
  U2098/Y (AO22XLTS)                       0.41       4.00 f
  s2_mmux_lhs_r_reg_18_/D (DFFQX1TS)       0.00       4.00 f
  data arrival time                                   4.00

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_18_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -4.00
  -----------------------------------------------------------
  slack (MET)                                       385.66


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U941/Y (INVX2TS)                         0.17       2.26 f
  U942/Y (INVX2TS)                         0.10       2.36 r
  U1266/Y (NOR2X1TS)                       0.13       2.49 f
  U1507/Y (INVX2TS)                        0.11       2.60 r
  U863/Y (NOR2XLTS)                        0.16       2.76 f
  U1078/Y (INVX2TS)                        0.14       2.90 r
  U1080/Y (INVX2TS)                        0.08       2.98 f
  U2239/Y (AOI221XLTS)                     0.30       3.28 r
  U2240/Y (OAI221XLTS)                     0.24       3.52 f
  s2_br4_pp_r_reg_34_/D (EDFFX1TS)         0.00       3.52 f
  data arrival time                                   3.52

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_34_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.52
  -----------------------------------------------------------
  slack (MET)                                       385.70


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U941/Y (INVX2TS)                         0.17       2.26 f
  U942/Y (INVX2TS)                         0.10       2.36 r
  U1266/Y (NOR2X1TS)                       0.13       2.49 f
  U1507/Y (INVX2TS)                        0.11       2.60 r
  U863/Y (NOR2XLTS)                        0.16       2.76 f
  U1078/Y (INVX2TS)                        0.14       2.90 r
  U1080/Y (INVX2TS)                        0.08       2.98 f
  U1542/Y (AOI221XLTS)                     0.30       3.28 r
  U1543/Y (OAI221XLTS)                     0.24       3.52 f
  s2_br4_pp_r_reg_31_/D (EDFFX1TS)         0.00       3.52 f
  data arrival time                                   3.52

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_31_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.52
  -----------------------------------------------------------
  slack (MET)                                       385.70


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U941/Y (INVX2TS)                         0.17       2.26 f
  U942/Y (INVX2TS)                         0.10       2.36 r
  U1266/Y (NOR2X1TS)                       0.13       2.49 f
  U1507/Y (INVX2TS)                        0.11       2.60 r
  U863/Y (NOR2XLTS)                        0.16       2.76 f
  U1078/Y (INVX2TS)                        0.14       2.90 r
  U1079/Y (INVX2TS)                        0.08       2.98 f
  U1523/Y (AOI221XLTS)                     0.30       3.28 r
  U1524/Y (OAI221XLTS)                     0.24       3.52 f
  s2_br4_pp_r_reg_30_/D (EDFFX1TS)         0.00       3.52 f
  data arrival time                                   3.52

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_30_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.52
  -----------------------------------------------------------
  slack (MET)                                       385.70


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U941/Y (INVX2TS)                         0.17       2.26 f
  U942/Y (INVX2TS)                         0.10       2.36 r
  U1266/Y (NOR2X1TS)                       0.13       2.49 f
  U1507/Y (INVX2TS)                        0.11       2.60 r
  U863/Y (NOR2XLTS)                        0.16       2.76 f
  U1078/Y (INVX2TS)                        0.14       2.90 r
  U1079/Y (INVX2TS)                        0.08       2.98 f
  U1302/Y (AOI221XLTS)                     0.30       3.28 r
  U1522/Y (OAI221XLTS)                     0.24       3.52 f
  s2_br4_pp_r_reg_29_/D (EDFFX1TS)         0.00       3.52 f
  data arrival time                                   3.52

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_29_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.52
  -----------------------------------------------------------
  slack (MET)                                       385.70


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U941/Y (INVX2TS)                         0.17       2.26 f
  U942/Y (INVX2TS)                         0.10       2.36 r
  U1266/Y (NOR2X1TS)                       0.13       2.49 f
  U1507/Y (INVX2TS)                        0.11       2.60 r
  U863/Y (NOR2XLTS)                        0.16       2.76 f
  U1078/Y (INVX2TS)                        0.14       2.90 r
  U1079/Y (INVX2TS)                        0.08       2.98 f
  U1510/Y (AOI221XLTS)                     0.30       3.28 r
  U1511/Y (OAI221XLTS)                     0.24       3.52 f
  s2_br4_pp_r_reg_28_/D (EDFFX1TS)         0.00       3.52 f
  data arrival time                                   3.52

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_28_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.52
  -----------------------------------------------------------
  slack (MET)                                       385.70


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U941/Y (INVX2TS)                         0.17       2.26 f
  U942/Y (INVX2TS)                         0.10       2.36 r
  U1266/Y (NOR2X1TS)                       0.13       2.49 f
  U1507/Y (INVX2TS)                        0.11       2.60 r
  U863/Y (NOR2XLTS)                        0.16       2.76 f
  U1078/Y (INVX2TS)                        0.14       2.90 r
  U1080/Y (INVX2TS)                        0.08       2.98 f
  U1527/Y (AOI221XLTS)                     0.30       3.28 r
  U1528/Y (OAI221XLTS)                     0.24       3.52 f
  s2_br4_pp_r_reg_27_/D (EDFFX1TS)         0.00       3.52 f
  data arrival time                                   3.52

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_27_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.52
  -----------------------------------------------------------
  slack (MET)                                       385.70


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U941/Y (INVX2TS)                         0.17       2.26 f
  U942/Y (INVX2TS)                         0.10       2.36 r
  U1266/Y (NOR2X1TS)                       0.13       2.49 f
  U1507/Y (INVX2TS)                        0.11       2.60 r
  U863/Y (NOR2XLTS)                        0.16       2.76 f
  U1078/Y (INVX2TS)                        0.14       2.90 r
  U1080/Y (INVX2TS)                        0.08       2.98 f
  U1546/Y (AOI221XLTS)                     0.30       3.28 r
  U1547/Y (OAI221XLTS)                     0.24       3.52 f
  s2_br4_pp_r_reg_26_/D (EDFFX1TS)         0.00       3.52 f
  data arrival time                                   3.52

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_26_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.52
  -----------------------------------------------------------
  slack (MET)                                       385.70


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U941/Y (INVX2TS)                         0.17       2.26 f
  U942/Y (INVX2TS)                         0.10       2.36 r
  U1266/Y (NOR2X1TS)                       0.13       2.49 f
  U1507/Y (INVX2TS)                        0.11       2.60 r
  U863/Y (NOR2XLTS)                        0.16       2.76 f
  U1078/Y (INVX2TS)                        0.14       2.90 r
  U1079/Y (INVX2TS)                        0.08       2.98 f
  U1529/Y (AOI221XLTS)                     0.30       3.28 r
  U1530/Y (OAI221XLTS)                     0.24       3.52 f
  s2_br4_pp_r_reg_25_/D (EDFFX1TS)         0.00       3.52 f
  data arrival time                                   3.52

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_25_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.52
  -----------------------------------------------------------
  slack (MET)                                       385.70


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1406/Y (AOI22X1TS)                      0.18       2.05 f
  U941/Y (INVX2TS)                         0.13       2.18 r
  U942/Y (INVX2TS)                         0.08       2.26 f
  U1508/Y (NAND2X1TS)                      0.16       2.41 r
  U847/Y (NOR2XLTS)                        0.21       2.62 f
  U1075/Y (INVX2TS)                        0.14       2.76 r
  U1077/Y (INVX2TS)                        0.08       2.85 f
  U1533/Y (AOI221XLTS)                     0.37       3.21 r
  U1534/Y (OAI221XLTS)                     0.24       3.46 f
  s2_br4_pp_r_reg_33_/D (EDFFX1TS)         0.00       3.46 f
  data arrival time                                   3.46

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_33_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                       385.77


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1406/Y (AOI22X1TS)                      0.18       2.05 f
  U941/Y (INVX2TS)                         0.13       2.18 r
  U942/Y (INVX2TS)                         0.08       2.26 f
  U1508/Y (NAND2X1TS)                      0.16       2.41 r
  U847/Y (NOR2XLTS)                        0.21       2.62 f
  U1075/Y (INVX2TS)                        0.14       2.76 r
  U1077/Y (INVX2TS)                        0.08       2.85 f
  U1544/Y (AOI221XLTS)                     0.37       3.21 r
  U1545/Y (OAI221XLTS)                     0.24       3.46 f
  s2_br4_pp_r_reg_32_/D (EDFFX1TS)         0.00       3.46 f
  data arrival time                                   3.46

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_32_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                       385.77


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2032/Y (CLKBUFX2TS)                     0.26       3.61 f
  U2041/Y (INVX2TS)                        0.11       3.72 r
  U2046/Y (AO22XLTS)                       0.24       3.96 r
  s2_mmux_rhs_r_reg_5_/D (DFFQX1TS)        0.00       3.96 r
  data arrival time                                   3.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_5_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.96
  -----------------------------------------------------------
  slack (MET)                                       385.78


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2032/Y (CLKBUFX2TS)                     0.26       3.61 f
  U2041/Y (INVX2TS)                        0.11       3.72 r
  U2045/Y (AO22XLTS)                       0.24       3.96 r
  s2_mmux_rhs_r_reg_4_/D (DFFQX1TS)        0.00       3.96 r
  data arrival time                                   3.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_4_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.96
  -----------------------------------------------------------
  slack (MET)                                       385.78


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2032/Y (CLKBUFX2TS)                     0.26       3.61 f
  U2041/Y (INVX2TS)                        0.11       3.72 r
  U2043/Y (AO22XLTS)                       0.24       3.96 r
  s2_mmux_rhs_r_reg_3_/D (DFFQX1TS)        0.00       3.96 r
  data arrival time                                   3.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_3_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.96
  -----------------------------------------------------------
  slack (MET)                                       385.78


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2032/Y (CLKBUFX2TS)                     0.26       3.61 f
  U2041/Y (INVX2TS)                        0.11       3.72 r
  U2042/Y (AO22XLTS)                       0.24       3.96 r
  s2_mmux_rhs_r_reg_2_/D (DFFQX1TS)        0.00       3.96 r
  data arrival time                                   3.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_2_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.96
  -----------------------------------------------------------
  slack (MET)                                       385.78


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2055/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2056/Y (INVX2TS)                        0.10       3.70 r
  U2060/Y (AO22XLTS)                       0.23       3.93 r
  s2_mmux_rhs_r_reg_14_/D (DFFQX1TS)       0.00       3.93 r
  data arrival time                                   3.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                       385.80


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2055/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2056/Y (INVX2TS)                        0.10       3.70 r
  U2059/Y (AO22XLTS)                       0.23       3.93 r
  s2_mmux_rhs_r_reg_13_/D (DFFQX1TS)       0.00       3.93 r
  data arrival time                                   3.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_13_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                       385.80


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2055/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2056/Y (INVX2TS)                        0.10       3.70 r
  U2058/Y (AO22XLTS)                       0.23       3.93 r
  s2_mmux_rhs_r_reg_12_/D (DFFQX1TS)       0.00       3.93 r
  data arrival time                                   3.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_12_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                       385.80


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2054/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2055/Y (CLKBUFX2TS)                     0.24       3.60 f
  U2056/Y (INVX2TS)                        0.10       3.70 r
  U2057/Y (AO22XLTS)                       0.23       3.93 r
  s2_mmux_rhs_r_reg_11_/D (DFFQX1TS)       0.00       3.93 r
  data arrival time                                   3.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_11_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                       385.80


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2047/Y (CLKBUFX2TS)                     0.24       3.59 f
  U2048/Y (INVX2TS)                        0.10       3.70 r
  U2053/Y (AO22XLTS)                       0.23       3.93 r
  s2_mmux_rhs_r_reg_10_/D (DFFQX1TS)       0.00       3.93 r
  data arrival time                                   3.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_10_/CK (DFFQX1TS)      0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                       385.81


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2047/Y (CLKBUFX2TS)                     0.24       3.59 f
  U2048/Y (INVX2TS)                        0.10       3.70 r
  U2051/Y (AO22XLTS)                       0.23       3.93 r
  s2_mmux_rhs_r_reg_8_/D (DFFQX1TS)        0.00       3.93 r
  data arrival time                                   3.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_8_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                       385.81


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2047/Y (CLKBUFX2TS)                     0.24       3.59 f
  U2048/Y (INVX2TS)                        0.10       3.70 r
  U2050/Y (AO22XLTS)                       0.23       3.93 r
  s2_mmux_rhs_r_reg_7_/D (DFFQX1TS)        0.00       3.93 r
  data arrival time                                   3.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_7_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                       385.81


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2047/Y (CLKBUFX2TS)                     0.24       3.59 f
  U2048/Y (INVX2TS)                        0.10       3.70 r
  U2049/Y (AO22XLTS)                       0.23       3.93 r
  s2_mmux_rhs_r_reg_6_/D (DFFQX1TS)        0.00       3.93 r
  data arrival time                                   3.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_6_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.93
  -----------------------------------------------------------
  slack (MET)                                       385.81


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.73       0.73 f
  U853/Y (OR2X1TS)                                        0.50       1.23 f
  U928/Y (INVX2TS)                                        0.17       1.40 r
  U965/Y (INVX2TS)                                        0.10       1.51 f
  U966/Y (INVX2TS)                                        0.07       1.58 r
  U1814/Y (AOI22X1TS)                                     0.08       1.65 f
  U1815/Y (OAI21XLTS)                                     0.14       1.79 r
  U1816/Y (AOI21X1TS)                                     0.20       2.00 f
  U2138/Y (AOI221XLTS)                                    0.76       2.75 r
  U2142/Y (AOI22X1TS)                                     0.35       3.10 f
  U2143/Y (OAI21XLTS)                                     0.14       3.24 r
  U2144/Y (AOI211XLTS)                                    0.18       3.42 f
  U2145/Y (NOR2XLTS)                                      0.27       3.68 r
  U2147/Y (OAI22X1TS)                                     0.18       3.86 f
  s3_rhs_r_reg_0_/D (DFFQX1TS)                            0.00       3.86 f
  data arrival time                                                  3.86

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_0_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.86
  --------------------------------------------------------------------------
  slack (MET)                                                      385.81


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1247/Y (NOR2X1TS)                       0.25       2.36 f
  U1454/Y (INVX2TS)                        0.11       2.47 r
  U862/Y (NOR2XLTS)                        0.16       2.63 f
  U1063/Y (INVX2TS)                        0.14       2.77 r
  U1065/Y (INVX2TS)                        0.08       2.85 f
  U2241/Y (AOI221XLTS)                     0.30       3.15 r
  U2242/Y (OAI221XLTS)                     0.24       3.39 f
  s2_br4_pp_r_reg_22_/D (EDFFX1TS)         0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_22_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1247/Y (NOR2X1TS)                       0.25       2.36 f
  U1454/Y (INVX2TS)                        0.11       2.47 r
  U862/Y (NOR2XLTS)                        0.16       2.63 f
  U1063/Y (INVX2TS)                        0.14       2.77 r
  U1065/Y (INVX2TS)                        0.08       2.85 f
  U1472/Y (AOI221XLTS)                     0.30       3.15 r
  U1473/Y (OAI221XLTS)                     0.24       3.39 f
  s2_br4_pp_r_reg_21_/D (EDFFX1TS)         0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_21_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1247/Y (NOR2X1TS)                       0.25       2.36 f
  U1454/Y (INVX2TS)                        0.11       2.47 r
  U862/Y (NOR2XLTS)                        0.16       2.63 f
  U1063/Y (INVX2TS)                        0.14       2.77 r
  U1064/Y (INVX2TS)                        0.08       2.85 f
  U1459/Y (AOI221XLTS)                     0.30       3.15 r
  U1460/Y (OAI221XLTS)                     0.24       3.39 f
  s2_br4_pp_r_reg_20_/D (EDFFX1TS)         0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_20_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1247/Y (NOR2X1TS)                       0.25       2.36 f
  U1454/Y (INVX2TS)                        0.11       2.47 r
  U862/Y (NOR2XLTS)                        0.16       2.63 f
  U1063/Y (INVX2TS)                        0.14       2.77 r
  U1064/Y (INVX2TS)                        0.08       2.85 f
  U1462/Y (AOI221XLTS)                     0.30       3.15 r
  U1463/Y (OAI221XLTS)                     0.24       3.39 f
  s2_br4_pp_r_reg_19_/D (EDFFX1TS)         0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_19_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1247/Y (NOR2X1TS)                       0.25       2.36 f
  U1454/Y (INVX2TS)                        0.11       2.47 r
  U862/Y (NOR2XLTS)                        0.16       2.63 f
  U1063/Y (INVX2TS)                        0.14       2.77 r
  U1065/Y (INVX2TS)                        0.08       2.85 f
  U1482/Y (AOI221XLTS)                     0.30       3.15 r
  U1483/Y (OAI221XLTS)                     0.24       3.39 f
  s2_br4_pp_r_reg_18_/D (EDFFX1TS)         0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_18_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1247/Y (NOR2X1TS)                       0.25       2.36 f
  U1454/Y (INVX2TS)                        0.11       2.47 r
  U862/Y (NOR2XLTS)                        0.16       2.63 f
  U1063/Y (INVX2TS)                        0.14       2.77 r
  U1064/Y (INVX2TS)                        0.08       2.85 f
  U1301/Y (AOI221XLTS)                     0.30       3.15 r
  U1484/Y (OAI221XLTS)                     0.24       3.39 f
  s2_br4_pp_r_reg_17_/D (EDFFX1TS)         0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_17_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1247/Y (NOR2X1TS)                       0.25       2.36 f
  U1454/Y (INVX2TS)                        0.11       2.47 r
  U862/Y (NOR2XLTS)                        0.16       2.63 f
  U1063/Y (INVX2TS)                        0.14       2.77 r
  U1065/Y (INVX2TS)                        0.08       2.85 f
  U1466/Y (AOI221XLTS)                     0.30       3.15 r
  U1467/Y (OAI221XLTS)                     0.24       3.39 f
  s2_br4_pp_r_reg_14_/D (EDFFX1TS)         0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_14_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1247/Y (NOR2X1TS)                       0.25       2.36 f
  U1454/Y (INVX2TS)                        0.11       2.47 r
  U862/Y (NOR2XLTS)                        0.16       2.63 f
  U1063/Y (INVX2TS)                        0.14       2.77 r
  U1064/Y (INVX2TS)                        0.08       2.85 f
  U1479/Y (AOI221XLTS)                     0.30       3.15 r
  U1480/Y (OAI221XLTS)                     0.24       3.39 f
  s2_br4_pp_r_reg_13_/D (EDFFX1TS)         0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_13_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                       385.83


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U941/Y (INVX2TS)                         0.17       2.26 f
  U942/Y (INVX2TS)                         0.10       2.36 r
  U856/Y (NOR2X1TS)                        0.12       2.48 f
  U855/Y (CLKINVX1TS)                      0.16       2.64 r
  U1061/Y (INVX2TS)                        0.11       2.75 f
  U1475/Y (AOI221XLTS)                     0.37       3.12 r
  U1476/Y (OAI221XLTS)                     0.24       3.36 f
  s2_br4_pp_r_reg_16_/D (EDFFX1TS)         0.00       3.36 f
  data arrival time                                   3.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_16_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.36
  -----------------------------------------------------------
  slack (MET)                                       385.86


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U941/Y (INVX2TS)                         0.17       2.26 f
  U942/Y (INVX2TS)                         0.10       2.36 r
  U856/Y (NOR2X1TS)                        0.12       2.48 f
  U855/Y (CLKINVX1TS)                      0.16       2.64 r
  U1061/Y (INVX2TS)                        0.11       2.75 f
  U1469/Y (AOI221XLTS)                     0.37       3.12 r
  U1470/Y (OAI221XLTS)                     0.24       3.36 f
  s2_br4_pp_r_reg_15_/D (EDFFX1TS)         0.00       3.36 f
  data arrival time                                   3.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_15_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -3.36
  -----------------------------------------------------------
  slack (MET)                                       385.86


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.73       0.73 f
  U1409/Y (NAND2BX1TS)                                    0.42       1.15 f
  U1160/Y (INVX2TS)                                       0.19       1.34 r
  U918/Y (INVX2TS)                                        0.09       1.43 f
  U1802/Y (OAI21XLTS)                                     0.25       1.69 r
  U1803/Y (AOI21X1TS)                                     0.20       1.89 f
  U2151/Y (AOI221XLTS)                                    0.76       2.65 r
  U2155/Y (AOI22X1TS)                                     0.35       2.99 f
  U2156/Y (OAI21XLTS)                                     0.16       3.16 r
  U2157/Y (AOI211XLTS)                                    0.18       3.34 f
  U2158/Y (NOR2XLTS)                                      0.27       3.60 r
  U2159/Y (OAI22X1TS)                                     0.18       3.78 f
  s3_rhs_r_reg_1_/D (DFFQX1TS)                            0.00       3.78 f
  data arrival time                                                  3.78

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_1_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                      385.89


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2032/Y (CLKBUFX2TS)                     0.26       3.61 f
  U2087/Y (AOI22X1TS)                      0.16       3.77 r
  s2_mmux_lhs_r_reg_9_/D (DFFQX1TS)        0.00       3.77 r
  data arrival time                                   3.77

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_9_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.28     389.72
  data required time                                389.72
  -----------------------------------------------------------
  data required time                                389.72
  data arrival time                                  -3.77
  -----------------------------------------------------------
  slack (MET)                                       385.94


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2037/Y (CLKBUFX2TS)                     0.25       3.61 f
  U2075/Y (AOI22X1TS)                      0.16       3.77 r
  s2_mmux_lhs_r_reg_1_/D (DFFQX1TS)        0.00       3.77 r
  data arrival time                                   3.77

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_lhs_r_reg_1_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.28     389.72
  data required time                                389.72
  -----------------------------------------------------------
  data required time                                389.72
  data arrival time                                  -3.77
  -----------------------------------------------------------
  slack (MET)                                       385.95


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2037/Y (CLKBUFX2TS)                     0.25       3.61 f
  U2052/Y (AOI22X1TS)                      0.16       3.77 r
  s2_mmux_rhs_r_reg_9_/D (DFFQX1TS)        0.00       3.77 r
  data arrival time                                   3.77

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_9_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.28     389.72
  data required time                                389.72
  -----------------------------------------------------------
  data required time                                389.72
  data arrival time                                  -3.77
  -----------------------------------------------------------
  slack (MET)                                       385.95


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_mmux_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U2030/Y (CLKBUFX2TS)                     0.27       3.12 f
  U2031/Y (CLKBUFX2TS)                     0.23       3.35 f
  U2037/Y (CLKBUFX2TS)                     0.25       3.61 f
  U2040/Y (AOI22X1TS)                      0.16       3.77 r
  s2_mmux_rhs_r_reg_1_/D (DFFQX1TS)        0.00       3.77 r
  data arrival time                                   3.77

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_mmux_rhs_r_reg_1_/CK (DFFQX1TS)       0.00     390.00 r
  library setup time                      -0.28     389.72
  data required time                                389.72
  -----------------------------------------------------------
  data required time                                389.72
  data arrival time                                  -3.77
  -----------------------------------------------------------
  slack (MET)                                       385.95


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1406/Y (AOI22X1TS)                      0.18       2.05 f
  U941/Y (INVX2TS)                         0.13       2.18 r
  U942/Y (INVX2TS)                         0.08       2.26 f
  U1266/Y (NOR2X1TS)                       0.25       2.51 r
  U1507/Y (INVX2TS)                        0.16       2.67 f
  U845/Y (NAND3X1TS)                       0.16       2.83 r
  U844/Y (CLKINVX1TS)                      0.20       3.03 f
  U1046/Y (INVX2TS)                        0.13       3.16 r
  U1848/Y (OAI21XLTS)                      0.12       3.28 f
  s2_br4_pp_r_reg_24_/D (EDFFX1TS)         0.00       3.28 f
  data arrival time                                   3.28

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_24_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -3.28
  -----------------------------------------------------------
  slack (MET)                                       385.96


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2005/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_0_U16/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_0_U15/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_0_U14/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_0_U13/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_0_U12/S (CMPR32X2TS)              0.48       3.64 f
  s3_ps0_r_reg_6_/D (DFFQX1TS)             0.00       3.64 f
  data arrival time                                   3.64

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_6_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                       386.02


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2012/Y (AOI2BB1XLTS)                    0.46       1.05 f
  intadd_2_U14/CO (CMPR32X2TS)             0.69       1.74 f
  intadd_2_U13/CO (CMPR32X2TS)             0.47       2.21 f
  intadd_2_U12/CO (CMPR32X2TS)             0.47       2.68 f
  intadd_2_U11/CO (CMPR32X2TS)             0.47       3.15 f
  intadd_2_U10/S (CMPR32X2TS)              0.48       3.64 f
  s3_ps1_r_reg_6_/D (DFFQX1TS)             0.00       3.64 f
  data arrival time                                   3.64

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_6_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                       386.02


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U941/Y (INVX2TS)                         0.17       2.26 f
  U942/Y (INVX2TS)                         0.10       2.36 r
  U856/Y (NOR2X1TS)                        0.12       2.48 f
  U855/Y (CLKINVX1TS)                      0.16       2.64 r
  U1062/Y (INVX2TS)                        0.11       2.75 f
  U1833/Y (AOI211XLTS)                     0.29       3.04 r
  U1834/Y (OAI21XLTS)                      0.18       3.22 f
  s2_br4_pp_r_reg_12_/D (EDFFX1TS)         0.00       3.22 f
  data arrival time                                   3.22

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_12_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -3.22
  -----------------------------------------------------------
  slack (MET)                                       386.03


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1446/Y (AOI22X1TS)                      0.33       2.30 r
  U943/Y (INVX2TS)                         0.17       2.47 f
  U944/Y (INVX2TS)                         0.10       2.58 r
  U1487/Y (NAND2X1TS)                      0.15       2.73 f
  U1796/Y (OAI21XLTS)                      0.29       3.02 r
  U1317/Y (OAI21XLTS)                      0.16       3.18 f
  s2_br4_pp_r_reg_59_/D (EDFFX1TS)         0.00       3.18 f
  data arrival time                                   3.18

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_59_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -3.18
  -----------------------------------------------------------
  slack (MET)                                       386.06


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  din_uni_a_exp[0] (in)                                   0.04       0.09 r
  U1175/Y (INVX2TS)                                       0.07       0.17 f
  U1176/Y (INVX2TS)                                       0.07       0.24 r
  U1371/Y (NOR2XLTS)                                      0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.29 f
  U1854/Y (OA22X1TS)                                      0.57       2.85 f
  U1855/Y (CLKBUFX2TS)                                    0.28       3.13 f
  U1856/Y (INVX2TS)                                       0.12       3.25 r
  U2211/Y (AOI21X1TS)                                     0.08       3.33 f
  U2212/Y (XNOR2X1TS)                                     0.23       3.56 f
  s2_ea_sub_eb_abs_r_reg_2_/D (DFFQX1TS)                  0.00       3.56 f
  data arrival time                                                  3.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (MET)                                                      386.09


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_sub_eb_abs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  din_uni_a_exp[0] (in)                                   0.04       0.09 r
  U1175/Y (INVX2TS)                                       0.07       0.17 f
  U1176/Y (INVX2TS)                                       0.07       0.24 r
  U1371/Y (NOR2XLTS)                                      0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.29 f
  U1854/Y (OA22X1TS)                                      0.57       2.85 f
  U2038/Y (CLKBUFX2TS)                                    0.28       3.13 f
  U2039/Y (INVX2TS)                                       0.12       3.25 r
  U2209/Y (NOR2XLTS)                                      0.09       3.34 f
  U2210/Y (XNOR2X1TS)                                     0.22       3.56 f
  s2_ea_sub_eb_abs_r_reg_1_/D (DFFQX1TS)                  0.00       3.56 f
  data arrival time                                                  3.56

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s2_ea_sub_eb_abs_r_reg_1_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.56
  --------------------------------------------------------------------------
  slack (MET)                                                      386.10


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_sub_eb_abs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  din_uni_a_exp[0] (in)                                   0.04       0.09 r
  U1175/Y (INVX2TS)                                       0.07       0.17 f
  U1176/Y (INVX2TS)                                       0.07       0.24 r
  U1371/Y (NOR2XLTS)                                      0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)                             0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)                             0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)                             0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)                             0.49       2.29 f
  U1854/Y (OA22X1TS)                                      0.57       2.85 f
  U2038/Y (CLKBUFX2TS)                                    0.28       3.13 f
  U2039/Y (INVX2TS)                                       0.12       3.25 r
  U2217/Y (NOR2XLTS)                                      0.09       3.34 f
  U2218/Y (XNOR2X1TS)                                     0.21       3.55 f
  s2_ea_sub_eb_abs_r_reg_4_/D (DFFQX1TS)                  0.00       3.55 f
  data arrival time                                                  3.55

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (MET)                                                      386.11


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U1790/Y (OAI2BB1X1TS)                    0.45       2.72 r
  U1051/Y (INVX2TS)                        0.16       2.88 f
  U1052/Y (INVX2TS)                        0.11       2.99 r
  U2229/Y (OAI22X1TS)                      0.13       3.11 f
  s2_br4_pp_r_reg_64_/D (EDFFX1TS)         0.00       3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_64_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                       386.13


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U1790/Y (OAI2BB1X1TS)                    0.45       2.72 r
  U1051/Y (INVX2TS)                        0.16       2.88 f
  U1052/Y (INVX2TS)                        0.11       2.99 r
  U2228/Y (OAI22X1TS)                      0.13       3.11 f
  s2_br4_pp_r_reg_63_/D (EDFFX1TS)         0.00       3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_63_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                       386.13


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U1790/Y (OAI2BB1X1TS)                    0.45       2.72 r
  U1051/Y (INVX2TS)                        0.16       2.88 f
  U1052/Y (INVX2TS)                        0.11       2.99 r
  U2227/Y (OAI22X1TS)                      0.13       3.11 f
  s2_br4_pp_r_reg_62_/D (EDFFX1TS)         0.00       3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_62_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                       386.13


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U1790/Y (OAI2BB1X1TS)                    0.45       2.72 r
  U1051/Y (INVX2TS)                        0.16       2.88 f
  U1052/Y (INVX2TS)                        0.11       2.99 r
  U2226/Y (OAI22X1TS)                      0.13       3.11 f
  s2_br4_pp_r_reg_61_/D (EDFFX1TS)         0.00       3.11 f
  data arrival time                                   3.11

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_61_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                       386.13


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U1790/Y (OAI2BB1X1TS)                    0.45       2.72 r
  U1051/Y (INVX2TS)                        0.16       2.88 f
  U1053/Y (INVX2TS)                        0.10       2.98 r
  U2234/Y (OAI22X1TS)                      0.12       3.10 f
  s2_br4_pp_r_reg_69_/D (EDFFX1TS)         0.00       3.10 f
  data arrival time                                   3.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_69_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (MET)                                       386.14


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U1790/Y (OAI2BB1X1TS)                    0.45       2.72 r
  U1051/Y (INVX2TS)                        0.16       2.88 f
  U1053/Y (INVX2TS)                        0.10       2.98 r
  U2232/Y (OAI22X1TS)                      0.12       3.10 f
  s2_br4_pp_r_reg_67_/D (EDFFX1TS)         0.00       3.10 f
  data arrival time                                   3.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_67_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (MET)                                       386.14


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U1790/Y (OAI2BB1X1TS)                    0.45       2.72 r
  U1051/Y (INVX2TS)                        0.16       2.88 f
  U1053/Y (INVX2TS)                        0.10       2.98 r
  U2230/Y (OAI22X1TS)                      0.12       3.10 f
  s2_br4_pp_r_reg_65_/D (EDFFX1TS)         0.00       3.10 f
  data arrival time                                   3.10

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_65_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -3.10
  -----------------------------------------------------------
  slack (MET)                                       386.14


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U1790/Y (OAI2BB1X1TS)                    0.45       2.72 r
  U1051/Y (INVX2TS)                        0.16       2.88 f
  U1053/Y (INVX2TS)                        0.10       2.98 r
  U1791/Y (NOR2XLTS)                       0.09       3.07 f
  s2_br4_pp_r_reg_60_/D (EDFFX1TS)         0.00       3.07 f
  data arrival time                                   3.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_60_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                       386.19


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1452/Y (INVX2TS)                        0.18       2.29 f
  U1826/Y (NAND2X1TS)                      0.23       2.52 r
  U1036/Y (INVX2TS)                        0.15       2.67 f
  U1846/Y (AOI22X1TS)                      0.20       2.87 r
  U1312/Y (OAI21XLTS)                      0.13       3.00 f
  s2_br4_pp_r_reg_1_/D (EDFFX1TS)          0.00       3.00 f
  data arrival time                                   3.00

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_1_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -3.00
  -----------------------------------------------------------
  slack (MET)                                       386.25


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1452/Y (INVX2TS)                        0.18       2.29 f
  U1826/Y (NAND2X1TS)                      0.23       2.52 r
  U1038/Y (INVX2TS)                        0.18       2.70 f
  U1835/Y (AOI22X1TS)                      0.17       2.87 r
  U1836/Y (OAI21XLTS)                      0.13       2.99 f
  s2_br4_pp_r_reg_2_/D (EDFFX1TS)          0.00       2.99 f
  data arrival time                                   2.99

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (MET)                                       386.25


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1452/Y (INVX2TS)                        0.18       2.29 f
  U1826/Y (NAND2X1TS)                      0.23       2.52 r
  U1038/Y (INVX2TS)                        0.18       2.70 f
  U1829/Y (AOI22X1TS)                      0.17       2.87 r
  U1830/Y (OAI21XLTS)                      0.13       2.99 f
  s2_br4_pp_r_reg_7_/D (EDFFX1TS)          0.00       2.99 f
  data arrival time                                   2.99

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_7_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (MET)                                       386.25


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1452/Y (INVX2TS)                        0.18       2.29 f
  U1826/Y (NAND2X1TS)                      0.23       2.52 r
  U1037/Y (INVX2TS)                        0.18       2.70 f
  U1844/Y (AOI22X1TS)                      0.17       2.87 r
  U1845/Y (OAI21XLTS)                      0.13       2.99 f
  s2_br4_pp_r_reg_3_/D (EDFFX1TS)          0.00       2.99 f
  data arrival time                                   2.99

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_3_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (MET)                                       386.25


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1452/Y (INVX2TS)                        0.18       2.29 f
  U1826/Y (NAND2X1TS)                      0.23       2.52 r
  U1037/Y (INVX2TS)                        0.18       2.70 f
  U1841/Y (AOI22X1TS)                      0.17       2.87 r
  U1313/Y (OAI21XLTS)                      0.13       2.99 f
  s2_br4_pp_r_reg_9_/D (EDFFX1TS)          0.00       2.99 f
  data arrival time                                   2.99

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_9_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (MET)                                       386.25


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1452/Y (INVX2TS)                        0.18       2.29 f
  U1826/Y (NAND2X1TS)                      0.23       2.52 r
  U1037/Y (INVX2TS)                        0.18       2.70 f
  U1831/Y (AOI22X1TS)                      0.17       2.87 r
  U1832/Y (OAI21XLTS)                      0.13       2.99 f
  s2_br4_pp_r_reg_10_/D (EDFFX1TS)         0.00       2.99 f
  data arrival time                                   2.99

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_10_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (MET)                                       386.25


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1452/Y (INVX2TS)                        0.18       2.29 f
  U1826/Y (NAND2X1TS)                      0.23       2.52 r
  U1038/Y (INVX2TS)                        0.18       2.70 f
  U1842/Y (AOI22X1TS)                      0.17       2.87 r
  U1843/Y (OAI21XLTS)                      0.13       2.99 f
  s2_br4_pp_r_reg_6_/D (EDFFX1TS)          0.00       2.99 f
  data arrival time                                   2.99

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_6_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (MET)                                       386.25


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1452/Y (INVX2TS)                        0.18       2.29 f
  U1826/Y (NAND2X1TS)                      0.23       2.52 r
  U1038/Y (INVX2TS)                        0.18       2.70 f
  U1839/Y (AOI22X1TS)                      0.17       2.87 r
  U1840/Y (OAI21XLTS)                      0.13       2.99 f
  s2_br4_pp_r_reg_5_/D (EDFFX1TS)          0.00       2.99 f
  data arrival time                                   2.99

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_5_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (MET)                                       386.25


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1452/Y (INVX2TS)                        0.18       2.29 f
  U1826/Y (NAND2X1TS)                      0.23       2.52 r
  U1037/Y (INVX2TS)                        0.18       2.70 f
  U1837/Y (AOI22X1TS)                      0.17       2.87 r
  U1838/Y (OAI21XLTS)                      0.13       2.99 f
  s2_br4_pp_r_reg_4_/D (EDFFX1TS)          0.00       2.99 f
  data arrival time                                   2.99

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_4_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (MET)                                       386.25


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1241/Y (INVX2TS)                        0.38       1.72 f
  U1448/Y (AOI22X1TS)                      0.39       2.11 r
  U945/Y (INVX2TS)                         0.17       2.29 f
  U946/Y (INVX2TS)                         0.09       2.38 r
  U1514/Y (NAND2X1TS)                      0.16       2.54 f
  U1794/Y (OAI21XLTS)                      0.30       2.83 r
  U1316/Y (OAI21XLTS)                      0.16       2.99 f
  s2_br4_pp_r_reg_47_/D (EDFFX1TS)         0.00       2.99 f
  data arrival time                                   2.99

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_47_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (MET)                                       386.25


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U941/Y (INVX2TS)                         0.17       2.26 f
  U942/Y (INVX2TS)                         0.10       2.36 r
  U1508/Y (NAND2X1TS)                      0.15       2.52 f
  U1795/Y (OAI21XLTS)                      0.29       2.81 r
  U1315/Y (OAI21XLTS)                      0.16       2.97 f
  s2_br4_pp_r_reg_35_/D (EDFFX1TS)         0.00       2.97 f
  data arrival time                                   2.97

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_35_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.97
  -----------------------------------------------------------
  slack (MET)                                       386.28


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1452/Y (INVX2TS)                        0.18       2.29 f
  U1826/Y (NAND2X1TS)                      0.23       2.52 r
  U1036/Y (INVX2TS)                        0.15       2.67 f
  U1827/Y (AOI22X1TS)                      0.16       2.84 r
  U1828/Y (OAI21XLTS)                      0.13       2.96 f
  s2_br4_pp_r_reg_8_/D (EDFFX1TS)          0.00       2.96 f
  data arrival time                                   2.96

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_8_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.96
  -----------------------------------------------------------
  slack (MET)                                       386.28


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1825/Y (NAND2X1TS)                      0.12       2.09 r
  U864/Y (NOR2XLTS)                        0.20       2.29 f
  U1090/Y (INVX2TS)                        0.16       2.45 r
  U1091/Y (INVX2TS)                        0.09       2.54 f
  U2235/Y (AO21XLTS)                       0.39       2.93 f
  s2_br4_pp_r_reg_11_/D (EDFFX1TS)         0.00       2.93 f
  data arrival time                                   2.93

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_11_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -2.93
  -----------------------------------------------------------
  slack (MET)                                       386.31


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U1790/Y (OAI2BB1X1TS)                    0.45       2.72 r
  U2243/Y (OAI22X1TS)                      0.19       2.91 f
  s2_br4_pp_r_reg_70_/D (EDFFX1TS)         0.00       2.91 f
  data arrival time                                   2.91

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_70_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -2.91
  -----------------------------------------------------------
  slack (MET)                                       386.33


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U1790/Y (OAI2BB1X1TS)                    0.45       2.72 r
  U2233/Y (OAI22X1TS)                      0.19       2.91 f
  s2_br4_pp_r_reg_68_/D (EDFFX1TS)         0.00       2.91 f
  data arrival time                                   2.91

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_68_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -2.91
  -----------------------------------------------------------
  slack (MET)                                       386.33


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U1790/Y (OAI2BB1X1TS)                    0.45       2.72 r
  U2231/Y (OAI22X1TS)                      0.19       2.91 f
  s2_br4_pp_r_reg_66_/D (EDFFX1TS)         0.00       2.91 f
  data arrival time                                   2.91

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_66_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -2.91
  -----------------------------------------------------------
  slack (MET)                                       386.33


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U838/Y (AO21XLTS)                        0.44       2.71 r
  U869/Y (INVX2TS)                         0.18       2.89 f
  s2_br4_s_r_reg_4_/D (EDFFX1TS)           0.00       2.89 f
  data arrival time                                   2.89

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_4_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -2.89
  -----------------------------------------------------------
  slack (MET)                                       386.35


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.73       0.73 f
  U853/Y (OR2X1TS)                                        0.50       1.23 f
  U928/Y (INVX2TS)                                        0.17       1.40 r
  U965/Y (INVX2TS)                                        0.10       1.51 f
  U966/Y (INVX2TS)                                        0.07       1.58 r
  U1814/Y (AOI22X1TS)                                     0.08       1.65 f
  U1815/Y (OAI21XLTS)                                     0.14       1.79 r
  U1816/Y (AOI21X1TS)                                     0.20       2.00 f
  U2138/Y (AOI221XLTS)                                    0.76       2.75 r
  U2201/Y (INVX2TS)                                       0.27       3.02 f
  U2204/Y (OAI221XLTS)                                    0.27       3.29 r
  s3_rhs_r_reg_16_/D (DFFQX1TS)                           0.00       3.29 r
  data arrival time                                                  3.29

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_16_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                      386.38


  Startpoint: s4_lzdi_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_lzd_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_lzdi_r_reg_16_/CK (EDFFX1TS)          0.00       0.00 r
  s4_lzdi_r_reg_16_/Q (EDFFX1TS)           0.64       0.64 r
  U1432/Y (NOR4XLTS)                       0.14       0.78 f
  U1434/Y (NAND2X1TS)                      0.21       0.98 r
  U983/Y (INVX2TS)                         0.13       1.12 f
  U1220/Y (NAND2X1TS)                      0.16       1.28 r
  U1222/Y (INVX2TS)                        0.12       1.40 f
  U1441/Y (AO22XLTS)                       0.47       1.87 f
  U1442/Y (NOR2XLTS)                       0.30       2.16 r
  U1444/Y (NAND4BXLTS)                     0.32       2.48 f
  U1445/Y (NOR2BX1TS)                      0.25       2.73 r
  U1785/Y (OAI21XLTS)                      0.15       2.88 f
  U949/Y (NAND2XLTS)                       0.20       3.08 r
  U1997/Y (INVX2TS)                        0.12       3.20 f
  U2001/Y (AOI21X1TS)                      0.14       3.34 r
  s5_lzd_r_reg_0_/D (DFFQX1TS)             0.00       3.34 r
  data arrival time                                   3.34

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_lzd_r_reg_0_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.27     389.73
  data required time                                389.73
  -----------------------------------------------------------
  data required time                                389.73
  data arrival time                                  -3.34
  -----------------------------------------------------------
  slack (MET)                                       386.39


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1455/Y (NAND2X1TS)                      0.27       2.38 f
  U1792/Y (OAI21XLTS)                      0.30       2.68 r
  U1314/Y (OAI21XLTS)                      0.16       2.83 f
  s2_br4_pp_r_reg_23_/D (EDFFX1TS)         0.00       2.83 f
  data arrival time                                   2.83

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_23_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.83
  -----------------------------------------------------------
  slack (MET)                                       386.41


  Startpoint: s4_lzdi_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_lzd_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_lzdi_r_reg_16_/CK (EDFFX1TS)          0.00       0.00 r
  s4_lzdi_r_reg_16_/Q (EDFFX1TS)           0.64       0.64 r
  U1432/Y (NOR4XLTS)                       0.14       0.78 f
  U1434/Y (NAND2X1TS)                      0.21       0.98 r
  U983/Y (INVX2TS)                         0.13       1.12 f
  U1220/Y (NAND2X1TS)                      0.16       1.28 r
  U1222/Y (INVX2TS)                        0.12       1.40 f
  U1441/Y (AO22XLTS)                       0.47       1.87 f
  U1442/Y (NOR2XLTS)                       0.30       2.16 r
  U1444/Y (NAND4BXLTS)                     0.32       2.48 f
  U1445/Y (NOR2BX1TS)                      0.25       2.73 r
  U1785/Y (OAI21XLTS)                      0.15       2.88 f
  U949/Y (NAND2XLTS)                       0.20       3.08 r
  U1311/Y (NOR2XLTS)                       0.13       3.21 f
  s5_lzd_r_reg_1_/D (DFFQX1TS)             0.00       3.21 f
  data arrival time                                   3.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_lzd_r_reg_1_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -3.21
  -----------------------------------------------------------
  slack (MET)                                       386.47


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2004/Y (CLKAND2X2TS)                    0.26       0.85 f
  U2005/Y (AOI2BB1XLTS)                    0.29       1.14 r
  intadd_0_U16/CO (CMPR32X2TS)             0.76       1.90 r
  intadd_0_U15/CO (CMPR32X2TS)             0.41       2.31 r
  intadd_0_U14/CO (CMPR32X2TS)             0.41       2.71 r
  intadd_0_U13/S (CMPR32X2TS)              0.48       3.19 f
  s3_ps0_r_reg_5_/D (DFFQX1TS)             0.00       3.19 f
  data arrival time                                   3.19

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_5_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -3.19
  -----------------------------------------------------------
  slack (MET)                                       386.47


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2011/Y (CLKAND2X2TS)                    0.26       0.85 f
  U2012/Y (AOI2BB1XLTS)                    0.29       1.14 r
  intadd_2_U14/CO (CMPR32X2TS)             0.76       1.90 r
  intadd_2_U13/CO (CMPR32X2TS)             0.41       2.31 r
  intadd_2_U12/CO (CMPR32X2TS)             0.41       2.71 r
  intadd_2_U11/S (CMPR32X2TS)              0.48       3.19 f
  s3_ps1_r_reg_5_/D (DFFQX1TS)             0.00       3.19 f
  data arrival time                                   3.19

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_5_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -3.19
  -----------------------------------------------------------
  slack (MET)                                       386.47


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_exp[0] (in)                    0.04       0.09 r
  U1175/Y (INVX2TS)                        0.07       0.17 f
  U1176/Y (INVX2TS)                        0.07       0.24 r
  U1371/Y (NOR2XLTS)                       0.13       0.37 f
  intadd_3_U5/CO (CMPR32X2TS)              0.48       0.85 f
  intadd_3_U4/CO (CMPR32X2TS)              0.47       1.33 f
  intadd_3_U3/CO (CMPR32X2TS)              0.47       1.80 f
  intadd_3_U2/CO (CMPR32X2TS)              0.49       2.29 f
  U1854/Y (OA22X1TS)                       0.57       2.85 f
  U1855/Y (CLKBUFX2TS)                     0.28       3.13 f
  U1856/Y (INVX2TS)                        0.12       3.25 r
  s2_ea_gte_eb_r_reg/D (DFFQX1TS)          0.00       3.25 r
  data arrival time                                   3.25

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -3.25
  -----------------------------------------------------------
  slack (MET)                                       386.49


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.73       0.73 f
  U1409/Y (NAND2BX1TS)                                    0.42       1.15 f
  U1160/Y (INVX2TS)                                       0.19       1.34 r
  U918/Y (INVX2TS)                                        0.09       1.43 f
  U1802/Y (OAI21XLTS)                                     0.25       1.69 r
  U1803/Y (AOI21X1TS)                                     0.20       1.89 f
  U2151/Y (AOI221XLTS)                                    0.76       2.65 r
  U2205/Y (INVX2TS)                                       0.27       2.91 f
  U2206/Y (OAI221XLTS)                                    0.27       3.18 r
  s3_rhs_r_reg_17_/D (DFFQX1TS)                           0.00       3.18 r
  data arrival time                                                  3.18

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_17_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                      386.49


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1452/Y (INVX2TS)                        0.18       2.29 f
  U1826/Y (NAND2X1TS)                      0.23       2.52 r
  U2225/Y (OAI221XLTS)                     0.22       2.74 f
  s2_br4_pp_r_reg_0_/D (EDFFX1TS)          0.00       2.74 f
  data arrival time                                   2.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_0_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.77     389.23
  data required time                                389.23
  -----------------------------------------------------------
  data required time                                389.23
  data arrival time                                  -2.74
  -----------------------------------------------------------
  slack (MET)                                       386.49


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1327/Y (NOR2XLTS)                       0.30       2.27 r
  U1280/Y (NOR2X1TS)                       0.26       2.53 f
  U1097/Y (INVX2TS)                        0.13       2.66 r
  U1318/Y (NOR2XLTS)                       0.09       2.74 f
  s2_br4_pp_r_reg_71_/D (EDFFX1TS)         0.00       2.74 f
  data arrival time                                   2.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_71_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -2.74
  -----------------------------------------------------------
  slack (MET)                                       386.51


  Startpoint: s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)                  0.76       0.76 f
  U992/Y (INVX2TS)                                        0.12       0.87 r
  U993/Y (INVX2TS)                                        0.08       0.96 f
  U836/Y (NOR3XLTS)                                       0.68       1.64 r
  U873/Y (INVX2TS)                                        0.33       1.97 f
  U874/Y (INVX2TS)                                        0.12       2.08 r
  U999/Y (NAND2X1TS)                                      0.18       2.27 f
  U998/Y (CLKINVX1TS)                                     0.20       2.47 r
  U1227/Y (INVX2TS)                                       0.11       2.58 f
  U2178/Y (OAI22X1TS)                                     0.19       2.77 r
  U2179/Y (AOI211XLTS)                                    0.13       2.90 f
  U2180/Y (XNOR2X1TS)                                     0.23       3.14 f
  s3_rhs_r_reg_4_/D (DFFQX1TS)                            0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_4_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                      386.52


  Startpoint: s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)                  0.76       0.76 f
  U992/Y (INVX2TS)                                        0.12       0.87 r
  U993/Y (INVX2TS)                                        0.08       0.96 f
  U836/Y (NOR3XLTS)                                       0.68       1.64 r
  U873/Y (INVX2TS)                                        0.33       1.97 f
  U874/Y (INVX2TS)                                        0.12       2.08 r
  U999/Y (NAND2X1TS)                                      0.18       2.27 f
  U998/Y (CLKINVX1TS)                                     0.20       2.47 r
  U1228/Y (INVX2TS)                                       0.11       2.58 f
  U2182/Y (OAI22X1TS)                                     0.19       2.77 r
  U2183/Y (AOI211XLTS)                                    0.13       2.90 f
  U2185/Y (XNOR2X1TS)                                     0.23       3.14 f
  s3_rhs_r_reg_5_/D (DFFQX1TS)                            0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_5_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                      386.52


  Startpoint: s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)                  0.76       0.76 f
  U992/Y (INVX2TS)                                        0.12       0.87 r
  U993/Y (INVX2TS)                                        0.08       0.96 f
  U836/Y (NOR3XLTS)                                       0.68       1.64 r
  U873/Y (INVX2TS)                                        0.33       1.97 f
  U874/Y (INVX2TS)                                        0.12       2.08 r
  U999/Y (NAND2X1TS)                                      0.18       2.27 f
  U998/Y (CLKINVX1TS)                                     0.20       2.47 r
  U1228/Y (INVX2TS)                                       0.11       2.58 f
  U2195/Y (OAI222X1TS)                                    0.25       2.83 r
  U2196/Y (XNOR2X1TS)                                     0.30       3.12 f
  s3_rhs_r_reg_13_/D (DFFQX1TS)                           0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_13_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                      386.53


  Startpoint: s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)                  0.76       0.76 f
  U992/Y (INVX2TS)                                        0.12       0.87 r
  U993/Y (INVX2TS)                                        0.08       0.96 f
  U836/Y (NOR3XLTS)                                       0.68       1.64 r
  U873/Y (INVX2TS)                                        0.33       1.97 f
  U874/Y (INVX2TS)                                        0.12       2.08 r
  U999/Y (NAND2X1TS)                                      0.18       2.27 f
  U998/Y (CLKINVX1TS)                                     0.20       2.47 r
  U1227/Y (INVX2TS)                                       0.11       2.58 f
  U2193/Y (OAI222X1TS)                                    0.25       2.83 r
  U2194/Y (XNOR2X1TS)                                     0.30       3.12 f
  s3_rhs_r_reg_12_/D (DFFQX1TS)                           0.00       3.12 f
  data arrival time                                                  3.12

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_12_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                      386.53


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.73       0.73 f
  U853/Y (OR2X1TS)                                        0.50       1.23 f
  U928/Y (INVX2TS)                                        0.17       1.40 r
  U965/Y (INVX2TS)                                        0.10       1.51 f
  U842/Y (OA21XLTS)                                       0.50       2.00 f
  U872/Y (INVX2TS)                                        0.16       2.16 r
  U2172/Y (AOI22X1TS)                                     0.15       2.31 f
  U2173/Y (OAI21XLTS)                                     0.17       2.48 r
  U1306/Y (AOI211XLTS)                                    0.18       2.65 f
  U2174/Y (NOR2XLTS)                                      0.27       2.92 r
  U2175/Y (OAI22X1TS)                                     0.18       3.10 f
  s3_rhs_r_reg_3_/D (DFFQX1TS)                            0.00       3.10 f
  data arrival time                                                  3.10

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_3_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.33     389.67
  data required time                                               389.67
  --------------------------------------------------------------------------
  data required time                                               389.67
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                      386.58


  Startpoint: s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)                  0.76       0.76 f
  U992/Y (INVX2TS)                                        0.12       0.87 r
  U993/Y (INVX2TS)                                        0.08       0.96 f
  U836/Y (NOR3XLTS)                                       0.68       1.64 r
  U873/Y (INVX2TS)                                        0.33       1.97 f
  U874/Y (INVX2TS)                                        0.12       2.08 r
  U999/Y (NAND2X1TS)                                      0.18       2.27 f
  U998/Y (CLKINVX1TS)                                     0.20       2.47 r
  U1227/Y (INVX2TS)                                       0.11       2.58 f
  U1780/Y (OAI22X1TS)                                     0.24       2.82 r
  U1781/Y (OAI21XLTS)                                     0.20       3.02 f
  U1782/Y (OAI31X1TS)                                     0.10       3.12 r
  s3_rhs_r_reg_6_/D (DFFQX1TS)                            0.00       3.12 r
  data arrival time                                                  3.12

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_6_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                      386.60


  Startpoint: s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)                  0.76       0.76 f
  U992/Y (INVX2TS)                                        0.12       0.87 r
  U993/Y (INVX2TS)                                        0.08       0.96 f
  U836/Y (NOR3XLTS)                                       0.68       1.64 r
  U873/Y (INVX2TS)                                        0.33       1.97 f
  U874/Y (INVX2TS)                                        0.12       2.08 r
  U999/Y (NAND2X1TS)                                      0.18       2.27 f
  U998/Y (CLKINVX1TS)                                     0.20       2.47 r
  U1228/Y (INVX2TS)                                       0.11       2.58 f
  U1804/Y (OAI22X1TS)                                     0.20       2.78 r
  U1307/Y (OAI21XLTS)                                     0.19       2.97 f
  U1809/Y (OAI31X1TS)                                     0.10       3.07 r
  s3_rhs_r_reg_9_/D (DFFQX1TS)                            0.00       3.07 r
  data arrival time                                                  3.07

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_9_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                      386.64


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.73       0.73 f
  U1431/Y (NAND2BX1TS)                                    0.27       1.00 r
  U1248/Y (INVX2TS)                                       0.20       1.20 f
  U968/Y (INVX2TS)                                        0.10       1.30 r
  U969/Y (INVX2TS)                                        0.07       1.37 f
  U1764/Y (AOI22X1TS)                                     0.19       1.56 r
  U1765/Y (OAI21XLTS)                                     0.14       1.71 f
  U1766/Y (AOI21X1TS)                                     0.26       1.96 r
  U2190/Y (INVX2TS)                                       0.14       2.10 f
  U2191/Y (AOI222XLTS)                                    0.50       2.60 r
  U2192/Y (XNOR2X1TS)                                     0.38       2.98 f
  s3_rhs_r_reg_11_/D (DFFQX1TS)                           0.00       2.98 f
  data arrival time                                                  2.98

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_11_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                      386.67


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.73       0.73 f
  U1412/Y (NAND2X1TS)                                     0.18       0.91 r
  U1413/Y (INVX2TS)                                       0.12       1.03 f
  U1147/Y (INVX2TS)                                       0.12       1.16 r
  U1148/Y (INVX2TS)                                       0.11       1.27 f
  U1414/Y (AOI22X1TS)                                     0.21       1.48 r
  U1415/Y (NAND2X1TS)                                     0.18       1.66 f
  U875/Y (INVX2TS)                                        0.12       1.77 r
  U876/Y (INVX2TS)                                        0.08       1.85 f
  U2164/Y (AOI22X1TS)                                     0.20       2.06 r
  U2165/Y (OAI21XLTS)                                     0.13       2.19 f
  U2166/Y (AOI211XLTS)                                    0.41       2.60 r
  U2167/Y (NOR2XLTS)                                      0.23       2.82 f
  U2168/Y (OAI22X1TS)                                     0.17       2.99 r
  s3_rhs_r_reg_2_/D (DFFQX1TS)                            0.00       2.99 r
  data arrival time                                                  2.99

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_2_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                      386.72


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1019/Y (INVX2TS)                        0.36       1.71 f
  U1020/Y (INVX2TS)                        0.16       1.87 r
  U1242/Y (INVX2TS)                        0.10       1.97 f
  U1446/Y (AOI22X1TS)                      0.33       2.30 r
  U1447/Y (INVX2TS)                        0.19       2.49 f
  s2_br4_s_r_reg_3_/D (EDFFX1TS)           0.00       2.49 f
  data arrival time                                   2.49

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_3_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -2.49
  -----------------------------------------------------------
  slack (MET)                                       386.75


  Startpoint: s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_0_/Q (DFFQX1TS)                  0.73       0.73 f
  U1412/Y (NAND2X1TS)                                     0.18       0.91 r
  U1413/Y (INVX2TS)                                       0.12       1.03 f
  U1147/Y (INVX2TS)                                       0.12       1.16 r
  U1148/Y (INVX2TS)                                       0.11       1.27 f
  U1777/Y (AOI22X1TS)                                     0.15       1.42 r
  U1778/Y (OAI2BB1X1TS)                                   0.14       1.56 f
  U1779/Y (AOI21X1TS)                                     0.26       1.81 r
  U2187/Y (INVX2TS)                                       0.14       1.95 f
  U2188/Y (AOI222XLTS)                                    0.50       2.45 r
  U2189/Y (XNOR2X1TS)                                     0.38       2.83 f
  s3_rhs_r_reg_10_/D (DFFQX1TS)                           0.00       2.83 f
  data arrival time                                                  2.83

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_10_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                      386.82


  Startpoint: s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)                  0.76       0.76 f
  U992/Y (INVX2TS)                                        0.12       0.87 r
  U993/Y (INVX2TS)                                        0.08       0.96 f
  U836/Y (NOR3XLTS)                                       0.68       1.64 r
  U873/Y (INVX2TS)                                        0.33       1.97 f
  U874/Y (INVX2TS)                                        0.12       2.08 r
  U999/Y (NAND2X1TS)                                      0.18       2.27 f
  U1767/Y (OAI22X1TS)                                     0.29       2.56 r
  U1768/Y (OAI21XLTS)                                     0.20       2.76 f
  U1769/Y (OAI31X1TS)                                     0.10       2.86 r
  s3_rhs_r_reg_7_/D (DFFQX1TS)                            0.00       2.86 r
  data arrival time                                                  2.86

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_7_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.86
  --------------------------------------------------------------------------
  slack (MET)                                                      386.85


  Startpoint: s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)                  0.76       0.76 f
  U992/Y (INVX2TS)                                        0.12       0.87 r
  U993/Y (INVX2TS)                                        0.08       0.96 f
  U836/Y (NOR3XLTS)                                       0.68       1.64 r
  U873/Y (INVX2TS)                                        0.33       1.97 f
  U874/Y (INVX2TS)                                        0.12       2.08 r
  U999/Y (NAND2X1TS)                                      0.18       2.27 f
  U2186/Y (INVX2TS)                                       0.15       2.42 r
  U2199/Y (AOI22X1TS)                                     0.14       2.56 f
  U2200/Y (XNOR2X1TS)                                     0.22       2.79 f
  s3_rhs_r_reg_15_/D (DFFQX1TS)                           0.00       2.79 f
  data arrival time                                                  2.79

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_15_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                      386.87


  Startpoint: s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)                  0.76       0.76 f
  U992/Y (INVX2TS)                                        0.12       0.87 r
  U993/Y (INVX2TS)                                        0.08       0.96 f
  U836/Y (NOR3XLTS)                                       0.68       1.64 r
  U873/Y (INVX2TS)                                        0.33       1.97 f
  U874/Y (INVX2TS)                                        0.12       2.08 r
  U999/Y (NAND2X1TS)                                      0.18       2.27 f
  U2186/Y (INVX2TS)                                       0.15       2.42 r
  U2197/Y (AOI22X1TS)                                     0.14       2.56 f
  U2198/Y (XNOR2X1TS)                                     0.22       2.79 f
  s3_rhs_r_reg_14_/D (DFFQX1TS)                           0.00       2.79 f
  data arrival time                                                  2.79

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_14_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.79
  --------------------------------------------------------------------------
  slack (MET)                                                      386.87


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2004/Y (CLKAND2X2TS)                    0.26       0.85 f
  U2005/Y (AOI2BB1XLTS)                    0.29       1.14 r
  intadd_0_U16/CO (CMPR32X2TS)             0.76       1.90 r
  intadd_0_U15/CO (CMPR32X2TS)             0.41       2.31 r
  intadd_0_U14/S (CMPR32X2TS)              0.48       2.78 f
  s3_ps0_r_reg_4_/D (DFFQX1TS)             0.00       2.78 f
  data arrival time                                   2.78

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_4_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.78
  -----------------------------------------------------------
  slack (MET)                                       386.88


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2011/Y (CLKAND2X2TS)                    0.26       0.85 f
  U2012/Y (AOI2BB1XLTS)                    0.29       1.14 r
  intadd_2_U14/CO (CMPR32X2TS)             0.76       1.90 r
  intadd_2_U13/CO (CMPR32X2TS)             0.41       2.31 r
  intadd_2_U12/S (CMPR32X2TS)              0.48       2.78 f
  s3_ps1_r_reg_4_/D (DFFQX1TS)             0.00       2.78 f
  data arrival time                                   2.78

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_4_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.78
  -----------------------------------------------------------
  slack (MET)                                       386.88


  Startpoint: s2_ea_sub_eb_abs_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_4_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_4_/Q (DFFQX1TS)                  0.76       0.76 f
  U992/Y (INVX2TS)                                        0.12       0.87 r
  U993/Y (INVX2TS)                                        0.08       0.96 f
  U836/Y (NOR3XLTS)                                       0.68       1.64 r
  U873/Y (INVX2TS)                                        0.33       1.97 f
  U874/Y (INVX2TS)                                        0.12       2.08 r
  U999/Y (NAND2X1TS)                                      0.18       2.27 f
  U1817/Y (OAI22X1TS)                                     0.26       2.52 r
  U1822/Y (OAI21XLTS)                                     0.19       2.71 f
  U1823/Y (OAI31X1TS)                                     0.10       2.81 r
  s3_rhs_r_reg_8_/D (DFFQX1TS)                            0.00       2.81 r
  data arrival time                                                  2.81

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_8_/CK (DFFQX1TS)                           0.00     390.00 r
  library setup time                                     -0.29     389.71
  data required time                                               389.71
  --------------------------------------------------------------------------
  data required time                                               389.71
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                      386.90


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1241/Y (INVX2TS)                        0.38       1.72 f
  U1448/Y (AOI22X1TS)                      0.39       2.11 r
  U1449/Y (INVX2TS)                        0.19       2.30 f
  s2_br4_s_r_reg_2_/D (EDFFX1TS)           0.00       2.30 f
  data arrival time                                   2.30

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_2_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -2.30
  -----------------------------------------------------------
  slack (MET)                                       386.94


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1451/Y (AOI22X1TS)                      0.39       2.11 r
  U1452/Y (INVX2TS)                        0.18       2.29 f
  s2_br4_s_r_reg_0_/D (EDFFX1TS)           0.00       2.29 f
  data arrival time                                   2.29

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_0_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -2.29
  -----------------------------------------------------------
  slack (MET)                                       386.96


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  U1326/Y (OR4X2TS)                        0.48       0.69 f
  U858/Y (NOR2XLTS)                        0.65       1.35 r
  U1240/Y (INVX2TS)                        0.37       1.72 f
  U1406/Y (AOI22X1TS)                      0.38       2.10 r
  U1407/Y (INVX2TS)                        0.19       2.28 f
  s2_br4_s_r_reg_1_/D (EDFFX1TS)           0.00       2.28 f
  data arrival time                                   2.28

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_1_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -2.28
  -----------------------------------------------------------
  slack (MET)                                       386.96


  Startpoint: s4_lzdi_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_lzd_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_lzdi_r_reg_16_/CK (EDFFX1TS)          0.00       0.00 r
  s4_lzdi_r_reg_16_/Q (EDFFX1TS)           0.64       0.64 r
  U1432/Y (NOR4XLTS)                       0.14       0.78 f
  U1434/Y (NAND2X1TS)                      0.21       0.98 r
  U983/Y (INVX2TS)                         0.13       1.12 f
  U1220/Y (NAND2X1TS)                      0.16       1.28 r
  U1222/Y (INVX2TS)                        0.12       1.40 f
  U1441/Y (AO22XLTS)                       0.47       1.87 f
  U1442/Y (NOR2XLTS)                       0.30       2.16 r
  U1444/Y (NAND4BXLTS)                     0.32       2.48 f
  U1445/Y (NOR2BX1TS)                      0.25       2.73 r
  s5_lzd_r_reg_2_/D (DFFQX1TS)             0.00       2.73 r
  data arrival time                                   2.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_lzd_r_reg_2_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.30     389.70
  data required time                                389.70
  -----------------------------------------------------------
  data required time                                389.70
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (MET)                                       386.97


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1418/Y (INVX2TS)                                       0.13       0.87 r
  U996/Y (INVX2TS)                                        0.07       0.95 f
  U997/Y (INVX2TS)                                        0.08       1.02 r
  U1419/Y (NAND2X1TS)                                     0.12       1.14 f
  U1333/Y (NOR2X1TS)                                      0.21       1.35 r
  U878/Y (INVX2TS)                                        0.14       1.49 f
  U1072/Y (NOR2X1TS)                                      0.26       1.75 r
  U1066/Y (CLKINVX1TS)                                    0.29       2.04 f
  U1235/Y (INVX2TS)                                       0.14       2.18 r
  U1421/Y (NAND2X1TS)                                     0.15       2.33 f
  U1425/Y (OAI221XLTS)                                    0.34       2.67 r
  s3_rhs_r_reg_21_/D (DFFQX1TS)                           0.00       2.67 r
  data arrival time                                                  2.67

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_21_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                      386.99


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1418/Y (INVX2TS)                                       0.13       0.87 r
  U996/Y (INVX2TS)                                        0.07       0.95 f
  U997/Y (INVX2TS)                                        0.08       1.02 r
  U1419/Y (NAND2X1TS)                                     0.12       1.14 f
  U1333/Y (NOR2X1TS)                                      0.21       1.35 r
  U878/Y (INVX2TS)                                        0.14       1.49 f
  U1072/Y (NOR2X1TS)                                      0.26       1.75 r
  U1066/Y (CLKINVX1TS)                                    0.29       2.04 f
  U1235/Y (INVX2TS)                                       0.14       2.18 r
  U1421/Y (NAND2X1TS)                                     0.15       2.33 f
  U2208/Y (OAI221XLTS)                                    0.29       2.62 r
  s3_rhs_r_reg_20_/D (DFFQX1TS)                           0.00       2.62 r
  data arrival time                                                  2.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_20_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                      387.04


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1418/Y (INVX2TS)                                       0.13       0.87 r
  U996/Y (INVX2TS)                                        0.07       0.95 f
  U997/Y (INVX2TS)                                        0.08       1.02 r
  U1419/Y (NAND2X1TS)                                     0.12       1.14 f
  U1333/Y (NOR2X1TS)                                      0.21       1.35 r
  U878/Y (INVX2TS)                                        0.14       1.49 f
  U1072/Y (NOR2X1TS)                                      0.26       1.75 r
  U1066/Y (CLKINVX1TS)                                    0.29       2.04 f
  U1235/Y (INVX2TS)                                       0.14       2.18 r
  U1421/Y (NAND2X1TS)                                     0.15       2.33 f
  U2207/Y (OAI221XLTS)                                    0.29       2.62 r
  s3_rhs_r_reg_19_/D (DFFQX1TS)                           0.00       2.62 r
  data arrival time                                                  2.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_19_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                      387.04


  Startpoint: s2_ea_sub_eb_abs_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  s2_ea_sub_eb_abs_r_reg_2_/CK (DFFQX1TS)                 0.00       0.00 r
  s2_ea_sub_eb_abs_r_reg_2_/Q (DFFQX1TS)                  0.75       0.75 f
  U1418/Y (INVX2TS)                                       0.13       0.87 r
  U996/Y (INVX2TS)                                        0.07       0.95 f
  U997/Y (INVX2TS)                                        0.08       1.02 r
  U1419/Y (NAND2X1TS)                                     0.12       1.14 f
  U1333/Y (NOR2X1TS)                                      0.21       1.35 r
  U878/Y (INVX2TS)                                        0.14       1.49 f
  U1072/Y (NOR2X1TS)                                      0.26       1.75 r
  U1066/Y (CLKINVX1TS)                                    0.29       2.04 f
  U1235/Y (INVX2TS)                                       0.14       2.18 r
  U1421/Y (NAND2X1TS)                                     0.15       2.33 f
  U1423/Y (OAI221XLTS)                                    0.29       2.62 r
  s3_rhs_r_reg_18_/D (DFFQX1TS)                           0.00       2.62 r
  data arrival time                                                  2.62

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s3_rhs_r_reg_18_/CK (DFFQX1TS)                          0.00     390.00 r
  library setup time                                     -0.34     389.66
  data required time                                               389.66
  --------------------------------------------------------------------------
  data required time                                               389.66
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                      387.04


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U977/Y (INVX2TS)                         0.09       2.46 r
  U2121/Y (AO21XLTS)                       0.23       2.69 r
  s3_lhs_r_reg_11_/D (DFFQX1TS)            0.00       2.69 r
  data arrival time                                   2.69

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_11_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                       387.05


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U977/Y (INVX2TS)                         0.09       2.46 r
  U2117/Y (AO21XLTS)                       0.23       2.69 r
  s3_lhs_r_reg_7_/D (DFFQX1TS)             0.00       2.69 r
  data arrival time                                   2.69

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_7_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                       387.05


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U977/Y (INVX2TS)                         0.09       2.46 r
  U2112/Y (AO21XLTS)                       0.23       2.69 r
  s3_lhs_r_reg_2_/D (DFFQX1TS)             0.00       2.69 r
  data arrival time                                   2.69

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_2_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                       387.05


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U931/Y (INVX2TS)                         0.09       2.45 r
  U2131/Y (AO21XLTS)                       0.22       2.68 r
  s3_lhs_r_reg_21_/D (DFFQX1TS)            0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_21_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                       387.06


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U930/Y (INVX2TS)                         0.09       2.45 r
  U2130/Y (AO21XLTS)                       0.22       2.68 r
  s3_lhs_r_reg_20_/D (DFFQX1TS)            0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_20_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                       387.06


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U930/Y (INVX2TS)                         0.09       2.45 r
  U2129/Y (AO21XLTS)                       0.22       2.68 r
  s3_lhs_r_reg_19_/D (DFFQX1TS)            0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_19_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                       387.06


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U976/Y (INVX2TS)                         0.09       2.45 r
  U2128/Y (AO21XLTS)                       0.22       2.68 r
  s3_lhs_r_reg_18_/D (DFFQX1TS)            0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_18_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                       387.06


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U976/Y (INVX2TS)                         0.09       2.45 r
  U2124/Y (AO21XLTS)                       0.22       2.68 r
  s3_lhs_r_reg_14_/D (DFFQX1TS)            0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_14_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                       387.06


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U931/Y (INVX2TS)                         0.09       2.45 r
  U2123/Y (AO21XLTS)                       0.22       2.68 r
  s3_lhs_r_reg_13_/D (DFFQX1TS)            0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_13_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                       387.06


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U930/Y (INVX2TS)                         0.09       2.45 r
  U2122/Y (AO21XLTS)                       0.22       2.68 r
  s3_lhs_r_reg_12_/D (DFFQX1TS)            0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_12_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                       387.06


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U976/Y (INVX2TS)                         0.09       2.45 r
  U2120/Y (AO21XLTS)                       0.22       2.68 r
  s3_lhs_r_reg_10_/D (DFFQX1TS)            0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_10_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                       387.06


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U976/Y (INVX2TS)                         0.09       2.45 r
  U2116/Y (AO21XLTS)                       0.22       2.68 r
  s3_lhs_r_reg_6_/D (DFFQX1TS)             0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_6_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                       387.06


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U931/Y (INVX2TS)                         0.09       2.45 r
  U2115/Y (AO21XLTS)                       0.22       2.68 r
  s3_lhs_r_reg_5_/D (DFFQX1TS)             0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_5_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                       387.06


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U931/Y (INVX2TS)                         0.09       2.45 r
  U2114/Y (AO21XLTS)                       0.22       2.68 r
  s3_lhs_r_reg_4_/D (DFFQX1TS)             0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_4_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                       387.06


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U930/Y (INVX2TS)                         0.09       2.45 r
  U2113/Y (AO21XLTS)                       0.22       2.68 r
  s3_lhs_r_reg_3_/D (DFFQX1TS)             0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_3_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                       387.06


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U929/Y (INVX2TS)                         0.12       2.37 f
  U977/Y (INVX2TS)                         0.09       2.46 r
  U2109/Y (AOI21X1TS)                      0.09       2.55 f
  s3_opcode_r_reg_1_/D (DFFQX1TS)          0.00       2.55 f
  data arrival time                                   2.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_opcode_r_reg_1_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                       387.13


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U2126/Y (AO21XLTS)                       0.24       2.49 r
  s3_lhs_r_reg_16_/D (DFFQX1TS)            0.00       2.49 r
  data arrival time                                   2.49

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_16_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.49
  -----------------------------------------------------------
  slack (MET)                                       387.25


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U2119/Y (AO21XLTS)                       0.24       2.49 r
  s3_lhs_r_reg_9_/D (DFFQX1TS)             0.00       2.49 r
  data arrival time                                   2.49

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_9_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.49
  -----------------------------------------------------------
  slack (MET)                                       387.25


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1264/Y (INVX2TS)                        0.19       2.25 r
  U2110/Y (AO21XLTS)                       0.24       2.49 r
  s3_lhs_r_reg_0_/D (DFFQX1TS)             0.00       2.49 r
  data arrival time                                   2.49

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_0_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.49
  -----------------------------------------------------------
  slack (MET)                                       387.25


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1263/Y (INVX2TS)                        0.18       2.23 r
  U2127/Y (AO21XLTS)                       0.24       2.47 r
  s3_lhs_r_reg_17_/D (DFFQX1TS)            0.00       2.47 r
  data arrival time                                   2.47

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_17_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.47
  -----------------------------------------------------------
  slack (MET)                                       387.27


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1263/Y (INVX2TS)                        0.18       2.23 r
  U2125/Y (AO21XLTS)                       0.24       2.47 r
  s3_lhs_r_reg_15_/D (DFFQX1TS)            0.00       2.47 r
  data arrival time                                   2.47

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_15_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.47
  -----------------------------------------------------------
  slack (MET)                                       387.27


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1263/Y (INVX2TS)                        0.18       2.23 r
  U2118/Y (AO21XLTS)                       0.24       2.47 r
  s3_lhs_r_reg_8_/D (DFFQX1TS)             0.00       2.47 r
  data arrival time                                   2.47

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_8_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.47
  -----------------------------------------------------------
  slack (MET)                                       387.27


  Startpoint: s2_mmux_lhs_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_mmux_lhs_r_reg_16_/CK (DFFQX1TS)      0.00       0.00 r
  s2_mmux_lhs_r_reg_16_/Q (DFFQX1TS)       0.70       0.70 f
  U2106/Y (OR4X2TS)                        0.50       1.20 f
  U2107/Y (NOR4XLTS)                       0.43       1.64 r
  U1262/Y (NAND4XLTS)                      0.42       2.05 f
  U1263/Y (INVX2TS)                        0.18       2.23 r
  U2111/Y (AO21XLTS)                       0.24       2.47 r
  s3_lhs_r_reg_1_/D (DFFQX1TS)             0.00       2.47 r
  data arrival time                                   2.47

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_lhs_r_reg_1_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -2.47
  -----------------------------------------------------------
  slack (MET)                                       387.27


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2004/Y (CLKAND2X2TS)                    0.26       0.85 f
  U2005/Y (AOI2BB1XLTS)                    0.29       1.14 r
  intadd_0_U16/CO (CMPR32X2TS)             0.76       1.90 r
  intadd_0_U15/S (CMPR32X2TS)              0.48       2.38 f
  s3_ps0_r_reg_3_/D (DFFQX1TS)             0.00       2.38 f
  data arrival time                                   2.38

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_3_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.38
  -----------------------------------------------------------
  slack (MET)                                       387.28


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2011/Y (CLKAND2X2TS)                    0.26       0.85 f
  U2012/Y (AOI2BB1XLTS)                    0.29       1.14 r
  intadd_2_U14/CO (CMPR32X2TS)             0.76       1.90 r
  intadd_2_U13/S (CMPR32X2TS)              0.48       2.38 f
  s3_ps1_r_reg_3_/D (DFFQX1TS)             0.00       2.38 f
  data arrival time                                   2.38

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_3_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.38
  -----------------------------------------------------------
  slack (MET)                                       387.28


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1347/Y (CLKBUFX2TS)                     0.21       1.37 f
  U1703/Y (CLKBUFX2TS)                     0.26       1.64 f
  U1748/Y (INVX2TS)                        0.15       1.78 r
  s4_lzdi_r_reg_19_/E (EDFFX1TS)           0.00       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_19_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       387.37


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1347/Y (CLKBUFX2TS)                     0.21       1.37 f
  U1703/Y (CLKBUFX2TS)                     0.26       1.64 f
  U1748/Y (INVX2TS)                        0.15       1.78 r
  s4_lzdi_r_reg_18_/E (EDFFX1TS)           0.00       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_18_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       387.37


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1347/Y (CLKBUFX2TS)                     0.21       1.37 f
  U1703/Y (CLKBUFX2TS)                     0.26       1.64 f
  U1748/Y (INVX2TS)                        0.15       1.78 r
  s4_lzdi_r_reg_17_/E (EDFFX1TS)           0.00       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_17_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       387.37


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1347/Y (CLKBUFX2TS)                     0.21       1.37 f
  U1703/Y (CLKBUFX2TS)                     0.26       1.64 f
  U1748/Y (INVX2TS)                        0.15       1.78 r
  s4_lzdi_r_reg_16_/E (EDFFX1TS)           0.00       1.78 r
  data arrival time                                   1.78

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_16_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       387.37


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1347/Y (CLKBUFX2TS)                     0.21       1.37 f
  U1689/Y (CLKBUFX2TS)                     0.26       1.64 f
  U1744/Y (INVX2TS)                        0.13       1.77 r
  s4_lzdi_r_reg_22_/E (EDFFX1TS)           0.00       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_22_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                       387.39


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1347/Y (CLKBUFX2TS)                     0.21       1.37 f
  U1689/Y (CLKBUFX2TS)                     0.26       1.64 f
  U1744/Y (INVX2TS)                        0.13       1.77 r
  s4_lzdi_r_reg_21_/E (EDFFX1TS)           0.00       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_21_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                       387.39


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1347/Y (CLKBUFX2TS)                     0.21       1.37 f
  U1689/Y (CLKBUFX2TS)                     0.26       1.64 f
  U1744/Y (INVX2TS)                        0.13       1.77 r
  s4_lzdi_r_reg_20_/E (EDFFX1TS)           0.00       1.77 r
  data arrival time                                   1.77

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_20_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (MET)                                       387.39


  Startpoint: s4_lzdi_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_lzd_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_lzdi_r_reg_6_/CK (EDFFX1TS)           0.00       0.00 r
  s4_lzdi_r_reg_6_/Q (EDFFX1TS)            0.59       0.59 f
  U1226/Y (OR4X1TS)                        0.68       1.26 f
  U1225/Y (OR4X1TS)                        0.68       1.94 f
  U1435/Y (AOI21X1TS)                      0.32       2.26 r
  s5_lzd_r_reg_3_/D (DFFQX1TS)             0.00       2.26 r
  data arrival time                                   2.26

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_lzd_r_reg_3_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                       387.39


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1344/Y (CLKBUFX2TS)                     0.22       1.38 f
  U1353/Y (CLKBUFX2TS)                     0.23       1.62 f
  U1745/Y (INVX2TS)                        0.13       1.74 r
  s4_lzdi_r_reg_11_/E (EDFFX1TS)           0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_11_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                       387.40


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1344/Y (CLKBUFX2TS)                     0.22       1.38 f
  U1353/Y (CLKBUFX2TS)                     0.23       1.62 f
  U1745/Y (INVX2TS)                        0.13       1.74 r
  s4_lzdi_r_reg_10_/E (EDFFX1TS)           0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_10_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                       387.40


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1344/Y (CLKBUFX2TS)                     0.22       1.38 f
  U1353/Y (CLKBUFX2TS)                     0.23       1.62 f
  U1745/Y (INVX2TS)                        0.13       1.74 r
  s4_lzdi_r_reg_9_/E (EDFFX1TS)            0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_9_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                       387.40


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1344/Y (CLKBUFX2TS)                     0.22       1.38 f
  U1353/Y (CLKBUFX2TS)                     0.23       1.62 f
  U1745/Y (INVX2TS)                        0.13       1.74 r
  s4_lzdi_r_reg_8_/E (EDFFX1TS)            0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_8_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                       387.40


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1344/Y (CLKBUFX2TS)                     0.22       1.38 f
  U1345/Y (CLKBUFX2TS)                     0.23       1.62 f
  U1747/Y (INVX2TS)                        0.13       1.74 r
  s4_lzdi_r_reg_7_/E (EDFFX1TS)            0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_7_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                       387.40


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1344/Y (CLKBUFX2TS)                     0.22       1.38 f
  U1345/Y (CLKBUFX2TS)                     0.23       1.62 f
  U1747/Y (INVX2TS)                        0.13       1.74 r
  s4_lzdi_r_reg_6_/E (EDFFX1TS)            0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_6_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                       387.40


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1344/Y (CLKBUFX2TS)                     0.22       1.38 f
  U1345/Y (CLKBUFX2TS)                     0.23       1.62 f
  U1747/Y (INVX2TS)                        0.13       1.74 r
  s4_lzdi_r_reg_5_/E (EDFFX1TS)            0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_5_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                       387.40


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1344/Y (CLKBUFX2TS)                     0.22       1.38 f
  U1345/Y (CLKBUFX2TS)                     0.23       1.62 f
  U1747/Y (INVX2TS)                        0.13       1.74 r
  s4_lzdi_r_reg_4_/E (EDFFX1TS)            0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_4_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                       387.40


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1344/Y (CLKBUFX2TS)                     0.22       1.38 f
  U1355/Y (CLKBUFX2TS)                     0.23       1.62 f
  U1746/Y (INVX2TS)                        0.13       1.74 r
  s4_lzdi_r_reg_3_/E (EDFFX1TS)            0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_3_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                       387.40


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1344/Y (CLKBUFX2TS)                     0.22       1.38 f
  U1355/Y (CLKBUFX2TS)                     0.23       1.62 f
  U1746/Y (INVX2TS)                        0.13       1.74 r
  s4_lzdi_r_reg_2_/E (EDFFX1TS)            0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_2_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                       387.40


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1344/Y (CLKBUFX2TS)                     0.22       1.38 f
  U1355/Y (CLKBUFX2TS)                     0.23       1.62 f
  U1746/Y (INVX2TS)                        0.13       1.74 r
  s4_lzdi_r_reg_1_/E (EDFFX1TS)            0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_1_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                       387.40


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1344/Y (CLKBUFX2TS)                     0.22       1.38 f
  U1355/Y (CLKBUFX2TS)                     0.23       1.62 f
  U1746/Y (INVX2TS)                        0.13       1.74 r
  s4_lzdi_r_reg_0_/E (EDFFX1TS)            0.00       1.74 r
  data arrival time                                   1.74

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_0_/CK (EDFFX1TS)           0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.74
  -----------------------------------------------------------
  slack (MET)                                       387.40


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1347/Y (CLKBUFX2TS)                     0.21       1.37 f
  U1348/Y (CLKBUFX2TS)                     0.23       1.60 f
  U1743/Y (INVX2TS)                        0.13       1.73 r
  s4_lzdi_r_reg_15_/E (EDFFX1TS)           0.00       1.73 r
  data arrival time                                   1.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_15_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                       387.42


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1347/Y (CLKBUFX2TS)                     0.21       1.37 f
  U1348/Y (CLKBUFX2TS)                     0.23       1.60 f
  U1743/Y (INVX2TS)                        0.13       1.73 r
  s4_lzdi_r_reg_14_/E (EDFFX1TS)           0.00       1.73 r
  data arrival time                                   1.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_14_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                       387.42


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1347/Y (CLKBUFX2TS)                     0.21       1.37 f
  U1348/Y (CLKBUFX2TS)                     0.23       1.60 f
  U1743/Y (INVX2TS)                        0.13       1.73 r
  s4_lzdi_r_reg_13_/E (EDFFX1TS)           0.00       1.73 r
  data arrival time                                   1.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_13_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                       387.42


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_lzdi_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  U1343/Y (CLKAND2X2TS)                    0.20       1.16 f
  U1347/Y (CLKBUFX2TS)                     0.21       1.37 f
  U1348/Y (CLKBUFX2TS)                     0.23       1.60 f
  U1743/Y (INVX2TS)                        0.13       1.73 r
  s4_lzdi_r_reg_12_/E (EDFFX1TS)           0.00       1.73 r
  data arrival time                                   1.73

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_lzdi_r_reg_12_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.73
  -----------------------------------------------------------
  slack (MET)                                       387.42


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1403/Y (CLKBUFX2TS)                     0.20       1.18 r
  U1404/Y (CLKBUFX2TS)                     0.21       1.38 r
  U1405/Y (CLKBUFX2TS)                     0.21       1.60 r
  s2_br4_pp_r_reg_71_/E (EDFFX1TS)         0.00       1.60 r
  data arrival time                                   1.60

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_71_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                       387.55


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1403/Y (CLKBUFX2TS)                     0.20       1.18 r
  U1404/Y (CLKBUFX2TS)                     0.21       1.38 r
  U1405/Y (CLKBUFX2TS)                     0.21       1.60 r
  s2_br4_pp_r_reg_70_/E (EDFFX1TS)         0.00       1.60 r
  data arrival time                                   1.60

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_70_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                       387.55


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1403/Y (CLKBUFX2TS)                     0.20       1.18 r
  U1404/Y (CLKBUFX2TS)                     0.21       1.38 r
  U1405/Y (CLKBUFX2TS)                     0.21       1.60 r
  s2_br4_pp_r_reg_69_/E (EDFFX1TS)         0.00       1.60 r
  data arrival time                                   1.60

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_69_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                       387.55


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1403/Y (CLKBUFX2TS)                     0.20       1.18 r
  U1404/Y (CLKBUFX2TS)                     0.21       1.38 r
  U1405/Y (CLKBUFX2TS)                     0.21       1.60 r
  s2_br4_pp_r_reg_68_/E (EDFFX1TS)         0.00       1.60 r
  data arrival time                                   1.60

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_68_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (MET)                                       387.55


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  U1402/Y (CLKBUFX2TS)                     0.21       1.56 r
  s2_br4_pp_r_reg_55_/E (EDFFX1TS)         0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_55_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  U1402/Y (CLKBUFX2TS)                     0.21       1.56 r
  s2_br4_pp_r_reg_54_/E (EDFFX1TS)         0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_54_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  U1402/Y (CLKBUFX2TS)                     0.21       1.56 r
  s2_br4_pp_r_reg_53_/E (EDFFX1TS)         0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_53_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  U1402/Y (CLKBUFX2TS)                     0.21       1.56 r
  s2_br4_pp_r_reg_52_/E (EDFFX1TS)         0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_52_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  U1400/Y (CLKBUFX2TS)                     0.21       1.56 r
  s2_br4_pp_r_reg_51_/E (EDFFX1TS)         0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_51_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  U1400/Y (CLKBUFX2TS)                     0.21       1.56 r
  s2_br4_pp_r_reg_50_/E (EDFFX1TS)         0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_50_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  U1400/Y (CLKBUFX2TS)                     0.21       1.56 r
  s2_br4_pp_r_reg_49_/E (EDFFX1TS)         0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_49_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  U1400/Y (CLKBUFX2TS)                     0.21       1.56 r
  s2_br4_pp_r_reg_48_/E (EDFFX1TS)         0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_48_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  U1401/Y (CLKBUFX2TS)                     0.21       1.56 r
  s2_br4_pp_r_reg_47_/E (EDFFX1TS)         0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_47_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  U1401/Y (CLKBUFX2TS)                     0.21       1.56 r
  s2_br4_pp_r_reg_46_/E (EDFFX1TS)         0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_46_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  U1401/Y (CLKBUFX2TS)                     0.21       1.56 r
  s2_br4_pp_r_reg_45_/E (EDFFX1TS)         0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_45_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  U1401/Y (CLKBUFX2TS)                     0.21       1.56 r
  s2_br4_pp_r_reg_44_/E (EDFFX1TS)         0.00       1.56 r
  data arrival time                                   1.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_44_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                       387.59


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1396/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_67_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_67_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1396/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_66_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_66_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1396/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_65_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_65_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1396/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_64_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_64_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1397/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_63_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_63_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1397/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_62_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_62_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1397/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_61_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_61_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1397/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_60_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_60_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1395/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_59_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_59_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1395/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_58_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_58_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1395/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_57_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_57_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1395/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_56_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_56_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1393/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_43_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_43_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1393/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_42_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_42_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1393/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_41_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_41_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1392/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1393/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_40_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_40_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1390/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_31_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_31_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1390/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_30_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_30_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1390/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_29_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_29_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1390/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_28_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_28_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1391/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_27_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_27_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1391/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_26_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_26_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1391/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_25_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_25_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1391/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_24_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_24_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1394/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_23_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_23_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1394/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_22_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_22_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1394/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_21_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_21_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1394/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_20_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_20_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1398/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_19_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_19_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1398/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_18_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_18_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1398/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_17_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_17_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1389/Y (CLKBUFX2TS)                     0.18       1.34 r
  U1398/Y (CLKBUFX2TS)                     0.20       1.55 r
  s2_br4_pp_r_reg_16_/E (EDFFX1TS)         0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_16_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       387.60


  Startpoint: s2_br4_pp_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00       0.00 r
  s2_br4_pp_r_reg_2_/Q (EDFFX1TS)          0.59       0.59 f
  U2004/Y (CLKAND2X2TS)                    0.26       0.85 f
  U2005/Y (AOI2BB1XLTS)                    0.29       1.14 r
  intadd_0_U16/S (CMPR32X2TS)              0.83       1.97 f
  s3_ps0_r_reg_2_/D (DFFQX1TS)             0.00       1.97 f
  data arrival time                                   1.97

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_2_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                       387.69


  Startpoint: s2_br4_pp_r_reg_38_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_38_/Q (EDFFX1TS)         0.59       0.59 f
  U2011/Y (CLKAND2X2TS)                    0.26       0.85 f
  U2012/Y (AOI2BB1XLTS)                    0.29       1.14 r
  intadd_2_U14/S (CMPR32X2TS)              0.83       1.97 f
  s3_ps1_r_reg_2_/D (DFFQX1TS)             0.00       1.97 f
  data arrival time                                   1.97

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_2_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                       387.69


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1256/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_21_/E (EDFFX1TS)      0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_21_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1254/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_20_/E (EDFFX1TS)      0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_20_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1253/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_19_/E (EDFFX1TS)      0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_19_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1254/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_18_/E (EDFFX1TS)      0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_18_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1253/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_16_/E (EDFFX1TS)      0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_16_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1256/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_15_/E (EDFFX1TS)      0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_15_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1255/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_14_/E (EDFFX1TS)      0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_14_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1254/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_13_/E (EDFFX1TS)      0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_13_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1255/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_12_/E (EDFFX1TS)      0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_12_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1253/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_11_/E (EDFFX1TS)      0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_11_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1254/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_10_/E (EDFFX1TS)      0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_10_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1253/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_9_/E (EDFFX1TS)       0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_9_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1256/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_8_/E (EDFFX1TS)       0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_8_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1255/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_6_/E (EDFFX1TS)       0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_6_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1256/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_4_/E (EDFFX1TS)       0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_4_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U1252/Y (INVX2TS)                        0.25       1.29 f
  U1255/Y (INVX2TS)                        0.13       1.42 r
  s5_many_skip_r_reg_2_/E (EDFFX1TS)       0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_2_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                       387.73


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1403/Y (CLKBUFX2TS)                     0.20       1.18 r
  U1404/Y (CLKBUFX2TS)                     0.21       1.38 r
  s2_br4_s_r_reg_3_/E (EDFFX1TS)           0.00       1.38 r
  data arrival time                                   1.38

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_3_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.38
  -----------------------------------------------------------
  slack (MET)                                       387.76


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1403/Y (CLKBUFX2TS)                     0.20       1.18 r
  U1404/Y (CLKBUFX2TS)                     0.21       1.38 r
  s2_br4_s_r_reg_0_/E (EDFFX1TS)           0.00       1.38 r
  data arrival time                                   1.38

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_0_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.38
  -----------------------------------------------------------
  slack (MET)                                       387.76


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1403/Y (CLKBUFX2TS)                     0.20       1.18 r
  U1404/Y (CLKBUFX2TS)                     0.21       1.38 r
  s2_br4_pp_r_reg_13_/E (EDFFX1TS)         0.00       1.38 r
  data arrival time                                   1.38

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_13_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.38
  -----------------------------------------------------------
  slack (MET)                                       387.76


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1386/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_39_/E (EDFFX1TS)         0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_39_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1386/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_38_/E (EDFFX1TS)         0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_38_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1386/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_37_/E (EDFFX1TS)         0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_37_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1386/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_36_/E (EDFFX1TS)         0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_36_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1385/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_35_/E (EDFFX1TS)         0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_35_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1385/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_34_/E (EDFFX1TS)         0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_34_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1385/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_33_/E (EDFFX1TS)         0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_33_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1385/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_32_/E (EDFFX1TS)         0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_32_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1383/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_11_/E (EDFFX1TS)         0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_11_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1383/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_10_/E (EDFFX1TS)         0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_10_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1383/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_9_/E (EDFFX1TS)          0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_9_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1383/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_8_/E (EDFFX1TS)          0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_8_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1388/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_7_/E (EDFFX1TS)          0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_7_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1388/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_6_/E (EDFFX1TS)          0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_6_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1388/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_5_/E (EDFFX1TS)          0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_5_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1388/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_4_/E (EDFFX1TS)          0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_4_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1387/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_3_/E (EDFFX1TS)          0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_3_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1387/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_2_/E (EDFFX1TS)          0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_2_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1387/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_1_/E (EDFFX1TS)          0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_1_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1382/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1387/Y (CLKBUFX2TS)                     0.20       1.36 r
  s2_br4_pp_r_reg_0_/E (EDFFX1TS)          0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_0_/CK (EDFFX1TS)         0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (MET)                                       387.78


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U972/Y (INVX2TS)                         0.19       1.23 f
  U973/Y (INVX2TS)                         0.12       1.35 r
  s5_many_skip_r_reg_17_/E (EDFFX1TS)      0.00       1.35 r
  data arrival time                                   1.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_17_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                       387.80


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U972/Y (INVX2TS)                         0.19       1.23 f
  U973/Y (INVX2TS)                         0.12       1.35 r
  s5_many_skip_r_reg_5_/E (EDFFX1TS)       0.00       1.35 r
  data arrival time                                   1.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_5_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                       387.80


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U972/Y (INVX2TS)                         0.19       1.23 f
  U973/Y (INVX2TS)                         0.12       1.35 r
  s5_many_skip_r_reg_3_/E (EDFFX1TS)       0.00       1.35 r
  data arrival time                                   1.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_3_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                       387.80


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  U972/Y (INVX2TS)                         0.19       1.23 f
  U973/Y (INVX2TS)                         0.12       1.35 r
  s5_many_skip_r_reg_0_/E (EDFFX1TS)       0.00       1.35 r
  data arrival time                                   1.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_0_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                       387.80


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1384/Y (CLKBUFX2TS)                     0.19       1.16 r
  U1399/Y (CLKBUFX2TS)                     0.19       1.35 r
  s2_br4_pp_r_reg_15_/E (EDFFX1TS)         0.00       1.35 r
  data arrival time                                   1.35

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_15_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (MET)                                       387.81


  Startpoint: s4_lzdi_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_lzd_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_lzdi_r_reg_21_/CK (EDFFX1TS)          0.00       0.00 r
  s4_lzdi_r_reg_21_/Q (EDFFX1TS)           0.59       0.59 f
  U1433/Y (NOR4XLTS)                       0.48       1.07 r
  U1434/Y (NAND2X1TS)                      0.32       1.39 f
  U983/Y (INVX2TS)                         0.13       1.53 r
  U1220/Y (NAND2X1TS)                      0.16       1.68 f
  U1221/Y (INVX2TS)                        0.12       1.81 r
  s5_lzd_r_reg_4_/D (DFFQX1TS)             0.00       1.81 r
  data arrival time                                   1.81

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_lzd_r_reg_4_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.26     389.74
  data required time                                389.74
  -----------------------------------------------------------
  data required time                                389.74
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                       387.94


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1403/Y (CLKBUFX2TS)                     0.20       1.18 r
  s2_br4_s_r_reg_4_/E (EDFFX1TS)           0.00       1.18 r
  data arrival time                                   1.18

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_4_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                       387.97


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1403/Y (CLKBUFX2TS)                     0.20       1.18 r
  s2_br4_s_r_reg_2_/E (EDFFX1TS)           0.00       1.18 r
  data arrival time                                   1.18

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_2_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                       387.97


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_s_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  U1403/Y (CLKBUFX2TS)                     0.20       1.18 r
  s2_br4_s_r_reg_1_/E (EDFFX1TS)           0.00       1.18 r
  data arrival time                                   1.18

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_s_r_reg_1_/CK (EDFFX1TS)          0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                       387.97


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  s5_many_skip_r_reg_7_/E (EDFFX1TS)       0.00       1.04 r
  data arrival time                                   1.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_7_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.96     389.04
  data required time                                389.04
  -----------------------------------------------------------
  data required time                                389.04
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                       388.00


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  U971/Y (NOR2BX1TS)                       0.34       1.04 r
  s5_many_skip_r_reg_1_/E (EDFFX1TS)       0.00       1.04 r
  data arrival time                                   1.04

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_1_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.96     389.04
  data required time                                389.04
  -----------------------------------------------------------
  data required time                                389.04
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                       388.00


  Startpoint: s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_s_r_reg_0_/CK (EDFFX1TS)          0.00       0.00 r
  s2_br4_s_r_reg_0_/QN (EDFFX1TS)          0.97       0.97 f
  U1219/Y (INVX2TS)                        0.09       1.07 r
  U1378/Y (CLKAND2X2TS)                    0.25       1.31 r
  U1379/Y (AOI2BB1XLTS)                    0.24       1.55 r
  s3_ps0_r_reg_1_/D (DFFQX1TS)             0.00       1.55 r
  data arrival time                                   1.55

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_1_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.29     389.71
  data required time                                389.71
  -----------------------------------------------------------
  data required time                                389.71
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                       388.16


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  U1381/Y (CLKBUFX2TS)                     0.29       0.98 r
  s2_br4_pp_r_reg_14_/E (EDFFX1TS)         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_14_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                       388.18


  Startpoint: s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps0_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_s_r_reg_0_/CK (EDFFX1TS)          0.00       0.00 r
  s2_br4_s_r_reg_0_/QN (EDFFX1TS)          0.97       0.97 f
  U1219/Y (INVX2TS)                        0.09       1.07 r
  U1378/Y (CLKAND2X2TS)                    0.25       1.31 r
  U2006/Y (AOI2BB1XLTS)                    0.07       1.39 f
  s3_ps0_r_reg_0_/D (DFFQX1TS)             0.00       1.39 f
  data arrival time                                   1.39

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps0_r_reg_0_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                       388.28


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  U841/Y (INVX2TS)                         0.08       0.41 f
  U1380/Y (NOR2XLTS)                       0.28       0.68 r
  s2_br4_pp_r_reg_12_/E (EDFFX1TS)         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_br4_pp_r_reg_12_/CK (EDFFX1TS)        0.00     390.00 r
  library setup time                      -0.94     389.06
  data required time                                389.06
  -----------------------------------------------------------
  data required time                                389.06
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       388.38


  Startpoint: s2_br4_s_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_s_r_reg_3_/CK (EDFFX1TS)          0.00       0.00 r
  s2_br4_s_r_reg_3_/Q (EDFFX1TS)           0.61       0.61 f
  U1375/Y (CLKAND2X2TS)                    0.25       0.85 f
  U1376/Y (AOI2BB1XLTS)                    0.36       1.21 f
  s3_ps1_r_reg_1_/D (DFFQX1TS)             0.00       1.21 f
  data arrival time                                   1.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_1_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                       388.45


  Startpoint: s2_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_ea_r_reg_5_/CK (DFFQX1TS)             0.00       0.00 r
  s2_ea_r_reg_5_/Q (DFFQX1TS)              0.70       0.70 f
  U2247/Y (AO22XLTS)                       0.47       1.16 f
  s2_ea_r_reg_5_/D (DFFQX1TS)              0.00       1.16 f
  data arrival time                                   1.16

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_r_reg_5_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                       388.50


  Startpoint: s2_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s2_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_eb_r_reg_5_/CK (DFFQX1TS)             0.00       0.00 r
  s2_eb_r_reg_5_/Q (DFFQX1TS)              0.70       0.70 f
  U2248/Y (AO22XLTS)                       0.47       1.16 f
  s2_eb_r_reg_5_/D (DFFQX1TS)              0.00       1.16 f
  data arrival time                                   1.16

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_eb_r_reg_5_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.16
  -----------------------------------------------------------
  slack (MET)                                       388.50


  Startpoint: s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_21_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_21_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_skip_r_reg_21_/D (EDFFX1TS)      0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_21_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_20_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_20_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_skip_r_reg_20_/D (EDFFX1TS)      0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_20_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_19_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_19_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_skip_r_reg_19_/D (EDFFX1TS)      0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_19_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_18_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_18_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_skip_r_reg_18_/D (EDFFX1TS)      0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_18_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_17_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_17_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_skip_r_reg_17_/D (EDFFX1TS)      0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_17_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_16_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_16_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_skip_r_reg_16_/D (EDFFX1TS)      0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_16_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_15_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_15_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_skip_r_reg_15_/D (EDFFX1TS)      0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_15_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_14_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_14_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_skip_r_reg_14_/D (EDFFX1TS)      0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_14_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_13_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_13_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_skip_r_reg_13_/D (EDFFX1TS)      0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_13_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_12_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_12_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_skip_r_reg_12_/D (EDFFX1TS)      0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_12_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_11_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_11_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_skip_r_reg_11_/D (EDFFX1TS)      0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_11_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_10_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_10_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_skip_r_reg_10_/D (EDFFX1TS)      0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_10_/CK (EDFFX1TS)     0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_9_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_9_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_skip_r_reg_9_/D (EDFFX1TS)       0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_9_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_8_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_8_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_skip_r_reg_8_/D (EDFFX1TS)       0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_8_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_7_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_7_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_skip_r_reg_7_/D (EDFFX1TS)       0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_7_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_6_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_6_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_skip_r_reg_6_/D (EDFFX1TS)       0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_6_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_5_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_5_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_skip_r_reg_5_/D (EDFFX1TS)       0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_5_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_4_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_4_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_skip_r_reg_4_/D (EDFFX1TS)       0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_4_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_3_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_3_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_skip_r_reg_3_/D (EDFFX1TS)       0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_3_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_2_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_2_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_skip_r_reg_2_/D (EDFFX1TS)       0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_2_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_1_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_1_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_skip_r_reg_1_/D (EDFFX1TS)       0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_1_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_skip_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_0_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_0_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_skip_r_reg_0_/D (EDFFX1TS)       0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_skip_r_reg_0_/CK (EDFFX1TS)      0.00     390.00 r
  library setup time                      -0.76     389.24
  data required time                                389.24
  -----------------------------------------------------------
  data required time                                389.24
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_addsubn_r_reg/CK (DFFQX1TS)           0.00       0.00 r
  s2_addsubn_r_reg/Q (DFFQX1TS)            0.74       0.74 f
  U1308/Y (INVX2TS)                        0.11       0.86 r
  U1416/Y (CLKBUFX2TS)                     0.19       1.05 r
  U1793/Y (INVX2TS)                        0.08       1.14 f
  s3_addsubn_r_reg/D (DFFQX1TS)            0.00       1.14 f
  data arrival time                                   1.14

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_addsubn_r_reg/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                       388.55


  Startpoint: s2_br4_pp_r_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ps1_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_pp_r_reg_36_/CK (EDFFX1TS)        0.00       0.00 r
  s2_br4_pp_r_reg_36_/Q (EDFFX1TS)         0.61       0.61 f
  U2013/Y (AOI2BB1XLTS)                    0.42       1.02 f
  s3_ps1_r_reg_0_/D (DFFQX1TS)             0.00       1.02 f
  data arrival time                                   1.02

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ps1_r_reg_0_/CK (DFFQX1TS)            0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -1.02
  -----------------------------------------------------------
  slack (MET)                                       388.64


  Startpoint: s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_rhs_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_addsubn_r_reg/CK (DFFQX1TS)           0.00       0.00 r
  s2_addsubn_r_reg/Q (DFFQX1TS)            0.65       0.65 r
  U1308/Y (INVX2TS)                        0.13       0.78 f
  U1408/Y (CLKBUFX2TS)                     0.21       0.99 f
  s3_rhs_r_reg_22_/D (DFFQX1TS)            0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_rhs_r_reg_22_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                       388.68


  Startpoint: s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_0_/Q (DFFQX1TS)          0.74       0.74 f
  U1615/Y (CLKINVX1TS)                     0.14       0.88 r
  U964/Y (INVX2TS)                         0.09       0.97 f
  s4_opcode_r_reg_0_/D (DFFQX1TS)          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_opcode_r_reg_0_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                       388.72


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_sub_eb_abs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  din_uni_a_exp[0] (in)                                   0.03       0.08 f
  U1175/Y (INVX2TS)                                       0.07       0.15 r
  U1176/Y (INVX2TS)                                       0.06       0.21 f
  U1371/Y (NOR2XLTS)                                      0.34       0.56 r
  U1372/Y (AOI21X1TS)                                     0.28       0.84 f
  U1373/Y (INVX2TS)                                       0.11       0.94 r
  s2_ea_sub_eb_abs_r_reg_0_/D (DFFQX1TS)                  0.00       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                 390.00     390.00
  clock network delay (ideal)                             0.00     390.00
  s2_ea_sub_eb_abs_r_reg_0_/CK (DFFQX1TS)                 0.00     390.00 r
  library setup time                                     -0.25     389.75
  data required time                                               389.75
  --------------------------------------------------------------------------
  data required time                                               389.75
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                      388.81


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  s2_ea_r_reg_2_/E (EDFFX1TS)              0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_r_reg_2_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                       388.82


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  s2_eb_r_reg_3_/E (EDFFX1TS)              0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_eb_r_reg_3_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                       388.82


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1216/Y (INVX2TS)                        0.12       0.33 r
  s2_eb_r_reg_0_/E (EDFFX1TS)              0.00       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_eb_r_reg_0_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.86     389.14
  data required time                                389.14
  -----------------------------------------------------------
  data required time                                389.14
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                       388.82


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1217/Y (INVX2TS)                        0.11       0.32 r
  s2_ea_r_reg_4_/E (EDFFX1TS)              0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_r_reg_4_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1217/Y (INVX2TS)                        0.11       0.32 r
  s2_ea_r_reg_1_/E (EDFFX1TS)              0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_r_reg_1_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1217/Y (INVX2TS)                        0.11       0.32 r
  s2_eb_r_reg_4_/E (EDFFX1TS)              0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_eb_r_reg_4_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1217/Y (INVX2TS)                        0.11       0.32 r
  s2_eb_r_reg_2_/E (EDFFX1TS)              0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_eb_r_reg_2_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1218/Y (INVX2TS)                        0.10       0.32 r
  s2_ea_r_reg_3_/E (EDFFX1TS)              0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_r_reg_3_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1218/Y (INVX2TS)                        0.10       0.32 r
  s2_ea_r_reg_0_/E (EDFFX1TS)              0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_r_reg_0_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  opcode[1] (in)                           0.05       0.10 r
  U1215/Y (INVX2TS)                        0.11       0.21 f
  U1218/Y (INVX2TS)                        0.10       0.32 r
  s2_eb_r_reg_1_/E (EDFFX1TS)              0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_eb_r_reg_1_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.85     389.15
  data required time                                389.15
  -----------------------------------------------------------
  data required time                                389.15
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       388.83


  Startpoint: s3_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s3_opcode_r_reg_1_/Q (DFFQX1TS)          0.72       0.72 f
  s4_opcode_r_reg_1_/D (DFFQX1TS)          0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.95


  Startpoint: s3_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_addsubn_r_reg/CK (DFFQX1TS)           0.00       0.00 r
  s3_addsubn_r_reg/Q (DFFQX1TS)            0.72       0.72 f
  s4_addsubn_r_reg/D (DFFQX1TS)            0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_addsubn_r_reg/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                       388.95


  Startpoint: s2_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s2_opcode_r_reg_0_/Q (DFFQX1TS)          0.70       0.70 f
  s3_opcode_r_reg_0_/D (DFFQX1TS)          0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_opcode_r_reg_0_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.97


  Startpoint: s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_1_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_1_/Q (DFFQX1TS)          0.70       0.70 f
  s5_opcode_r_reg_1_/D (DFFQX1TS)          0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_opcode_r_reg_1_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.97


  Startpoint: s2_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_ea_r_reg_5_/CK (DFFQX1TS)             0.00       0.00 r
  s2_ea_r_reg_5_/Q (DFFQX1TS)              0.70       0.70 f
  s3_ea_r_reg_5_/D (DFFQX1TS)              0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ea_r_reg_5_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s2_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_eb_r_reg_5_/CK (DFFQX1TS)             0.00       0.00 r
  s2_eb_r_reg_5_/Q (DFFQX1TS)              0.70       0.70 f
  s3_eb_r_reg_5_/D (DFFQX1TS)              0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_eb_r_reg_5_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_21_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_21_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_21_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_21_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_20_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_20_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_20_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_20_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_19_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_19_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_19_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_19_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_18_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_18_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_18_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_18_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_17_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_17_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_17_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_17_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_16_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_16_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_16_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_16_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_15_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_15_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_15_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_15_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_14_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_14_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_14_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_14_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_13_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_13_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_13_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_13_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_12_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_12_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_12_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_12_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_11_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_11_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_11_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_11_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_10_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_10_/Q (DFFQX1TS)           0.70       0.70 f
  s5_many_r_reg_10_/D (DFFQX1TS)           0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_10_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_9_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_9_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_r_reg_9_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_9_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_8_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_8_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_r_reg_8_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_8_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_7_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_7_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_r_reg_7_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_7_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_6_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_6_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_r_reg_6_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_6_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_5_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_5_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_r_reg_5_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_5_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_4_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_4_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_r_reg_4_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_4_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_3_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_3_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_r_reg_3_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_3_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_2_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_2_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_r_reg_2_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_2_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_1_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_1_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_r_reg_1_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_1_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_0_/CK (DFFQX1TS)           0.00       0.00 r
  s4_many_r_reg_0_/Q (DFFQX1TS)            0.70       0.70 f
  s5_many_r_reg_0_/D (DFFQX1TS)            0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_0_/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_opcode_r_reg_0_/CK (DFFQX1TS)         0.00       0.00 r
  s4_opcode_r_reg_0_/Q (DFFQX1TS)          0.69       0.69 f
  s5_opcode_r_reg_0_/D (DFFQX1TS)          0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_opcode_r_reg_0_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.33     389.67
  data required time                                389.67
  -----------------------------------------------------------
  data required time                                389.67
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                       388.98


  Startpoint: s2_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_sb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  s2_sb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  s3_sb_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_sb_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s2_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_sa_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  s2_sa_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  s3_sa_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_sa_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s2_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00       0.00 r
  s2_ea_gte_eb_r_reg/Q (DFFQX1TS)          0.68       0.68 f
  s3_ea_gte_eb_r_reg/D (DFFQX1TS)          0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_sb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  s3_sb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  s4_sb_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_sb_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_sa_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  s3_sa_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  s4_sa_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_sa_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_ea_r_reg_5_/CK (DFFQX1TS)             0.00       0.00 r
  s3_ea_r_reg_5_/Q (DFFQX1TS)              0.68       0.68 f
  s4_ea_r_reg_5_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_r_reg_5_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_ea_r_reg_4_/CK (DFFQX1TS)             0.00       0.00 r
  s3_ea_r_reg_4_/Q (DFFQX1TS)              0.68       0.68 f
  s4_ea_r_reg_4_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_r_reg_4_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_ea_r_reg_3_/CK (DFFQX1TS)             0.00       0.00 r
  s3_ea_r_reg_3_/Q (DFFQX1TS)              0.68       0.68 f
  s4_ea_r_reg_3_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_r_reg_3_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_ea_r_reg_2_/CK (DFFQX1TS)             0.00       0.00 r
  s3_ea_r_reg_2_/Q (DFFQX1TS)              0.68       0.68 f
  s4_ea_r_reg_2_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_r_reg_2_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_ea_r_reg_1_/CK (DFFQX1TS)             0.00       0.00 r
  s3_ea_r_reg_1_/Q (DFFQX1TS)              0.68       0.68 f
  s4_ea_r_reg_1_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_r_reg_1_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_ea_r_reg_0_/CK (DFFQX1TS)             0.00       0.00 r
  s3_ea_r_reg_0_/Q (DFFQX1TS)              0.68       0.68 f
  s4_ea_r_reg_0_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_r_reg_0_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_eb_r_reg_5_/CK (DFFQX1TS)             0.00       0.00 r
  s3_eb_r_reg_5_/Q (DFFQX1TS)              0.68       0.68 f
  s4_eb_r_reg_5_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_eb_r_reg_5_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_eb_r_reg_4_/CK (DFFQX1TS)             0.00       0.00 r
  s3_eb_r_reg_4_/Q (DFFQX1TS)              0.68       0.68 f
  s4_eb_r_reg_4_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_eb_r_reg_4_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_eb_r_reg_3_/CK (DFFQX1TS)             0.00       0.00 r
  s3_eb_r_reg_3_/Q (DFFQX1TS)              0.68       0.68 f
  s4_eb_r_reg_3_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_eb_r_reg_3_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_eb_r_reg_2_/CK (DFFQX1TS)             0.00       0.00 r
  s3_eb_r_reg_2_/Q (DFFQX1TS)              0.68       0.68 f
  s4_eb_r_reg_2_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_eb_r_reg_2_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_eb_r_reg_1_/CK (DFFQX1TS)             0.00       0.00 r
  s3_eb_r_reg_1_/Q (DFFQX1TS)              0.68       0.68 f
  s4_eb_r_reg_1_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_eb_r_reg_1_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_eb_r_reg_0_/CK (DFFQX1TS)             0.00       0.00 r
  s3_eb_r_reg_0_/Q (DFFQX1TS)              0.68       0.68 f
  s4_eb_r_reg_0_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_eb_r_reg_0_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s3_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s4_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s3_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00       0.00 r
  s3_ea_gte_eb_r_reg/Q (DFFQX1TS)          0.68       0.68 f
  s4_ea_gte_eb_r_reg/D (DFFQX1TS)          0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s4_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_sb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  s4_sb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  s5_sb_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_sb_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_many_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_many_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_many_r_reg_22_/CK (DFFQX1TS)          0.00       0.00 r
  s4_many_r_reg_22_/Q (DFFQX1TS)           0.68       0.68 f
  s5_many_r_reg_22_/D (DFFQX1TS)           0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_many_r_reg_22_/CK (DFFQX1TS)          0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_r_reg_5_/CK (DFFQX1TS)             0.00       0.00 r
  s4_ea_r_reg_5_/Q (DFFQX1TS)              0.68       0.68 f
  s5_ea_r_reg_5_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_r_reg_5_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_r_reg_4_/CK (DFFQX1TS)             0.00       0.00 r
  s4_ea_r_reg_4_/Q (DFFQX1TS)              0.68       0.68 f
  s5_ea_r_reg_4_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_r_reg_4_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_r_reg_3_/CK (DFFQX1TS)             0.00       0.00 r
  s4_ea_r_reg_3_/Q (DFFQX1TS)              0.68       0.68 f
  s5_ea_r_reg_3_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_r_reg_3_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_r_reg_2_/CK (DFFQX1TS)             0.00       0.00 r
  s4_ea_r_reg_2_/Q (DFFQX1TS)              0.68       0.68 f
  s5_ea_r_reg_2_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_r_reg_2_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_eb_r_reg_5_/CK (DFFQX1TS)             0.00       0.00 r
  s4_eb_r_reg_5_/Q (DFFQX1TS)              0.68       0.68 f
  s5_eb_r_reg_5_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_eb_r_reg_5_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_eb_r_reg_4_/CK (DFFQX1TS)             0.00       0.00 r
  s4_eb_r_reg_4_/Q (DFFQX1TS)              0.68       0.68 f
  s5_eb_r_reg_4_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_eb_r_reg_4_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_eb_r_reg_3_/CK (DFFQX1TS)             0.00       0.00 r
  s4_eb_r_reg_3_/Q (DFFQX1TS)              0.68       0.68 f
  s5_eb_r_reg_3_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_eb_r_reg_3_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_eb_r_reg_2_/CK (DFFQX1TS)             0.00       0.00 r
  s4_eb_r_reg_2_/Q (DFFQX1TS)              0.68       0.68 f
  s5_eb_r_reg_2_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_eb_r_reg_2_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_addsubn_r_reg/CK (DFFQX1TS)           0.00       0.00 r
  s4_addsubn_r_reg/Q (DFFQX1TS)            0.68       0.68 f
  s5_addsubn_r_reg/D (DFFQX1TS)            0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_addsubn_r_reg/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_sa_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  s4_sa_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  s5_sa_r_reg/D (DFFQX1TS)                 0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_sa_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_eb_r_reg_0_/CK (DFFQX1TS)             0.00       0.00 r
  s4_eb_r_reg_0_/Q (DFFQX1TS)              0.68       0.68 f
  s5_eb_r_reg_0_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_eb_r_reg_0_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00       0.00 r
  s4_ea_gte_eb_r_reg/Q (DFFQX1TS)          0.68       0.68 f
  s5_ea_gte_eb_r_reg/D (DFFQX1TS)          0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_gte_eb_r_reg/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_r_reg_0_/CK (DFFQX1TS)             0.00       0.00 r
  s4_ea_r_reg_0_/Q (DFFQX1TS)              0.68       0.68 f
  s5_ea_r_reg_0_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_r_reg_0_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_ea_r_reg_1_/CK (DFFQX1TS)             0.00       0.00 r
  s4_ea_r_reg_1_/Q (DFFQX1TS)              0.68       0.68 f
  s5_ea_r_reg_1_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_ea_r_reg_1_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: s4_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s5_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s4_eb_r_reg_1_/CK (DFFQX1TS)             0.00       0.00 r
  s4_eb_r_reg_1_/Q (DFFQX1TS)              0.68       0.68 f
  s5_eb_r_reg_1_/D (DFFQX1TS)              0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s5_eb_r_reg_1_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                       389.00


  Startpoint: din_uni_b_exp[0]
              (input port clocked by clk)
  Endpoint: s2_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[0] (in)                    0.03       0.08 f
  U1163/Y (INVX2TS)                        0.09       0.17 r
  U1164/Y (INVX2TS)                        0.07       0.23 f
  s2_eb_r_reg_0_/D (EDFFX1TS)              0.00       0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_eb_r_reg_0_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                       389.03


  Startpoint: din_uni_b_exp[4]
              (input port clocked by clk)
  Endpoint: s2_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[4] (in)                    0.03       0.08 f
  U1183/Y (INVX2TS)                        0.07       0.15 r
  U1184/Y (INVX2TS)                        0.07       0.22 f
  s2_eb_r_reg_4_/D (EDFFX1TS)              0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_eb_r_reg_4_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                       389.04


  Startpoint: din_uni_b_exp[3]
              (input port clocked by clk)
  Endpoint: s2_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[3] (in)                    0.03       0.08 f
  U1179/Y (INVX2TS)                        0.07       0.15 r
  U1180/Y (INVX2TS)                        0.07       0.21 f
  s2_eb_r_reg_3_/D (EDFFX1TS)              0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_eb_r_reg_3_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.04


  Startpoint: din_uni_b_exp[1]
              (input port clocked by clk)
  Endpoint: s2_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[1] (in)                    0.03       0.08 f
  U1177/Y (INVX2TS)                        0.07       0.15 r
  U1178/Y (INVX2TS)                        0.07       0.21 f
  s2_eb_r_reg_1_/D (EDFFX1TS)              0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_eb_r_reg_1_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.04


  Startpoint: din_uni_b_exp[2]
              (input port clocked by clk)
  Endpoint: s2_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_exp[2] (in)                    0.03       0.08 f
  U1181/Y (INVX2TS)                        0.07       0.15 r
  U1182/Y (INVX2TS)                        0.06       0.21 f
  s2_eb_r_reg_2_/D (EDFFX1TS)              0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_eb_r_reg_2_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.05


  Startpoint: din_uni_a_exp[0]
              (input port clocked by clk)
  Endpoint: s2_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[0] (in)                    0.03       0.08 f
  U1175/Y (INVX2TS)                        0.07       0.15 r
  U1176/Y (INVX2TS)                        0.06       0.21 f
  s2_ea_r_reg_0_/D (EDFFX1TS)              0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_r_reg_0_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                       389.05


  Startpoint: s2_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_ea_r_reg_4_/CK (EDFFX1TS)             0.00       0.00 r
  s2_ea_r_reg_4_/Q (EDFFX1TS)              0.56       0.56 f
  s3_ea_r_reg_4_/D (DFFQX1TS)              0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ea_r_reg_4_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_ea_r_reg_3_/CK (EDFFX1TS)             0.00       0.00 r
  s2_ea_r_reg_3_/Q (EDFFX1TS)              0.56       0.56 f
  s3_ea_r_reg_3_/D (DFFQX1TS)              0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ea_r_reg_3_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_ea_r_reg_2_/CK (EDFFX1TS)             0.00       0.00 r
  s2_ea_r_reg_2_/Q (EDFFX1TS)              0.56       0.56 f
  s3_ea_r_reg_2_/D (DFFQX1TS)              0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ea_r_reg_2_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_ea_r_reg_1_/CK (EDFFX1TS)             0.00       0.00 r
  s2_ea_r_reg_1_/Q (EDFFX1TS)              0.56       0.56 f
  s3_ea_r_reg_1_/D (DFFQX1TS)              0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ea_r_reg_1_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_ea_r_reg_0_/CK (EDFFX1TS)             0.00       0.00 r
  s2_ea_r_reg_0_/Q (EDFFX1TS)              0.56       0.56 f
  s3_ea_r_reg_0_/D (DFFQX1TS)              0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_ea_r_reg_0_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_eb_r_reg_4_/CK (EDFFX1TS)             0.00       0.00 r
  s2_eb_r_reg_4_/Q (EDFFX1TS)              0.56       0.56 f
  s3_eb_r_reg_4_/D (DFFQX1TS)              0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_eb_r_reg_4_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_eb_r_reg_3_/CK (EDFFX1TS)             0.00       0.00 r
  s2_eb_r_reg_3_/Q (EDFFX1TS)              0.56       0.56 f
  s3_eb_r_reg_3_/D (DFFQX1TS)              0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_eb_r_reg_3_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_eb_r_reg_2_/CK (EDFFX1TS)             0.00       0.00 r
  s2_eb_r_reg_2_/Q (EDFFX1TS)              0.56       0.56 f
  s3_eb_r_reg_2_/D (DFFQX1TS)              0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_eb_r_reg_2_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_eb_r_reg_1_/CK (EDFFX1TS)             0.00       0.00 r
  s2_eb_r_reg_1_/Q (EDFFX1TS)              0.56       0.56 f
  s3_eb_r_reg_1_/D (DFFQX1TS)              0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_eb_r_reg_1_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_eb_r_reg_0_/CK (EDFFX1TS)             0.00       0.00 r
  s2_eb_r_reg_0_/Q (EDFFX1TS)              0.56       0.56 f
  s3_eb_r_reg_0_/D (DFFQX1TS)              0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_eb_r_reg_0_/CK (DFFQX1TS)             0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s3_s2_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  s2_br4_s_r_reg_2_/CK (EDFFX1TS)          0.00       0.00 r
  s2_br4_s_r_reg_2_/Q (EDFFX1TS)           0.56       0.56 f
  s3_s2_r_reg/D (DFFQX1TS)                 0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s3_s2_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                       389.10


  Startpoint: din_uni_a_exp[2]
              (input port clocked by clk)
  Endpoint: s2_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[2] (in)                    0.03       0.08 f
  s2_ea_r_reg_2_/D (EDFFX1TS)              0.00       0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_r_reg_2_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.75     389.25
  data required time                                389.25
  -----------------------------------------------------------
  data required time                                389.25
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (MET)                                       389.17


  Startpoint: din_uni_a_exp[4]
              (input port clocked by clk)
  Endpoint: s2_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[4] (in)                    0.02       0.07 f
  s2_ea_r_reg_4_/D (EDFFX1TS)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_r_reg_4_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.18


  Startpoint: din_uni_a_exp[3]
              (input port clocked by clk)
  Endpoint: s2_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[3] (in)                    0.02       0.07 f
  s2_ea_r_reg_3_/D (EDFFX1TS)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_r_reg_3_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.18


  Startpoint: din_uni_a_exp[1]
              (input port clocked by clk)
  Endpoint: s2_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_exp[1] (in)                    0.02       0.07 f
  s2_ea_r_reg_1_/D (EDFFX1TS)              0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_ea_r_reg_1_/CK (EDFFX1TS)             0.00     390.00 r
  library setup time                      -0.74     389.26
  data required time                                389.26
  -----------------------------------------------------------
  data required time                                389.26
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.18


  Startpoint: din_uni_a_sgn
              (input port clocked by clk)
  Endpoint: s2_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  din_uni_a_sgn (in)                       0.04       0.09 r
  U2224/Y (XNOR2X1TS)                      0.23       0.32 f
  s2_addsubn_r_reg/D (DFFQX1TS)            0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_addsubn_r_reg/CK (DFFQX1TS)           0.00     390.00 r
  library setup time                      -0.34     389.66
  data required time                                389.66
  -----------------------------------------------------------
  data required time                                389.66
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                       389.34


  Startpoint: opcode[1] (input port clocked by clk)
  Endpoint: s2_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  opcode[1] (in)                           0.03       0.08 f
  s2_opcode_r_reg_1_/D (DFFQX1TS)          0.00       0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_opcode_r_reg_1_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (MET)                                       389.59


  Startpoint: opcode[0] (input port clocked by clk)
  Endpoint: s2_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  opcode[0] (in)                           0.03       0.08 f
  s2_opcode_r_reg_0_/D (DFFQX1TS)          0.00       0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_opcode_r_reg_0_/CK (DFFQX1TS)         0.00     390.00 r
  library setup time                      -0.32     389.68
  data required time                                389.68
  -----------------------------------------------------------
  data required time                                389.68
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (MET)                                       389.60


  Startpoint: din_uni_b_sgn
              (input port clocked by clk)
  Endpoint: s2_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_b_sgn (in)                       0.03       0.08 f
  s2_sb_r_reg/D (DFFQX1TS)                 0.00       0.08 f
  data arrival time                                   0.08

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_sb_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -0.08
  -----------------------------------------------------------
  slack (MET)                                       389.61


  Startpoint: din_uni_a_sgn
              (input port clocked by clk)
  Endpoint: s2_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  din_uni_a_sgn (in)                       0.02       0.07 f
  s2_sa_r_reg/D (DFFQX1TS)                 0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                  390.00     390.00
  clock network delay (ideal)              0.00     390.00
  s2_sa_r_reg/CK (DFFQX1TS)                0.00     390.00 r
  library setup time                      -0.31     389.69
  data required time                                389.69
  -----------------------------------------------------------
  data required time                                389.69
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (MET)                                       389.61


1
