Timing Analyzer report for de0_nano
Mon Nov 04 16:24:04 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'virtual_clock:vclock|virt_clk'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'virtual_clock:vclock|virt_clk'
 16. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 17. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 26. Slow 1200mV 0C Model Setup: 'virtual_clock:vclock|virt_clk'
 27. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 28. Slow 1200mV 0C Model Hold: 'virtual_clock:vclock|virt_clk'
 29. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 30. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 38. Fast 1200mV 0C Model Setup: 'virtual_clock:vclock|virt_clk'
 39. Fast 1200mV 0C Model Hold: 'virtual_clock:vclock|virt_clk'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 42. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; de0_nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.7%      ;
;     Processors 3-16        ;   1.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; CLOCK_50                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                      ;
; virtual_clock:vclock|virt_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { virtual_clock:vclock|virt_clk } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                  ;
+------------+-----------------+-------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note ;
+------------+-----------------+-------------------------------+------+
; 233.59 MHz ; 233.59 MHz      ; CLOCK_50                      ;      ;
; 390.78 MHz ; 390.78 MHz      ; virtual_clock:vclock|virt_clk ;      ;
+------------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -3.281 ; -394.896      ;
; virtual_clock:vclock|virt_clk ; -1.559 ; -11.459       ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                    ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; CLOCK_50                      ; 0.320 ; 0.000         ;
; virtual_clock:vclock|virt_clk ; 0.357 ; 0.000         ;
+-------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.199 ; -19.588            ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 0.924 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -3.000 ; -204.000      ;
; virtual_clock:vclock|virt_clk ; -1.000 ; -14.000       ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                              ;
+--------+-------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.281 ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; de0nano_adc:adc|spi_master:spi_driver|count[31]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.214      ;
; -3.265 ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; de0nano_adc:adc|spi_master:spi_driver|count[31]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.198      ;
; -3.264 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.193      ;
; -3.264 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.193      ;
; -3.264 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.193      ;
; -3.264 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.193      ;
; -3.264 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.193      ;
; -3.264 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.193      ;
; -3.264 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.193      ;
; -3.264 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.193      ;
; -3.264 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.193      ;
; -3.264 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.193      ;
; -3.261 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.190      ;
; -3.261 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.190      ;
; -3.261 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.190      ;
; -3.261 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.190      ;
; -3.261 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.190      ;
; -3.261 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.190      ;
; -3.261 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.190      ;
; -3.261 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.190      ;
; -3.261 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.190      ;
; -3.261 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.190      ;
; -3.209 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.138      ;
; -3.209 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.138      ;
; -3.209 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.138      ;
; -3.209 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.138      ;
; -3.209 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.138      ;
; -3.209 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.138      ;
; -3.206 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.135      ;
; -3.206 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.135      ;
; -3.206 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.135      ;
; -3.206 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.135      ;
; -3.206 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.135      ;
; -3.206 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.135      ;
; -3.181 ; de0nano_adc:adc|spi_master:spi_driver|count[1]  ; de0nano_adc:adc|spi_master:spi_driver|count[31]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.114      ;
; -3.180 ; de0nano_adc:adc|spi_master:spi_driver|count[4]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.109      ;
; -3.180 ; de0nano_adc:adc|spi_master:spi_driver|count[4]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.109      ;
; -3.180 ; de0nano_adc:adc|spi_master:spi_driver|count[4]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.109      ;
; -3.180 ; de0nano_adc:adc|spi_master:spi_driver|count[4]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.109      ;
; -3.180 ; de0nano_adc:adc|spi_master:spi_driver|count[4]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.109      ;
; -3.180 ; de0nano_adc:adc|spi_master:spi_driver|count[4]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.109      ;
; -3.180 ; de0nano_adc:adc|spi_master:spi_driver|count[4]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.109      ;
; -3.180 ; de0nano_adc:adc|spi_master:spi_driver|count[4]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.109      ;
; -3.180 ; de0nano_adc:adc|spi_master:spi_driver|count[4]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.109      ;
; -3.180 ; de0nano_adc:adc|spi_master:spi_driver|count[4]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.109      ;
; -3.179 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.108      ;
; -3.179 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.108      ;
; -3.179 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.108      ;
; -3.179 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.108      ;
; -3.179 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.108      ;
; -3.179 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.108      ;
; -3.179 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.108      ;
; -3.179 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.108      ;
; -3.179 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.108      ;
; -3.179 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.108      ;
; -3.164 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.093      ;
; -3.164 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.093      ;
; -3.164 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.093      ;
; -3.164 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.093      ;
; -3.164 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.093      ;
; -3.164 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.093      ;
; -3.164 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.093      ;
; -3.164 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.093      ;
; -3.164 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.093      ;
; -3.164 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.093      ;
; -3.158 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.087      ;
; -3.158 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.087      ;
; -3.158 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.087      ;
; -3.158 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.087      ;
; -3.158 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.087      ;
; -3.158 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.087      ;
; -3.158 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.087      ;
; -3.158 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.087      ;
; -3.158 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.087      ;
; -3.158 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.087      ;
; -3.149 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.078      ;
; -3.149 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.078      ;
; -3.149 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.078      ;
; -3.149 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.078      ;
; -3.149 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.078      ;
; -3.149 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.078      ;
; -3.149 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.078      ;
; -3.149 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.078      ;
; -3.149 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.078      ;
; -3.149 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.078      ;
; -3.143 ; de0nano_adc:adc|spi_master:spi_driver|count[5]  ; de0nano_adc:adc|spi_master:spi_driver|count[31]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.076      ;
; -3.143 ; de0nano_adc:adc|spi_master:spi_driver|count[31] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.072      ;
; -3.143 ; de0nano_adc:adc|spi_master:spi_driver|count[31] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.072      ;
; -3.143 ; de0nano_adc:adc|spi_master:spi_driver|count[31] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.072      ;
; -3.143 ; de0nano_adc:adc|spi_master:spi_driver|count[31] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.072      ;
; -3.143 ; de0nano_adc:adc|spi_master:spi_driver|count[31] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.072      ;
; -3.143 ; de0nano_adc:adc|spi_master:spi_driver|count[31] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.072      ;
; -3.143 ; de0nano_adc:adc|spi_master:spi_driver|count[31] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.072      ;
; -3.143 ; de0nano_adc:adc|spi_master:spi_driver|count[31] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.072      ;
; -3.143 ; de0nano_adc:adc|spi_master:spi_driver|count[31] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.072      ;
; -3.143 ; de0nano_adc:adc|spi_master:spi_driver|count[31] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.072      ;
; -3.140 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.069      ;
; -3.140 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.069      ;
; -3.140 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.069      ;
; -3.140 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.069      ;
+--------+-------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virtual_clock:vclock|virt_clk'                                                                                                                                    ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.559 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.491      ;
; -1.406 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.338      ;
; -1.385 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.317      ;
; -1.348 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.278      ;
; -1.343 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.277      ;
; -1.343 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.277      ;
; -1.330 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.260      ;
; -1.319 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.249      ;
; -1.229 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.161      ;
; -1.221 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.065     ; 2.151      ;
; -1.210 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.142      ;
; -1.178 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.112      ;
; -1.178 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.112      ;
; -1.171 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.105      ;
; -1.169 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.103      ;
; -1.144 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.059     ; 2.080      ;
; -1.126 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.059     ; 2.062      ;
; -1.109 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.041      ;
; -1.079 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.059     ; 2.015      ;
; -1.067 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 2.001      ;
; -1.066 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.998      ;
; -1.061 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.995      ;
; -1.057 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.991      ;
; -1.050 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.984      ;
; -1.048 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.982      ;
; -1.042 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.976      ;
; -1.040 ; de0nano_adc:adc|reset                 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.972      ;
; -0.993 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.059     ; 1.929      ;
; -0.948 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.880      ;
; -0.948 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.880      ;
; -0.947 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.881      ;
; -0.941 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.875      ;
; -0.935 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.869      ;
; -0.930 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.862      ;
; -0.930 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.862      ;
; -0.924 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.858      ;
; -0.908 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.840      ;
; -0.902 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.834      ;
; -0.870 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.059     ; 1.806      ;
; -0.827 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.761      ;
; -0.821 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.755      ;
; -0.821 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.753      ;
; -0.821 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.753      ;
; -0.769 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.059     ; 1.705      ;
; -0.703 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.636      ;
; -0.702 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.635      ;
; -0.661 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.594      ;
; -0.660 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.593      ;
; -0.658 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.591      ;
; -0.600 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 1.531      ;
; -0.600 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 1.531      ;
; -0.600 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 1.531      ;
; -0.600 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 1.531      ;
; -0.600 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 1.531      ;
; -0.600 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.064     ; 1.531      ;
; -0.563 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.061     ; 1.497      ;
; -0.548 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.480      ;
; -0.487 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.420      ;
; -0.486 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.419      ;
; -0.484 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.417      ;
; -0.384 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.317      ;
; -0.371 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.304      ;
; -0.370 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.303      ;
; -0.370 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.303      ;
; -0.352 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.285      ;
; -0.351 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.284      ;
; -0.351 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.284      ;
; -0.347 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.280      ;
; -0.346 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.279      ;
; -0.343 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.275      ;
; -0.343 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.275      ;
; -0.343 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.275      ;
; -0.292 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.225      ;
; -0.291 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.224      ;
; -0.251 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.184      ;
; -0.250 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.183      ;
; -0.250 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.183      ;
; -0.249 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.182      ;
; -0.248 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.181      ;
; -0.196 ; adc_run                               ; de0nano_adc:adc|state.execute~reg0    ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; 0.323      ; 1.504      ;
; -0.084 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.017      ;
; -0.083 ; adc_run                               ; de0nano_adc:adc|state.ready~reg0      ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; 0.321      ; 1.389      ;
; -0.077 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.010      ;
; -0.074 ; adc_run                               ; de0nano_adc:adc|state.initialize~reg0 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; 0.323      ; 1.382      ;
; -0.049 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 0.982      ;
; -0.034 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 0.966      ;
; -0.023 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 0.956      ;
; 0.068  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 0.865      ;
; 0.207  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 0.725      ;
; 0.211  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 0.721      ;
; 0.273  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 0.659      ;
; 0.273  ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 0.659      ;
; 0.274  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 0.659      ;
; 0.295  ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 0.637      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.320 ; virtual_clock:vclock|virt_clk                             ; virtual_clock:vclock|virt_clk                             ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 2.170      ; 2.876      ;
; 0.343 ; de0nano_adc:adc|spi_master:spi_driver|sclk                ; de0nano_adc:adc|spi_master:spi_driver|sclk                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; de0nano_adc:adc|spi_master:spi_driver|mosi~en             ; de0nano_adc:adc|spi_master:spi_driver|mosi~en             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; de0nano_adc:adc|spi_master:spi_driver|assert_data         ; de0nano_adc:adc|spi_master:spi_driver|assert_data         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.357 ; virtual_clock:vclock|vclk_cnt[2]                          ; virtual_clock:vclock|vclk_cnt[2]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; virtual_clock:vclock|vclk_cnt[4]                          ; virtual_clock:vclock|vclk_cnt[4]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; virtual_clock:vclock|vclk_cnt[1]                          ; virtual_clock:vclock|vclk_cnt[1]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[0]                                ; mcp4725_dac:dac|data_wr[0]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[7]                                ; mcp4725_dac:dac|data_wr[7]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[4]                                ; mcp4725_dac:dac|data_wr[4]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[5]                                ; mcp4725_dac:dac|data_wr[5]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[6]                                ; mcp4725_dac:dac|data_wr[6]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|state.ST_WR_1                             ; mcp4725_dac:dac|state.ST_WR_1                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|state.ST_WR_2                             ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready    ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena        ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch        ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]        ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_run                                                   ; adc_run                                                   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; virtual_clock:vclock|vclk_cnt[0]                          ; virtual_clock:vclock|vclk_cnt[0]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[15]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[15]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; mcp4725_dac:dac|data_buffer[11]                           ; mcp4725_dac:dac|data_wr[3]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.592      ;
; 0.376 ; mcp4725_dac:dac|data_buffer[9]                            ; mcp4725_dac:dac|data_wr[1]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.594      ;
; 0.378 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.598      ;
; 0.379 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[13]       ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[14]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.599      ;
; 0.380 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[13]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[13]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[12]       ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[13]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[12]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[12]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.601      ;
; 0.381 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.601      ;
; 0.384 ; mcp4725_dac:dac|state.ST_WR_2                             ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.603      ;
; 0.387 ; mcp4725_dac:dac|state.ST_WR_2                             ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.606      ;
; 0.393 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.613      ;
; 0.393 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.402 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[5]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[5]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.636      ;
; 0.405 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.624      ;
; 0.414 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[15]         ; data_out[11]~reg0                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.415      ; 0.986      ;
; 0.415 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[12]         ; data_out[8]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.415      ; 0.987      ;
; 0.429 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11]         ; data_out[7]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.415      ; 1.001      ;
; 0.453 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[13]         ; data_out[9]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.415      ; 1.025      ;
; 0.458 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[14]         ; data_out[10]~reg0                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.415      ; 1.030      ;
; 0.462 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]          ; temp_DATA[9]                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.384      ; 1.003      ;
; 0.464 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]          ; temp_DATA[8]                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.384      ; 1.005      ;
; 0.468 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]          ; temp_DATA[10]                                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.384      ; 1.009      ;
; 0.479 ; mcp4725_dac:dac|data_buffer[3]                            ; mcp4725_dac:dac|data_wr[3]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.697      ;
; 0.481 ; mcp4725_dac:dac|data_buffer[1]                            ; mcp4725_dac:dac|data_wr[1]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.699      ;
; 0.500 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start    ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.719      ;
; 0.501 ; mcp4725_dac:dac|state.ST_START                            ; mcp4725_dac:dac|ena                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.720      ;
; 0.514 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.733      ;
; 0.523 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[14]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[14]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.743      ;
; 0.524 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[14]       ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[15]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.744      ;
; 0.524 ; mcp4725_dac:dac|data_wr[0]                                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[0]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]       ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.744      ;
; 0.538 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk_prev  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.757      ;
; 0.551 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.785      ;
; 0.551 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.785      ;
; 0.552 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]          ; temp_DATA[5]                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.384      ; 1.093      ;
; 0.554 ; mcp4725_dac:dac|data_buffer[10]                           ; mcp4725_dac:dac|data_wr[2]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.788      ;
; 0.556 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.790      ;
; 0.558 ; mcp4725_dac:dac|data_buffer[2]                            ; mcp4725_dac:dac|data_wr[2]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.061      ; 0.776      ;
; 0.567 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]          ; temp_DATA[3]                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.384      ; 1.108      ;
; 0.567 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.787      ;
; 0.567 ; virtual_clock:vclock|vclk_cnt[0]                          ; virtual_clock:vclock|vclk_cnt[2]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.787      ;
; 0.571 ; virtual_clock:vclock|vclk_cnt[0]                          ; virtual_clock:vclock|vclk_cnt[1]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.791      ;
; 0.574 ; virtual_clock:vclock|vclk_cnt[0]                          ; virtual_clock:vclock|vclk_cnt[4]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.794      ;
; 0.577 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.796      ;
; 0.583 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]          ; data_out[0]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.415      ; 1.155      ;
; 0.584 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]          ; data_out[4]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.415      ; 1.156      ;
; 0.586 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]          ; data_out[3]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.415      ; 1.158      ;
; 0.587 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.806      ;
; 0.591 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready    ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.811      ;
; 0.593 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.813      ;
; 0.594 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.828      ;
; 0.595 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.814      ;
; 0.599 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.818      ;
; 0.603 ; de0nano_adc:adc|spi_master:spi_driver|state               ; de0nano_adc:adc|spi_master:spi_driver|sclk                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.837      ;
; 0.603 ; mcp4725_dac:dac|state.ST_WR_1                             ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.822      ;
; 0.606 ; mcp4725_dac:dac|state.ST_STOP                             ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.825      ;
; 0.615 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.834      ;
; 0.620 ; mcp4725_dac:dac|state.ST_IDLE                             ; mcp4725_dac:dac|state.ST_START                            ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.839      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virtual_clock:vclock|virt_clk'                                                                                                                                    ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.357 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.580      ;
; 0.392 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.612      ;
; 0.393 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.613      ;
; 0.507 ; adc_run                               ; de0nano_adc:adc|state.initialize~reg0 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.528      ; 1.222      ;
; 0.543 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.762      ;
; 0.568 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; adc_run                               ; de0nano_adc:adc|state.ready~reg0      ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.526      ; 1.282      ;
; 0.581 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.801      ;
; 0.583 ; adc_run                               ; de0nano_adc:adc|state.execute~reg0    ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.528      ; 1.298      ;
; 0.612 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.831      ;
; 0.639 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.858      ;
; 0.640 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.859      ;
; 0.730 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 0.949      ;
; 0.833 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.053      ;
; 0.841 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.061      ;
; 0.864 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.083      ;
; 0.865 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.084      ;
; 0.865 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.084      ;
; 0.866 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.085      ;
; 0.866 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.085      ;
; 0.932 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.151      ;
; 0.932 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.151      ;
; 0.935 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.154      ;
; 0.961 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.180      ;
; 0.962 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.181      ;
; 0.963 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.182      ;
; 0.968 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.187      ;
; 0.969 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.188      ;
; 0.970 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.189      ;
; 1.047 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.266      ;
; 1.059 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.066      ; 1.282      ;
; 1.067 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.065      ; 1.289      ;
; 1.071 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.291      ;
; 1.072 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.292      ;
; 1.072 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.292      ;
; 1.072 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.292      ;
; 1.167 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.065      ; 1.389      ;
; 1.245 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.464      ;
; 1.246 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.465      ;
; 1.275 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.066      ; 1.498      ;
; 1.283 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.066      ; 1.506      ;
; 1.311 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.065      ; 1.533      ;
; 1.323 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.066      ; 1.546      ;
; 1.347 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.565      ;
; 1.347 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.565      ;
; 1.347 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.565      ;
; 1.347 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.565      ;
; 1.347 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.565      ;
; 1.347 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.565      ;
; 1.360 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.580      ;
; 1.364 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.584      ;
; 1.394 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.614      ;
; 1.394 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.614      ;
; 1.398 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.618      ;
; 1.413 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.633      ;
; 1.417 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.637      ;
; 1.433 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.066      ; 1.656      ;
; 1.450 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.066      ; 1.673      ;
; 1.468 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.065      ; 1.690      ;
; 1.507 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.065      ; 1.729      ;
; 1.509 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.730      ;
; 1.519 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.740      ;
; 1.520 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.739      ;
; 1.557 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.065      ; 1.779      ;
; 1.574 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.065      ; 1.796      ;
; 1.606 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.827      ;
; 1.613 ; de0nano_adc:adc|reset                 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.833      ;
; 1.613 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.834      ;
; 1.616 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.837      ;
; 1.618 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.839      ;
; 1.623 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.844      ;
; 1.628 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.849      ;
; 1.629 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.849      ;
; 1.693 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.914      ;
; 1.697 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.918      ;
; 1.715 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.934      ;
; 1.715 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.936      ;
; 1.717 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.935      ;
; 1.719 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.064      ; 1.940      ;
; 1.738 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 1.957      ;
; 1.751 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.969      ;
; 1.756 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.974      ;
; 1.770 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.061      ; 1.988      ;
; 1.812 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 2.031      ;
; 1.819 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 2.038      ;
; 1.865 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.062      ; 2.084      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                           ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -1.199 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.520     ; 1.664      ;
; -1.199 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.520     ; 1.664      ;
; -1.199 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.520     ; 1.664      ;
; -1.199 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.520     ; 1.664      ;
; -1.199 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.520     ; 1.664      ;
; -1.199 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.520     ; 1.664      ;
; -1.037 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[15] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.518     ; 1.504      ;
; -1.037 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[14] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.518     ; 1.504      ;
; -1.037 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[13] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.518     ; 1.504      ;
; -1.037 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[12] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.518     ; 1.504      ;
; -1.037 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.518     ; 1.504      ;
; -1.037 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.518     ; 1.504      ;
; -1.037 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.518     ; 1.504      ;
; -1.037 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.518     ; 1.504      ;
; -1.037 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.518     ; 1.504      ;
; -1.037 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.518     ; 1.504      ;
; -0.506 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|busy        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.166     ; 1.325      ;
; -0.506 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.166     ; 1.325      ;
; -0.506 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.166     ; 1.325      ;
; -0.506 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|state       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.166     ; 1.325      ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                           ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.924 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|busy        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.054      ; 1.165      ;
; 0.924 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.054      ; 1.165      ;
; 0.924 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.054      ; 1.165      ;
; 0.924 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|state       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.054      ; 1.165      ;
; 1.467 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[15] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.312     ; 1.342      ;
; 1.467 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[14] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.312     ; 1.342      ;
; 1.467 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[13] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.312     ; 1.342      ;
; 1.467 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[12] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.312     ; 1.342      ;
; 1.467 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.312     ; 1.342      ;
; 1.467 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.312     ; 1.342      ;
; 1.467 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.312     ; 1.342      ;
; 1.467 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.312     ; 1.342      ;
; 1.467 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.312     ; 1.342      ;
; 1.467 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.312     ; 1.342      ;
; 1.650 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.315     ; 1.522      ;
; 1.650 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.315     ; 1.522      ;
; 1.650 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.315     ; 1.522      ;
; 1.650 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.315     ; 1.522      ;
; 1.650 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.315     ; 1.522      ;
; 1.650 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.315     ; 1.522      ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.433 ns




+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                            ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                                          ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
; 257.67 MHz ; 250.0 MHz       ; CLOCK_50                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 438.4 MHz  ; 438.4 MHz       ; virtual_clock:vclock|virt_clk ;                                                               ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -2.881 ; -335.509      ;
; virtual_clock:vclock|virt_clk ; -1.281 ; -8.813        ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                     ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; CLOCK_50                      ; 0.299 ; 0.000         ;
; virtual_clock:vclock|virt_clk ; 0.312 ; 0.000         ;
+-------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.972 ; -15.306           ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.829 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -3.000 ; -204.000      ;
; virtual_clock:vclock|virt_clk ; -1.000 ; -14.000       ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                               ;
+--------+-------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.881 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.817      ;
; -2.881 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.817      ;
; -2.881 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.817      ;
; -2.881 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.817      ;
; -2.881 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.817      ;
; -2.881 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.817      ;
; -2.881 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.817      ;
; -2.881 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.817      ;
; -2.881 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.817      ;
; -2.881 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.817      ;
; -2.873 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.809      ;
; -2.873 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.809      ;
; -2.873 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.809      ;
; -2.873 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.809      ;
; -2.873 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.809      ;
; -2.873 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.809      ;
; -2.873 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.809      ;
; -2.873 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.809      ;
; -2.873 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.809      ;
; -2.873 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.809      ;
; -2.834 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.770      ;
; -2.834 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.770      ;
; -2.834 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.770      ;
; -2.834 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.770      ;
; -2.834 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.770      ;
; -2.834 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.770      ;
; -2.834 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.770      ;
; -2.834 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.770      ;
; -2.834 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.770      ;
; -2.834 ; de0nano_adc:adc|spi_master:spi_driver|count[22] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.770      ;
; -2.814 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.750      ;
; -2.814 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.750      ;
; -2.814 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.750      ;
; -2.814 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.750      ;
; -2.814 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.750      ;
; -2.814 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.750      ;
; -2.814 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.750      ;
; -2.814 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.750      ;
; -2.814 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.750      ;
; -2.814 ; de0nano_adc:adc|spi_master:spi_driver|count[19] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.750      ;
; -2.806 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.742      ;
; -2.806 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.742      ;
; -2.806 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.742      ;
; -2.806 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.742      ;
; -2.806 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.742      ;
; -2.806 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.742      ;
; -2.806 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.742      ;
; -2.806 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.742      ;
; -2.806 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.742      ;
; -2.806 ; de0nano_adc:adc|spi_master:spi_driver|count[16] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.742      ;
; -2.801 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.737      ;
; -2.801 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.737      ;
; -2.801 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.737      ;
; -2.801 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.737      ;
; -2.801 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.737      ;
; -2.801 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.737      ;
; -2.801 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.737      ;
; -2.801 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.737      ;
; -2.801 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.737      ;
; -2.801 ; de0nano_adc:adc|spi_master:spi_driver|count[21] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.737      ;
; -2.792 ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; de0nano_adc:adc|spi_master:spi_driver|count[31]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.732      ;
; -2.790 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.726      ;
; -2.790 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.726      ;
; -2.790 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.726      ;
; -2.790 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.726      ;
; -2.790 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.726      ;
; -2.790 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.726      ;
; -2.790 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.726      ;
; -2.790 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.726      ;
; -2.790 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.726      ;
; -2.790 ; de0nano_adc:adc|spi_master:spi_driver|count[18] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.726      ;
; -2.786 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.722      ;
; -2.786 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.722      ;
; -2.786 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.722      ;
; -2.786 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.722      ;
; -2.786 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.722      ;
; -2.786 ; de0nano_adc:adc|spi_master:spi_driver|count[13] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.722      ;
; -2.778 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.714      ;
; -2.778 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.714      ;
; -2.778 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.714      ;
; -2.778 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.714      ;
; -2.778 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.714      ;
; -2.778 ; de0nano_adc:adc|spi_master:spi_driver|count[14] ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.714      ;
; -2.772 ; de0nano_adc:adc|spi_master:spi_driver|count[0]  ; de0nano_adc:adc|spi_master:spi_driver|count[31]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.712      ;
; -2.758 ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.694      ;
; -2.758 ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.694      ;
; -2.758 ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.694      ;
; -2.758 ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.694      ;
; -2.758 ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.694      ;
; -2.758 ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.694      ;
; -2.758 ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.694      ;
; -2.758 ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.694      ;
; -2.758 ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.694      ;
; -2.758 ; de0nano_adc:adc|spi_master:spi_driver|count[2]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.694      ;
; -2.757 ; de0nano_adc:adc|spi_master:spi_driver|count[3]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.693      ;
; -2.757 ; de0nano_adc:adc|spi_master:spi_driver|count[3]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.693      ;
; -2.757 ; de0nano_adc:adc|spi_master:spi_driver|count[3]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.693      ;
; -2.757 ; de0nano_adc:adc|spi_master:spi_driver|count[3]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.693      ;
; -2.757 ; de0nano_adc:adc|spi_master:spi_driver|count[3]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.693      ;
; -2.757 ; de0nano_adc:adc|spi_master:spi_driver|count[3]  ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.693      ;
+--------+-------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virtual_clock:vclock|virt_clk'                                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.281 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.221      ;
; -1.145 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.085      ;
; -1.124 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 2.064      ;
; -1.110 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 2.048      ;
; -1.099 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 2.041      ;
; -1.096 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 2.038      ;
; -1.078 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 2.016      ;
; -1.064 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 2.002      ;
; -1.022 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.962      ;
; -1.004 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.944      ;
; -0.974 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.916      ;
; -0.971 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.909      ;
; -0.971 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.913      ;
; -0.939 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.881      ;
; -0.937 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.051     ; 1.881      ;
; -0.931 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.873      ;
; -0.931 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.051     ; 1.875      ;
; -0.922 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.862      ;
; -0.892 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.051     ; 1.836      ;
; -0.872 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.814      ;
; -0.869 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.811      ;
; -0.859 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.799      ;
; -0.854 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.796      ;
; -0.851 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.793      ;
; -0.822 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.054     ; 1.763      ;
; -0.818 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.054     ; 1.759      ;
; -0.817 ; de0nano_adc:adc|reset                 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.757      ;
; -0.812 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.051     ; 1.756      ;
; -0.772 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.714      ;
; -0.769 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.711      ;
; -0.764 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.054     ; 1.705      ;
; -0.737 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.677      ;
; -0.729 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.669      ;
; -0.728 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.668      ;
; -0.725 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.665      ;
; -0.723 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.663      ;
; -0.715 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.655      ;
; -0.710 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.054     ; 1.651      ;
; -0.692 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.051     ; 1.636      ;
; -0.630 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.572      ;
; -0.627 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.569      ;
; -0.626 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.566      ;
; -0.618 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.558      ;
; -0.610 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.051     ; 1.554      ;
; -0.514 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.454      ;
; -0.513 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.453      ;
; -0.491 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.431      ;
; -0.490 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.430      ;
; -0.489 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.429      ;
; -0.442 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.380      ;
; -0.442 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.380      ;
; -0.442 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.380      ;
; -0.442 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.380      ;
; -0.442 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.380      ;
; -0.442 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.057     ; 1.380      ;
; -0.409 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.053     ; 1.351      ;
; -0.371 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.311      ;
; -0.330 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.270      ;
; -0.329 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.269      ;
; -0.328 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.268      ;
; -0.232 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.172      ;
; -0.225 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.165      ;
; -0.224 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.164      ;
; -0.224 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.164      ;
; -0.213 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.153      ;
; -0.213 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.153      ;
; -0.213 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.153      ;
; -0.207 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.147      ;
; -0.207 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.147      ;
; -0.206 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.146      ;
; -0.206 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.146      ;
; -0.206 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.146      ;
; -0.163 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.103      ;
; -0.162 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.102      ;
; -0.125 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.065      ;
; -0.124 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.064      ;
; -0.124 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.064      ;
; -0.115 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.055      ;
; -0.114 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.054      ;
; -0.057 ; adc_run                               ; de0nano_adc:adc|state.execute~reg0    ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; 0.289      ; 1.331      ;
; 0.027  ; adc_run                               ; de0nano_adc:adc|state.ready~reg0      ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; 0.287      ; 1.245      ;
; 0.037  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.903      ;
; 0.038  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.902      ;
; 0.050  ; adc_run                               ; de0nano_adc:adc|state.initialize~reg0 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; 0.289      ; 1.224      ;
; 0.061  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.879      ;
; 0.077  ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.863      ;
; 0.086  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.854      ;
; 0.167  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.773      ;
; 0.289  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.651      ;
; 0.292  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.648      ;
; 0.357  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.583      ;
; 0.378  ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 0.562      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.299 ; de0nano_adc:adc|spi_master:spi_driver|sclk                ; de0nano_adc:adc|spi_master:spi_driver|sclk                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; de0nano_adc:adc|spi_master:spi_driver|mosi~en             ; de0nano_adc:adc|spi_master:spi_driver|mosi~en             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; de0nano_adc:adc|spi_master:spi_driver|assert_data         ; de0nano_adc:adc|spi_master:spi_driver|assert_data         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready    ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch        ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; virtual_clock:vclock|vclk_cnt[2]                          ; virtual_clock:vclock|vclk_cnt[2]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; virtual_clock:vclock|vclk_cnt[4]                          ; virtual_clock:vclock|vclk_cnt[4]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; virtual_clock:vclock|vclk_cnt[1]                          ; virtual_clock:vclock|vclk_cnt[1]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[0]                                ; mcp4725_dac:dac|data_wr[0]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[7]                                ; mcp4725_dac:dac|data_wr[7]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[4]                                ; mcp4725_dac:dac|data_wr[4]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[5]                                ; mcp4725_dac:dac|data_wr[5]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|data_wr[6]                                ; mcp4725_dac:dac|data_wr[6]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|state.ST_WR_1                             ; mcp4725_dac:dac|state.ST_WR_1                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|state.ST_WR_2                             ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena        ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]        ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_run                                                   ; adc_run                                                   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; virtual_clock:vclock|vclk_cnt[0]                          ; virtual_clock:vclock|vclk_cnt[0]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.330 ; virtual_clock:vclock|virt_clk                             ; virtual_clock:vclock|virt_clk                             ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 1.956      ; 2.640      ;
; 0.338 ; mcp4725_dac:dac|data_buffer[11]                           ; mcp4725_dac:dac|data_wr[3]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[15]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[15]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; mcp4725_dac:dac|data_buffer[9]                            ; mcp4725_dac:dac|data_wr[1]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.342 ; mcp4725_dac:dac|state.ST_WR_2                             ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[13]       ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[14]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[13]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[13]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[12]       ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[13]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[12]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[12]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.546      ;
; 0.351 ; mcp4725_dac:dac|state.ST_WR_2                             ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.550      ;
; 0.357 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.557      ;
; 0.357 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[5]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[5]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.570      ;
; 0.367 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.567      ;
; 0.386 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[15]         ; data_out[11]~reg0                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.372      ; 0.902      ;
; 0.396 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[12]         ; data_out[8]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.372      ; 0.912      ;
; 0.398 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11]         ; data_out[7]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.372      ; 0.914      ;
; 0.417 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[13]         ; data_out[9]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.372      ; 0.933      ;
; 0.422 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[14]         ; data_out[10]~reg0                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.372      ; 0.938      ;
; 0.431 ; mcp4725_dac:dac|data_buffer[3]                            ; mcp4725_dac:dac|data_wr[3]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.630      ;
; 0.433 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]          ; temp_DATA[9]                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.342      ; 0.919      ;
; 0.433 ; mcp4725_dac:dac|data_buffer[1]                            ; mcp4725_dac:dac|data_wr[1]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.632      ;
; 0.435 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]          ; temp_DATA[8]                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.342      ; 0.921      ;
; 0.439 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]          ; temp_DATA[10]                                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.342      ; 0.925      ;
; 0.443 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start    ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.643      ;
; 0.452 ; mcp4725_dac:dac|state.ST_START                            ; mcp4725_dac:dac|ena                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.651      ;
; 0.455 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.655      ;
; 0.471 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[14]       ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[15]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.671      ;
; 0.471 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[14]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[14]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.671      ;
; 0.472 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.671      ;
; 0.473 ; mcp4725_dac:dac|data_wr[0]                                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[0]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.672      ;
; 0.473 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]       ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.672      ;
; 0.485 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk_prev  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.684      ;
; 0.496 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.708      ;
; 0.496 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.708      ;
; 0.497 ; mcp4725_dac:dac|data_buffer[10]                           ; mcp4725_dac:dac|data_wr[2]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.709      ;
; 0.498 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.710      ;
; 0.501 ; mcp4725_dac:dac|data_buffer[2]                            ; mcp4725_dac:dac|data_wr[2]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.506 ; virtual_clock:vclock|vclk_cnt[0]                          ; virtual_clock:vclock|vclk_cnt[2]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.706      ;
; 0.511 ; virtual_clock:vclock|vclk_cnt[0]                          ; virtual_clock:vclock|vclk_cnt[1]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.711      ;
; 0.513 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.713      ;
; 0.519 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]          ; temp_DATA[5]                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.342      ; 1.005      ;
; 0.519 ; virtual_clock:vclock|vclk_cnt[0]                          ; virtual_clock:vclock|vclk_cnt[4]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.719      ;
; 0.519 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.718      ;
; 0.526 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready    ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.726      ;
; 0.530 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]          ; temp_DATA[3]                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.342      ; 1.016      ;
; 0.530 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.729      ;
; 0.531 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.743      ;
; 0.533 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.733      ;
; 0.536 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.736      ;
; 0.540 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]          ; data_out[4]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.372      ; 1.056      ;
; 0.540 ; de0nano_adc:adc|spi_master:spi_driver|state               ; de0nano_adc:adc|spi_master:spi_driver|sclk                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.752      ;
; 0.540 ; mcp4725_dac:dac|state.ST_STOP                             ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.739      ;
; 0.541 ; mcp4725_dac:dac|state.ST_WR_1                             ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.740      ;
; 0.544 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.744      ;
; 0.546 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.746      ;
; 0.546 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.745      ;
; 0.548 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]          ; data_out[0]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.372      ; 1.064      ;
; 0.549 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]          ; data_out[3]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.372      ; 1.065      ;
; 0.558 ; de0nano_adc:adc|spi_master:spi_driver|state               ; de0nano_adc:adc|spi_master:spi_driver|assert_data         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.770      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virtual_clock:vclock|virt_clk'                                                                                                                                     ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.312 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.519      ;
; 0.347 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.546      ;
; 0.349 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.548      ;
; 0.472 ; adc_run                               ; de0nano_adc:adc|state.initialize~reg0 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.471      ; 1.117      ;
; 0.489 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.688      ;
; 0.510 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.709      ;
; 0.518 ; adc_run                               ; de0nano_adc:adc|state.ready~reg0      ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.469      ; 1.161      ;
; 0.522 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.721      ;
; 0.543 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.742      ;
; 0.558 ; adc_run                               ; de0nano_adc:adc|state.execute~reg0    ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.471      ; 1.203      ;
; 0.566 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.765      ;
; 0.566 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.765      ;
; 0.661 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.860      ;
; 0.744 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.943      ;
; 0.744 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.943      ;
; 0.762 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.961      ;
; 0.774 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.973      ;
; 0.775 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.974      ;
; 0.776 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.975      ;
; 0.777 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.976      ;
; 0.777 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.976      ;
; 0.853 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.052      ;
; 0.854 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.053      ;
; 0.855 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.054      ;
; 0.862 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.061      ;
; 0.863 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.062      ;
; 0.864 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.063      ;
; 0.869 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.068      ;
; 0.870 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.069      ;
; 0.871 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.070      ;
; 0.947 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.146      ;
; 0.964 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.165      ;
; 0.970 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.169      ;
; 0.972 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.059      ; 1.175      ;
; 0.980 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.179      ;
; 0.980 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.179      ;
; 0.980 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.179      ;
; 1.073 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.274      ;
; 1.137 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.336      ;
; 1.137 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.336      ;
; 1.145 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.059      ; 1.348      ;
; 1.153 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.059      ; 1.356      ;
; 1.193 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.059      ; 1.396      ;
; 1.199 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.400      ;
; 1.226 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.053      ; 1.423      ;
; 1.226 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.053      ; 1.423      ;
; 1.226 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.053      ; 1.423      ;
; 1.226 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.053      ; 1.423      ;
; 1.226 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.053      ; 1.423      ;
; 1.226 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.053      ; 1.423      ;
; 1.252 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.451      ;
; 1.262 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.461      ;
; 1.262 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.461      ;
; 1.266 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.465      ;
; 1.276 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.475      ;
; 1.281 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.480      ;
; 1.291 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.490      ;
; 1.298 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.059      ; 1.501      ;
; 1.299 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.059      ; 1.502      ;
; 1.340 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.541      ;
; 1.345 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.545      ;
; 1.350 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.550      ;
; 1.352 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.551      ;
; 1.354 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.555      ;
; 1.423 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.623      ;
; 1.428 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.629      ;
; 1.435 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.636      ;
; 1.439 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 1.639      ;
; 1.442 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.643      ;
; 1.449 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.650      ;
; 1.457 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.658      ;
; 1.462 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.663      ;
; 1.474 ; de0nano_adc:adc|reset                 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.673      ;
; 1.501 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.700      ;
; 1.529 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.728      ;
; 1.530 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.731      ;
; 1.544 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.745      ;
; 1.544 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.745      ;
; 1.554 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.057      ; 1.755      ;
; 1.568 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.053      ; 1.765      ;
; 1.586 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.785      ;
; 1.601 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.053      ; 1.798      ;
; 1.610 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.053      ; 1.807      ;
; 1.616 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.053      ; 1.813      ;
; 1.617 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.816      ;
; 1.624 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.823      ;
; 1.692 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.891      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                 ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                           ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.972 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.465     ; 1.492      ;
; -0.972 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.465     ; 1.492      ;
; -0.972 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.465     ; 1.492      ;
; -0.972 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.465     ; 1.492      ;
; -0.972 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.465     ; 1.492      ;
; -0.972 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.465     ; 1.492      ;
; -0.811 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[15] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.463     ; 1.333      ;
; -0.811 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[14] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.463     ; 1.333      ;
; -0.811 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[13] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.463     ; 1.333      ;
; -0.811 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[12] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.463     ; 1.333      ;
; -0.811 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.463     ; 1.333      ;
; -0.811 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.463     ; 1.333      ;
; -0.811 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.463     ; 1.333      ;
; -0.811 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.463     ; 1.333      ;
; -0.811 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.463     ; 1.333      ;
; -0.811 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.463     ; 1.333      ;
; -0.341 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|busy        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.147     ; 1.179      ;
; -0.341 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.147     ; 1.179      ;
; -0.341 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.147     ; 1.179      ;
; -0.341 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|state       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.147     ; 1.179      ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                           ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.829 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|busy        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.048      ; 1.051      ;
; 0.829 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.048      ; 1.051      ;
; 0.829 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.048      ; 1.051      ;
; 0.829 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|state       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.048      ; 1.051      ;
; 1.328 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[15] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.280     ; 1.222      ;
; 1.328 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[14] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.280     ; 1.222      ;
; 1.328 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[13] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.280     ; 1.222      ;
; 1.328 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[12] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.280     ; 1.222      ;
; 1.328 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.280     ; 1.222      ;
; 1.328 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.280     ; 1.222      ;
; 1.328 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.280     ; 1.222      ;
; 1.328 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.280     ; 1.222      ;
; 1.328 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.280     ; 1.222      ;
; 1.328 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.280     ; 1.222      ;
; 1.504 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.283     ; 1.395      ;
; 1.504 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.283     ; 1.395      ;
; 1.504 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.283     ; 1.395      ;
; 1.504 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.283     ; 1.395      ;
; 1.504 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.283     ; 1.395      ;
; 1.504 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.283     ; 1.395      ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.602 ns




+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -1.455 ; -142.409      ;
; virtual_clock:vclock|virt_clk ; -0.426 ; -1.510        ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                     ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; virtual_clock:vclock|virt_clk ; 0.135 ; 0.000         ;
; CLOCK_50                      ; 0.142 ; 0.000         ;
+-------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.377 ; -4.942            ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.600 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; CLOCK_50                      ; -3.000 ; -261.368      ;
; virtual_clock:vclock|virt_clk ; -1.000 ; -14.000       ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                  ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.455 ; de0nano_adc:adc|spi_master:spi_driver|count[0]     ; de0nano_adc:adc|spi_master:spi_driver|count[31]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.405      ;
; -1.415 ; de0nano_adc:adc|spi_master:spi_driver|count[1]     ; de0nano_adc:adc|spi_master:spi_driver|count[31]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.365      ;
; -1.402 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.402 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.402 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.402 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.402 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.402 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.402 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.402 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.402 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.402 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.400 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.348      ;
; -1.400 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.348      ;
; -1.400 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.348      ;
; -1.400 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.348      ;
; -1.400 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.348      ;
; -1.400 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.348      ;
; -1.400 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.348      ;
; -1.400 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.348      ;
; -1.400 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.348      ;
; -1.400 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.348      ;
; -1.398 ; de0nano_adc:adc|spi_master:spi_driver|count[5]     ; de0nano_adc:adc|spi_master:spi_driver|count[31]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.348      ;
; -1.386 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[31]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.336      ;
; -1.384 ; de0nano_adc:adc|spi_master:spi_driver|count[1]     ; de0nano_adc:adc|spi_master:spi_driver|count[28]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.334      ;
; -1.370 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.317      ;
; -1.370 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.317      ;
; -1.370 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.317      ;
; -1.370 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.317      ;
; -1.370 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.317      ;
; -1.370 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.317      ;
; -1.370 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.317      ;
; -1.370 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.317      ;
; -1.370 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.317      ;
; -1.370 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.317      ;
; -1.367 ; de0nano_adc:adc|spi_master:spi_driver|count[5]     ; de0nano_adc:adc|spi_master:spi_driver|count[28]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.317      ;
; -1.364 ; de0nano_adc:adc|spi_master:spi_driver|count[0]     ; de0nano_adc:adc|spi_master:spi_driver|count[28]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.314      ;
; -1.363 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.311      ;
; -1.363 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.311      ;
; -1.363 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.311      ;
; -1.363 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.311      ;
; -1.363 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.311      ;
; -1.363 ; de0nano_adc:adc|spi_master:spi_driver|count[13]    ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.311      ;
; -1.361 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.309      ;
; -1.361 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.309      ;
; -1.361 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.309      ;
; -1.361 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.309      ;
; -1.361 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.309      ;
; -1.361 ; de0nano_adc:adc|spi_master:spi_driver|count[14]    ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.309      ;
; -1.357 ; mcp4725_dac:dac|data_wr[1]                         ; mcp4725_dac:dac|i2c_master:i2c_master_inst|sda_int  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 2.313      ;
; -1.351 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.298      ;
; -1.351 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.298      ;
; -1.351 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.298      ;
; -1.351 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.298      ;
; -1.351 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.298      ;
; -1.351 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.298      ;
; -1.351 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.298      ;
; -1.351 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.298      ;
; -1.351 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.298      ;
; -1.351 ; de0nano_adc:adc|spi_master:spi_driver|count[31]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.298      ;
; -1.349 ; de0nano_adc:adc|spi_master:spi_driver|count[2]     ; de0nano_adc:adc|spi_master:spi_driver|count[28]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.299      ;
; -1.348 ; de0nano_adc:adc|spi_master:spi_driver|count[1]     ; de0nano_adc:adc|spi_master:spi_driver|count[30]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.298      ;
; -1.347 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.294      ;
; -1.347 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.294      ;
; -1.347 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.294      ;
; -1.347 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.294      ;
; -1.347 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.294      ;
; -1.347 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.294      ;
; -1.347 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.294      ;
; -1.347 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.294      ;
; -1.347 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.294      ;
; -1.347 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0] ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.294      ;
; -1.340 ; de0nano_adc:adc|spi_master:spi_driver|count[22]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.288      ;
; -1.340 ; de0nano_adc:adc|spi_master:spi_driver|count[22]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.288      ;
; -1.340 ; de0nano_adc:adc|spi_master:spi_driver|count[22]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.288      ;
; -1.340 ; de0nano_adc:adc|spi_master:spi_driver|count[22]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.288      ;
; -1.340 ; de0nano_adc:adc|spi_master:spi_driver|count[22]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.288      ;
; -1.340 ; de0nano_adc:adc|spi_master:spi_driver|count[22]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.288      ;
; -1.340 ; de0nano_adc:adc|spi_master:spi_driver|count[22]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.288      ;
; -1.340 ; de0nano_adc:adc|spi_master:spi_driver|count[22]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.288      ;
; -1.340 ; de0nano_adc:adc|spi_master:spi_driver|count[22]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.288      ;
; -1.340 ; de0nano_adc:adc|spi_master:spi_driver|count[22]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.288      ;
; -1.338 ; de0nano_adc:adc|spi_master:spi_driver|count[0]     ; de0nano_adc:adc|spi_master:spi_driver|count[29]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.288      ;
; -1.337 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.285      ;
; -1.337 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.285      ;
; -1.337 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.285      ;
; -1.337 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.285      ;
; -1.337 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.285      ;
; -1.337 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.285      ;
; -1.337 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.285      ;
; -1.337 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.285      ;
; -1.337 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.285      ;
; -1.337 ; de0nano_adc:adc|spi_master:spi_driver|count[16]    ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.285      ;
; -1.331 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.278      ;
; -1.331 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.278      ;
; -1.331 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.278      ;
; -1.331 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.278      ;
; -1.331 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.278      ;
; -1.331 ; de0nano_adc:adc|spi_master:spi_driver|count[4]     ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.278      ;
; -1.331 ; de0nano_adc:adc|spi_master:spi_driver|count[5]     ; de0nano_adc:adc|spi_master:spi_driver|count[30]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.281      ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virtual_clock:vclock|virt_clk'                                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.426 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.376      ;
; -0.342 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.292      ;
; -0.339 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 1.288      ;
; -0.334 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.285      ;
; -0.333 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.283      ;
; -0.329 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.280      ;
; -0.326 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 1.275      ;
; -0.298 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 1.247      ;
; -0.271 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 1.220      ;
; -0.242 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.193      ;
; -0.241 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.192      ;
; -0.237 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.188      ;
; -0.236 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.187      ;
; -0.228 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.178      ;
; -0.225 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.175      ;
; -0.223 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.173      ;
; -0.220 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.034     ; 1.173      ;
; -0.196 ; de0nano_adc:adc|reset                 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.147      ;
; -0.182 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.034     ; 1.135      ;
; -0.176 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.035     ; 1.128      ;
; -0.170 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.120      ;
; -0.170 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.035     ; 1.122      ;
; -0.153 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.034     ; 1.106      ;
; -0.139 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.090      ;
; -0.136 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.087      ;
; -0.131 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.082      ;
; -0.127 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.034     ; 1.080      ;
; -0.126 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.077      ;
; -0.098 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.035     ; 1.050      ;
; -0.093 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.043      ;
; -0.088 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.038      ;
; -0.080 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.030      ;
; -0.078 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.029      ;
; -0.075 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.025      ;
; -0.073 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.024      ;
; -0.066 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.035     ; 1.018      ;
; -0.062 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.012      ;
; -0.058 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.035     ; 1.010      ;
; -0.057 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.007      ;
; -0.047 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.035     ; 0.999      ;
; -0.034 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.034     ; 0.987      ;
; -0.025 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.975      ;
; -0.020 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.970      ;
; 0.030  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.034     ; 0.923      ;
; 0.033  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.917      ;
; 0.034  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.916      ;
; 0.076  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.874      ;
; 0.079  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 0.870      ;
; 0.079  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 0.870      ;
; 0.079  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 0.870      ;
; 0.079  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 0.870      ;
; 0.079  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 0.870      ;
; 0.079  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.038     ; 0.870      ;
; 0.081  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.869      ;
; 0.081  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.869      ;
; 0.101  ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.035     ; 0.851      ;
; 0.133  ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.818      ;
; 0.169  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.781      ;
; 0.174  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.776      ;
; 0.174  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.776      ;
; 0.211  ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.739      ;
; 0.229  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.721      ;
; 0.232  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.718      ;
; 0.233  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.717      ;
; 0.243  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.707      ;
; 0.245  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.705      ;
; 0.246  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.704      ;
; 0.246  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.704      ;
; 0.247  ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.704      ;
; 0.247  ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.704      ;
; 0.247  ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.704      ;
; 0.247  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.703      ;
; 0.276  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.674      ;
; 0.277  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.673      ;
; 0.299  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.651      ;
; 0.300  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.650      ;
; 0.307  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.643      ;
; 0.310  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.640      ;
; 0.311  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.639      ;
; 0.386  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.564      ;
; 0.391  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.559      ;
; 0.405  ; adc_run                               ; de0nano_adc:adc|state.execute~reg0    ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; 0.276      ; 0.848      ;
; 0.408  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.542      ;
; 0.420  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.530      ;
; 0.421  ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.530      ;
; 0.474  ; adc_run                               ; de0nano_adc:adc|state.ready~reg0      ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; 0.275      ; 0.778      ;
; 0.474  ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.476      ;
; 0.480  ; adc_run                               ; de0nano_adc:adc|state.initialize~reg0 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 1.000        ; 0.276      ; 0.773      ;
; 0.558  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.393      ;
; 0.558  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.393      ;
; 0.591  ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.359      ;
; 0.591  ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.359      ;
; 0.592  ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.359      ;
; 0.600  ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.350      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virtual_clock:vclock|virt_clk'                                                                                                                                     ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.135 ; adc_run                               ; de0nano_adc:adc|state.initialize~reg0 ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.397      ; 0.646      ;
; 0.178 ; adc_run                               ; de0nano_adc:adc|state.execute~reg0    ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.397      ; 0.689      ;
; 0.186 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; adc_run                               ; de0nano_adc:adc|state.ready~reg0      ; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.395      ; 0.698      ;
; 0.193 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.207 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.327      ;
; 0.282 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.403      ;
; 0.306 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.427      ;
; 0.312 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.432      ;
; 0.330 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.451      ;
; 0.345 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.466      ;
; 0.347 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.468      ;
; 0.386 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.507      ;
; 0.436 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.557      ;
; 0.437 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.558      ;
; 0.444 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.565      ;
; 0.445 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.566      ;
; 0.461 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.583      ;
; 0.467 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.588      ;
; 0.472 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.593      ;
; 0.492 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.613      ;
; 0.494 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.615      ;
; 0.495 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.616      ;
; 0.519 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.640      ;
; 0.524 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.645      ;
; 0.529 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.650      ;
; 0.556 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.677      ;
; 0.567 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.040      ; 0.691      ;
; 0.571 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[2]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[1]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|init_delay[0]         ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.692      ;
; 0.572 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 0.694      ;
; 0.573 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.693      ;
; 0.625 ; de0nano_adc:adc|state.ready~reg0      ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 0.747      ;
; 0.656 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.777      ;
; 0.657 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.778      ;
; 0.707 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.039      ; 0.830      ;
; 0.712 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.832      ;
; 0.715 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.040      ; 0.839      ;
; 0.716 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.836      ;
; 0.725 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[5]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.845      ;
; 0.725 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[3]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.845      ;
; 0.725 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[4]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.845      ;
; 0.725 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[0]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.845      ;
; 0.725 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[2]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.845      ;
; 0.725 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|spi_comm_delay[1]     ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.845      ;
; 0.728 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.040      ; 0.852      ;
; 0.739 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.040      ; 0.863      ;
; 0.740 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.860      ;
; 0.743 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.864      ;
; 0.744 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.864      ;
; 0.751 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.871      ;
; 0.755 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.875      ;
; 0.778 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.899      ;
; 0.786 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.040      ; 0.910      ;
; 0.813 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.040      ; 0.937      ;
; 0.829 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.950      ;
; 0.837 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 0.959      ;
; 0.837 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.958      ;
; 0.839 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.959      ;
; 0.841 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 0.963      ;
; 0.841 ; de0nano_adc:adc|state.initialize~reg0 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 0.963      ;
; 0.859 ; de0nano_adc:adc|reset                 ; de0nano_adc:adc|reset                 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.979      ;
; 0.880 ; de0nano_adc:adc|enable                ; de0nano_adc:adc|enable                ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 1.001      ;
; 0.886 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 1.008      ;
; 0.889 ; de0nano_adc:adc|spi_comm_delay[0]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 1.011      ;
; 0.898 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 1.020      ;
; 0.900 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 1.022      ;
; 0.902 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 1.024      ;
; 0.904 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 1.026      ;
; 0.907 ; de0nano_adc:adc|init_delay[1]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.034      ; 1.025      ;
; 0.907 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 1.029      ;
; 0.911 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 1.033      ;
; 0.912 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.initialize~reg0 ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 1.034      ;
; 0.916 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.execute~reg0    ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.038      ; 1.038      ;
; 0.917 ; de0nano_adc:adc|spi_comm_delay[4]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 1.037      ;
; 0.919 ; de0nano_adc:adc|spi_comm_delay[1]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 1.039      ;
; 0.929 ; de0nano_adc:adc|state.execute~reg0    ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.035      ; 1.048      ;
; 0.935 ; de0nano_adc:adc|init_delay[2]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.034      ; 1.053      ;
; 0.946 ; de0nano_adc:adc|init_delay[0]         ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.034      ; 1.064      ;
; 0.978 ; de0nano_adc:adc|spi_comm_delay[5]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 1.098      ;
; 0.990 ; de0nano_adc:adc|spi_comm_delay[2]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 1.110      ;
; 0.992 ; de0nano_adc:adc|spi_comm_delay[3]     ; de0nano_adc:adc|state.ready~reg0      ; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 1.112      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.142 ; virtual_clock:vclock|virt_clk                             ; virtual_clock:vclock|virt_clk                             ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 1.168      ; 1.529      ;
; 0.178 ; de0nano_adc:adc|spi_master:spi_driver|sclk                ; de0nano_adc:adc|spi_master:spi_driver|sclk                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; de0nano_adc:adc|spi_master:spi_driver|mosi~en             ; de0nano_adc:adc|spi_master:spi_driver|mosi~en             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; de0nano_adc:adc|spi_master:spi_driver|assert_data         ; de0nano_adc:adc|spi_master:spi_driver|assert_data         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.185 ; virtual_clock:vclock|vclk_cnt[2]                          ; virtual_clock:vclock|vclk_cnt[2]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; virtual_clock:vclock|vclk_cnt[4]                          ; virtual_clock:vclock|vclk_cnt[4]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; virtual_clock:vclock|vclk_cnt[1]                          ; virtual_clock:vclock|vclk_cnt[1]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready    ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch        ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]        ; de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[0]                                ; mcp4725_dac:dac|data_wr[0]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[7]                                ; mcp4725_dac:dac|data_wr[7]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[4]                                ; mcp4725_dac:dac|data_wr[4]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[5]                                ; mcp4725_dac:dac|data_wr[5]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[6]                                ; mcp4725_dac:dac|data_wr[6]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|state.ST_WR_1                             ; mcp4725_dac:dac|state.ST_WR_1                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|state.ST_WR_2                             ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena        ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_run                                                   ; adc_run                                                   ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; virtual_clock:vclock|vclk_cnt[0]                          ; virtual_clock:vclock|vclk_cnt[0]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; mcp4725_dac:dac|data_buffer[11]                           ; mcp4725_dac:dac|data_wr[3]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[15]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[15]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; mcp4725_dac:dac|data_buffer[9]                            ; mcp4725_dac:dac|data_wr[1]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[13]       ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[14]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[13]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[13]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[12]       ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[13]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[12]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[12]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; mcp4725_dac:dac|state.ST_WR_2                             ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.321      ;
; 0.205 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]        ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]        ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]        ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; mcp4725_dac:dac|state.ST_WR_2                             ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.210 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.331      ;
; 0.213 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[5]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[5]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.341      ;
; 0.221 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[15]         ; data_out[11]~reg0                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.226      ; 0.531      ;
; 0.222 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[12]         ; data_out[8]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.226      ; 0.532      ;
; 0.227 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11]         ; data_out[7]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.226      ; 0.537      ;
; 0.235 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[13]         ; data_out[9]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.226      ; 0.545      ;
; 0.240 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[14]         ; data_out[10]~reg0                                         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.226      ; 0.550      ;
; 0.245 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]          ; temp_DATA[8]                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.210      ; 0.539      ;
; 0.245 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]          ; temp_DATA[9]                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.210      ; 0.539      ;
; 0.247 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]          ; temp_DATA[10]                                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.210      ; 0.541      ;
; 0.253 ; mcp4725_dac:dac|data_buffer[3]                            ; mcp4725_dac:dac|data_wr[3]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; mcp4725_dac:dac|data_buffer[1]                            ; mcp4725_dac:dac|data_wr[1]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.374      ;
; 0.264 ; mcp4725_dac:dac|state.ST_START                            ; mcp4725_dac:dac|ena                                       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.384      ;
; 0.267 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start    ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy           ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.388      ;
; 0.271 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[14]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[14]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[14]       ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[15]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; mcp4725_dac:dac|data_wr[0]                                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_tx[0]     ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]       ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]       ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]         ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.394      ;
; 0.278 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[3]       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.399      ;
; 0.282 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk       ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk_prev  ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.403      ;
; 0.293 ; virtual_clock:vclock|vclk_cnt[0]                          ; virtual_clock:vclock|vclk_cnt[2]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.038      ; 0.415      ;
; 0.294 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[1]     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; mcp4725_dac:dac|data_buffer[10]                           ; mcp4725_dac:dac|data_wr[2]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.423      ;
; 0.296 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; virtual_clock:vclock|vclk_cnt[0]                          ; virtual_clock:vclock|vclk_cnt[4]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; virtual_clock:vclock|vclk_cnt[0]                          ; virtual_clock:vclock|vclk_cnt[1]                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; mcp4725_dac:dac|data_buffer[2]                            ; mcp4725_dac:dac|data_wr[2]                                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.301 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]          ; temp_DATA[5]                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.210      ; 0.595      ;
; 0.304 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]          ; temp_DATA[3]                                              ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.210      ; 0.598      ;
; 0.306 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]          ; data_out[4]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.226      ; 0.616      ;
; 0.307 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]          ; data_out[3]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.226      ; 0.618      ;
; 0.308 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2 ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]          ; data_out[0]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.226      ; 0.619      ;
; 0.314 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; mcp4725_dac:dac|state.ST_STOP                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready    ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr       ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error      ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.436      ;
; 0.320 ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0]      ; de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0]      ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.448      ;
; 0.323 ; mcp4725_dac:dac|state.ST_WR_1                             ; mcp4725_dac:dac|state.ST_WR_2                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop     ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready    ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.444      ;
; 0.325 ; mcp4725_dac:dac|state.ST_IDLE                             ; mcp4725_dac:dac|state.ST_START                            ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; mcp4725_dac:dac|state.ST_STOP                             ; mcp4725_dac:dac|state.ST_IDLE                             ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.445      ;
; 0.328 ; de0nano_adc:adc|spi_master:spi_driver|state               ; de0nano_adc:adc|spi_master:spi_driver|sclk                ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.457      ;
; 0.334 ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10]         ; data_out[6]~reg0                                          ; CLOCK_50                      ; CLOCK_50    ; 0.000        ; 0.228      ; 0.646      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                 ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                           ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; -0.377 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.393     ; 0.961      ;
; -0.377 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.393     ; 0.961      ;
; -0.377 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.393     ; 0.961      ;
; -0.377 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.393     ; 0.961      ;
; -0.377 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.393     ; 0.961      ;
; -0.377 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.393     ; 0.961      ;
; -0.268 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[15] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.391     ; 0.854      ;
; -0.268 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[14] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.391     ; 0.854      ;
; -0.268 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[13] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.391     ; 0.854      ;
; -0.268 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[12] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.391     ; 0.854      ;
; -0.268 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.391     ; 0.854      ;
; -0.268 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.391     ; 0.854      ;
; -0.268 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.391     ; 0.854      ;
; -0.268 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.391     ; 0.854      ;
; -0.268 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.391     ; 0.854      ;
; -0.268 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.391     ; 0.854      ;
; 0.026  ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|busy        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.202     ; 0.749      ;
; 0.026  ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.202     ; 0.749      ;
; 0.026  ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.202     ; 0.749      ;
; 0.026  ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|state       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.202     ; 0.749      ;
+--------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                           ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.600 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|busy        ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.073     ; 0.641      ;
; 0.600 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.073     ; 0.641      ;
; 0.600 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.073     ; 0.641      ;
; 0.600 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|state       ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.073     ; 0.641      ;
; 0.883 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[15] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.271     ; 0.726      ;
; 0.883 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[14] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.271     ; 0.726      ;
; 0.883 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[13] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.271     ; 0.726      ;
; 0.883 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[12] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.271     ; 0.726      ;
; 0.883 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.271     ; 0.726      ;
; 0.883 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.271     ; 0.726      ;
; 0.883 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.271     ; 0.726      ;
; 0.883 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.271     ; 0.726      ;
; 0.883 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.271     ; 0.726      ;
; 0.883 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.271     ; 0.726      ;
; 0.982 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.273     ; 0.823      ;
; 0.982 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.273     ; 0.823      ;
; 0.982 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.273     ; 0.823      ;
; 0.982 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.273     ; 0.823      ;
; 0.982 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.273     ; 0.823      ;
; 0.982 ; de0nano_adc:adc|reset ; de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.273     ; 0.823      ;
+-------+-----------------------+---------------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.082 ns




+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+--------------------------------+----------+-------+----------+---------+---------------------+
; Clock                          ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack               ; -3.281   ; 0.135 ; -1.199   ; 0.600   ; -3.000              ;
;  CLOCK_50                      ; -3.281   ; 0.142 ; -1.199   ; 0.600   ; -3.000              ;
;  virtual_clock:vclock|virt_clk ; -1.559   ; 0.135 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                ; -406.355 ; 0.0   ; -19.588  ; 0.0     ; -275.368            ;
;  CLOCK_50                      ; -394.896 ; 0.000 ; -19.588  ; 0.000   ; -261.368            ;
;  virtual_clock:vclock|virt_clk ; -11.459  ; 0.000 ; N/A      ; N/A     ; -14.000             ;
+--------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data_out[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDA                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCL                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; data_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; data_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; data_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; data_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; data_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; data_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; data_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; data_out[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; data_out[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; data_out[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; data_out[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; data_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; data_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; data_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; data_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; data_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; data_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; data_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; data_out[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; data_out[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; data_out[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; data_out[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; data_out[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; data_out[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; data_out[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_out[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_out[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_out[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_out[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_out[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; data_out[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; data_out[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; data_out[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLOCK_50                      ; CLOCK_50                      ; 5758     ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; CLOCK_50                      ; 126      ; 1        ; 0        ; 0        ;
; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 3        ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 120      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; CLOCK_50                      ; CLOCK_50                      ; 5758     ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; CLOCK_50                      ; 126      ; 1        ; 0        ; 0        ;
; CLOCK_50                      ; virtual_clock:vclock|virt_clk ; 3        ; 0        ; 0        ; 0        ;
; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; 120      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------+
; Recovery Transfers                                                                   ;
+-------------------------------+----------+----------+----------+----------+----------+
; From Clock                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+----------+----------+----------+----------+----------+
; virtual_clock:vclock|virt_clk ; CLOCK_50 ; 20       ; 0        ; 0        ; 0        ;
+-------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------+
; Removal Transfers                                                                    ;
+-------------------------------+----------+----------+----------+----------+----------+
; From Clock                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+----------+----------+----------+----------+----------+
; virtual_clock:vclock|virt_clk ; CLOCK_50 ; 20       ; 0        ; 0        ; 0        ;
+-------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 128   ; 128  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------+
; Clock Status Summary                                                               ;
+-------------------------------+-------------------------------+------+-------------+
; Target                        ; Clock                         ; Type ; Status      ;
+-------------------------------+-------------------------------+------+-------------+
; CLOCK_50                      ; CLOCK_50                      ; Base ; Constrained ;
; virtual_clock:vclock|virt_clk ; virtual_clock:vclock|virt_clk ; Base ; Constrained ;
+-------------------------------+-------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ADC_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ADC_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Nov 04 16:24:01 2024
Info: Command: quartus_sta de0_nano -c de0_nano
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'de0_nano.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name virtual_clock:vclock|virt_clk virtual_clock:vclock|virt_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.281            -394.896 CLOCK_50 
    Info (332119):    -1.559             -11.459 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.320               0.000 CLOCK_50 
    Info (332119):     0.357               0.000 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case recovery slack is -1.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.199             -19.588 CLOCK_50 
Info (332146): Worst-case removal slack is 0.924
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.924               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -204.000 CLOCK_50 
    Info (332119):    -1.000             -14.000 virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.433 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.881
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.881            -335.509 CLOCK_50 
    Info (332119):    -1.281              -8.813 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 CLOCK_50 
    Info (332119):     0.312               0.000 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case recovery slack is -0.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.972             -15.306 CLOCK_50 
Info (332146): Worst-case removal slack is 0.829
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.829               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -204.000 CLOCK_50 
    Info (332119):    -1.000             -14.000 virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.602 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.455            -142.409 CLOCK_50 
    Info (332119):    -0.426              -1.510 virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 virtual_clock:vclock|virt_clk 
    Info (332119):     0.142               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.377              -4.942 CLOCK_50 
Info (332146): Worst-case removal slack is 0.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.600               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -261.368 CLOCK_50 
    Info (332119):    -1.000             -14.000 virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.082 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4932 megabytes
    Info: Processing ended: Mon Nov 04 16:24:04 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


