#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 21 15:57:54 2023
# Process ID: 20712
# Current directory: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent48252 C:\Users\daido\Desktop\Polimi\Anno 4\DESD\KittCarPWM\KittCarPWM\KittCarPWM.xpr
# Log file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/vivado.log
# Journal file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB1/KittCarPWM' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.gen/sources_1', nor could it be found using path 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB1/KittCarPWM/KittCarPWM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Warning: Cannot create '3000:arm' GDB server: Tentativo di accesso al socket con modalit√† non consentite dalle rispettive autorizzazioni di accesso

INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1005.906 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2270.789 ; gain = 1264.883
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/daido/Desktop/KittCarPWM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: KittCarPWM
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2867.586 ; gain = 261.199
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KittCarPWM' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
	Parameter CLK_PERIOD_NS bound to: 10 - type: integer 
	Parameter MIN_KITT_CAR_STEP_MS bound to: 1 - type: integer 
	Parameter NUM_OF_SWS bound to: 16 - type: integer 
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'PWM_module' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:12' bound to instance 'inst1' of component 'PWM_module' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:72]
INFO: [Synth 8-638] synthesizing module 'PWM_module' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:27]
	Parameter TAIL_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_module' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'KittCarPWM' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2915.754 ; gain = 309.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2934.668 ; gain = 328.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2934.668 ; gain = 328.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2934.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3039.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3130.543 ; gain = 524.156
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 3130.543 ; gain = 806.398
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB4CF5A
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{C:/Users/daido/Desktop/Polimi/Anno 4/DESD/LAB1/KittCar/KittCar.srcs/sim_1/new/tb_KittCar.vhd}}
update_compile_order -fileset sim_1
set_property top tb_KittCar [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sim_1/imports/new/tb_KittCar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'kittcar' remains a black box since it has no binding entity [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sim_1/imports/new/tb_KittCar.vhd:104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/daido/Desktop/Polimi/Anno -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/daido/Desktop/Polimi/Anno" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 21 22:03:36 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3199.242 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3199.242 ; gain = 32.480
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 3199.242 ; gain = 36.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'kittcar' remains a black box since it has no binding entity [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sim_1/imports/new/tb_KittCar.vhd:104]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3205.586 ; gain = 0.000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3205.586 ; gain = 5.211
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3205.586 ; gain = 5.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
ERROR: [VRFC 10-2989] 'pwm_out' is not declared [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:116]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
ERROR: [VRFC 10-2989] 'pwm_out' is not declared [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:116]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
ERROR: [VRFC 10-2989] 'pwm_out' is not declared [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:116]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
ERROR: [VRFC 10-2989] 'pwm_out' is not declared [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:116]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3278.645 ; gain = 38.184
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] pwm_out is not declared [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:116]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3315.969 ; gain = 75.508
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3315.969 ; gain = 75.508
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3339.750 ; gain = 23.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KittCarPWM' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
	Parameter CLK_PERIOD_NS bound to: 10 - type: integer 
	Parameter MIN_KITT_CAR_STEP_MS bound to: 1 - type: integer 
	Parameter NUM_OF_SWS bound to: 16 - type: integer 
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_module' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:12' bound to instance 'inst1' of component 'PWM_module' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:73]
INFO: [Synth 8-638] synthesizing module 'PWM_module' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:27]
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_module' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'KittCarPWM' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3339.754 ; gain = 23.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3349.066 ; gain = 33.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3349.066 ; gain = 33.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3360.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3360.648 ; gain = 44.680
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_module'
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:63]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sim_1/imports/new/tb_KittCar.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_KittCar'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM_module [pwm_module_default]
Compiling architecture behavioral of entity xil_defaultlib.KittCarPWM [\KittCarPWM(min_kitt_car_step_ms...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ms
ERROR: Index 17 out of bound 16 downto 0
Time: 30000150 ns  Iteration: 0  Process: /tb_KittCar/dut2_KittCarPWM/line__83
  File: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd

HDL Line: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:116
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3373.359 ; gain = 12.711
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3373.359 ; gain = 12.711
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 17 elements ; expected 16 [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:121]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_kittcar in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3374.891 ; gain = 0.469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KittCarPWM' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
	Parameter CLK_PERIOD_NS bound to: 10 - type: integer 
	Parameter MIN_KITT_CAR_STEP_MS bound to: 1 - type: integer 
	Parameter NUM_OF_SWS bound to: 16 - type: integer 
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_module' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:12' bound to instance 'inst1' of component 'PWM_module' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:73]
INFO: [Synth 8-638] synthesizing module 'PWM_module' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:27]
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_module' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:27]
ERROR: [Synth 8-690] width mismatch in assignment; target has 16 bits, source has 17 bits [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:121]
ERROR: [Synth 8-285] failed synthesizing module 'KittCarPWM' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3374.895 ; gain = 0.473
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3376.113 ; gain = 1.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KittCarPWM' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
	Parameter CLK_PERIOD_NS bound to: 10 - type: integer 
	Parameter MIN_KITT_CAR_STEP_MS bound to: 1 - type: integer 
	Parameter NUM_OF_SWS bound to: 16 - type: integer 
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_module' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:12' bound to instance 'inst1' of component 'PWM_module' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:73]
INFO: [Synth 8-638] synthesizing module 'PWM_module' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:27]
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_module' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'KittCarPWM' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3376.113 ; gain = 1.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3382.996 ; gain = 8.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3382.996 ; gain = 8.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3394.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3394.410 ; gain = 19.516
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM_module [pwm_module_default]
Compiling architecture behavioral of entity xil_defaultlib.KittCarPWM [\KittCarPWM(min_kitt_car_step_ms...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ms
ERROR: Index 16 out of bound 15 downto 0
Time: 28000140 ns  Iteration: 0  Process: /tb_KittCar/dut2_KittCarPWM/line__83
  File: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd

HDL Line: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:116
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3396.039 ; gain = 1.629
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3396.039 ; gain = 1.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM_module [pwm_module_default]
Compiling architecture behavioral of entity xil_defaultlib.KittCarPWM [\KittCarPWM(min_kitt_car_step_ms...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ms
ERROR: Index 16 out of bound 15 downto 0
Time: 28000140 ns  Iteration: 0  Process: /tb_KittCar/dut2_KittCarPWM/line__83
  File: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd

HDL Line: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:116
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3401.402 ; gain = 4.629
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3401.402 ; gain = 4.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ms
ERROR: Index 16 out of bound 15 downto 0
Time: 28000140 ns  Iteration: 0  Process: /tb_KittCar/dut2_KittCarPWM/line__83
  File: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd

HDL Line: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:116
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3401.402 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3401.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM_module [pwm_module_default]
Compiling architecture behavioral of entity xil_defaultlib.KittCarPWM [\KittCarPWM(min_kitt_car_step_ms...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ms
ERROR: Index 16 out of bound 15 downto 0
Time: 28000140 ns  Iteration: 0  Process: /tb_KittCar/dut2_KittCarPWM/line__83
  File: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd

HDL Line: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:116
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3401.402 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3401.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM_module [pwm_module_default]
Compiling architecture behavioral of entity xil_defaultlib.KittCarPWM [\KittCarPWM(min_kitt_car_step_ms...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ms
ERROR: Index 16 out of bound 15 downto 0
Time: 26000140 ns  Iteration: 0  Process: /tb_KittCar/dut2_KittCarPWM/line__83
  File: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd

HDL Line: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:88
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3401.402 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3401.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_module'
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:63]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM_module [pwm_module_default]
Compiling architecture behavioral of entity xil_defaultlib.KittCarPWM [\KittCarPWM(min_kitt_car_step_ms...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ms
ERROR: Index 16 out of bound 15 downto 0
Time: 26000140 ns  Iteration: 0  Process: /tb_KittCar/dut2_KittCarPWM/line__83
  File: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd

HDL Line: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:88
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3401.512 ; gain = 0.109
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3401.512 ; gain = 0.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_module'
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:63]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM_module [pwm_module_default]
Compiling architecture behavioral of entity xil_defaultlib.KittCarPWM [\KittCarPWM(min_kitt_car_step_ms...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ms
ERROR: Index 16 out of bound 15 downto 0
Time: 26000140 ns  Iteration: 0  Process: /tb_KittCar/dut2_KittCarPWM/line__83
  File: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd

HDL Line: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:88
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3405.027 ; gain = 0.754
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3405.027 ; gain = 0.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_module'
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:63]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM_module [pwm_module_default]
Compiling architecture behavioral of entity xil_defaultlib.KittCarPWM [\KittCarPWM(min_kitt_car_step_ms...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ms
ERROR: Index 16 out of bound 15 downto 0
Time: 26000140 ns  Iteration: 0  Process: /tb_KittCar/dut2_KittCarPWM/line__83
  File: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd

HDL Line: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:88
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3417.070 ; gain = 6.297
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3417.070 ; gain = 6.297
set_property -name {xsim.simulate.runtime} -value {0.3s} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.3s
ERROR: Index 16 out of bound 15 downto 0
Time: 26000140 ns  Iteration: 0  Process: /tb_KittCar/dut2_KittCarPWM/line__83
  File: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd

HDL Line: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:88
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3642.250 ; gain = 30.680
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0.3s
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3642.250 ; gain = 30.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_KittCar.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.3s
ERROR: Index 16 out of bound 15 downto 0
Time: 26000140 ns  Iteration: 0  Process: /tb_KittCar/dut2_KittCarPWM/line__83
  File: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd

HDL Line: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:88
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3644.004 ; gain = 1.004
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_KittCar_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0.3s
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3644.004 ; gain = 1.004
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 88
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 89
remove_bps -file {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} -line 89
remove_bps -file {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} -line 88
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 88
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 89
remove_bps -file {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} -line 89
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 89
remove_bps -file {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} -line 89
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 89
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 91
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 92
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 93
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 94
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 95
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 85
add_bp {C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd} 87
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM_module [pwm_module_default]
Compiling architecture behavioral of entity xil_defaultlib.KittCarPWM [\KittCarPWM(min_kitt_car_step_ms...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhdC:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3644.004 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3644.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KittCarPWM' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
	Parameter CLK_PERIOD_NS bound to: 10 - type: integer 
	Parameter MIN_KITT_CAR_STEP_MS bound to: 1 - type: integer 
	Parameter NUM_OF_SWS bound to: 16 - type: integer 
	Parameter NUM_OF_LEDS bound to: 16 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_module' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:12' bound to instance 'inst1' of component 'PWM_module' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:73]
INFO: [Synth 8-638] synthesizing module 'PWM_module' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:27]
	Parameter TAIL_LENGTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_module' (1#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/new/PWM_module.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'KittCarPWM' (2#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3644.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3644.004 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 3644.004 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3654.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3654.859 ; gain = 10.855
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhdC:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3654.859 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Mar 22 14:16:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Mar 22 14:17:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.runs/impl_1/runme.log
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Impossibile accedere al file. Il file √® utilizzato da un altro processo: "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim/simulate.log"
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3654.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3654.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3654.859 ; gain = 0.000
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3856.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 3856.398 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 3856.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3856.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhdC:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3905.859 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM_module [pwm_module_default]
Compiling architecture behavioral of entity xil_defaultlib.KittCarPWM [\KittCarPWM(min_kitt_car_step_ms...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhdC:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3905.859 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_KittCar' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_KittCar_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'KittCarPWM'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
"xelab -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d90d0af26684910b4e3ef2c3dc03f99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_KittCar_behav xil_defaultlib.tb_KittCar -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM_module [pwm_module_default]
Compiling architecture behavioral of entity xil_defaultlib.KittCarPWM [\KittCarPWM(min_kitt_car_step_ms...]
Compiling architecture behavioral of entity xil_defaultlib.tb_kittcar
Built simulation snapshot tb_KittCar_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_KittCar_behav -key {Behavioral:sim_1:Functional:tb_KittCar} -tclbatch {tb_KittCar.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhdC:/Users/daido/Desktop/Polimi/Anno 4/DESD/KittCarPWM/KittCarPWM/KittCarPWM.srcs/sources_1/imports/LAB1/KittCarPWM.vhd' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3905.859 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 14:26:12 2023...
