--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf VGA.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,ft256,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk50mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
RGB<2>      |    8.711(R)|vga_clk           |   0.000|
hsync       |    8.238(R)|vga_clk           |   0.000|
vsync       |    9.974(R)|vga_clk           |   0.000|
------------+------------+------------------+--------+

Clock do_nota to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
tono<0>     |   10.030(R)|temp              |   0.000|
tono<1>     |   10.015(R)|temp              |   0.000|
tono<2>     |   10.377(R)|temp              |   0.000|
tono<3>     |    9.111(R)|temp              |   0.000|
------------+------------+------------------+--------+

Clock mi_nota to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
tono<0>     |   10.853(R)|temp              |   0.000|
tono<1>     |   10.838(R)|temp              |   0.000|
tono<2>     |   11.200(R)|temp              |   0.000|
tono<3>     |    9.934(R)|temp              |   0.000|
------------+------------+------------------+--------+

Clock re_nota to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
tono<0>     |   10.563(R)|temp              |   0.000|
tono<1>     |   10.548(R)|temp              |   0.000|
tono<2>     |   10.910(R)|temp              |   0.000|
tono<3>     |    9.644(R)|temp              |   0.000|
------------+------------+------------------+--------+

Clock sol_nota to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
tono<0>     |   11.087(R)|temp              |   0.000|
tono<1>     |   11.072(R)|temp              |   0.000|
tono<2>     |   11.434(R)|temp              |   0.000|
tono<3>     |   10.168(R)|temp              |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50mhz       |    7.945|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock do_nota
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
do_nota        |    3.039|         |         |         |
mi_nota        |    3.039|         |         |         |
re_nota        |    3.039|         |         |         |
sol_nota       |    3.039|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mi_nota
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
do_nota        |    3.039|         |         |         |
mi_nota        |    3.039|         |         |         |
re_nota        |    3.039|         |         |         |
sol_nota       |    3.039|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock re_nota
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
do_nota        |    3.039|         |         |         |
mi_nota        |    3.039|         |         |         |
re_nota        |    3.039|         |         |         |
sol_nota       |    3.039|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sol_nota
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
do_nota        |    3.039|         |         |         |
mi_nota        |    3.039|         |         |         |
re_nota        |    3.039|         |         |         |
sol_nota       |    3.039|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 15 14:03:52 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 122 MB



