#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5653d7cd8a10 .scope module, "processor_tb" "processor_tb" 2 1;
 .timescale 0 0;
v0x5653d7d280c0_0 .net "BusWires", 15 0, v0x5653d7d25e10_0;  1 drivers
v0x5653d7d281a0_0 .var "Clock", 0 0;
v0x5653d7d28260_0 .var "DIN", 15 0;
v0x5653d7d28360_0 .net "Done", 0 0, v0x5653d7d26120_0;  1 drivers
v0x5653d7d28430_0 .var "Resetn", 0 0;
v0x5653d7d284d0_0 .var "Run", 0 0;
S_0x5653d7cd8ba0 .scope module, "dut" "cute_processor" 2 9, 3 43 0, S_0x5653d7cd8a10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "DIN";
    .port_info 1 /INPUT 1 "Resetn";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /INPUT 1 "Run";
    .port_info 4 /OUTPUT 1 "Done";
    .port_info 5 /OUTPUT 16 "BusWires";
P_0x5653d7c9a970 .param/l "T0" 0 3 49, C4<00>;
P_0x5653d7c9a9b0 .param/l "T1" 0 3 49, C4<01>;
P_0x5653d7c9a9f0 .param/l "T2" 0 3 49, C4<10>;
P_0x5653d7c9aa30 .param/l "T3" 0 3 49, C4<11>;
P_0x5653d7c9aa70 .param/l "add" 0 3 80, C4<010>;
P_0x5653d7c9aab0 .param/l "mv" 0 3 80, C4<000>;
P_0x5653d7c9aaf0 .param/l "mvi" 0 3 80, C4<001>;
P_0x5653d7c9ab30 .param/l "sub" 0 3 80, C4<011>;
L_0x5653d7d285a0 .functor OR 1, v0x5653d7d28430_0, v0x5653d7d26120_0, C4<0>, C4<0>;
L_0x5653d7d286e0 .functor NOT 1, v0x5653d7d284d0_0, C4<0>, C4<0>, C4<0>;
L_0x5653d7d28840 .functor NOT 1, L_0x5653d7d287a0, C4<0>, C4<0>, C4<0>;
L_0x5653d7d28930 .functor AND 1, L_0x5653d7d286e0, L_0x5653d7d28840, C4<1>, C4<1>;
L_0x5653d7d28b60 .functor NOT 1, L_0x5653d7d28a70, C4<0>, C4<0>, C4<0>;
L_0x5653d7d28c20 .functor AND 1, L_0x5653d7d28930, L_0x5653d7d28b60, C4<1>, C4<1>;
L_0x5653d7d28d70 .functor OR 1, L_0x5653d7d285a0, L_0x5653d7d28c20, C4<0>, C4<0>;
v0x5653d7d25b90_0 .net "A", 15 0, v0x5653d7d24a30_0;  1 drivers
v0x5653d7d25c70_0 .var "AddSub", 0 0;
v0x5653d7d25d10_0 .var "Ain", 0 0;
v0x5653d7d25e10_0 .var "BusWires", 15 0;
v0x5653d7d25eb0_0 .net "Clock", 0 0, v0x5653d7d281a0_0;  1 drivers
v0x5653d7d25fa0_0 .net "DIN", 15 0, v0x5653d7d28260_0;  1 drivers
v0x5653d7d26060_0 .var "DINout", 0 0;
v0x5653d7d26120_0 .var "Done", 0 0;
v0x5653d7d261e0_0 .net "G", 15 0, v0x5653d7d25130_0;  1 drivers
v0x5653d7d262a0_0 .var "Gin", 0 0;
v0x5653d7d26370_0 .var "Gout", 0 0;
v0x5653d7d26410_0 .net "I", 2 0, L_0x5653d7d28e80;  1 drivers
v0x5653d7d264d0_0 .net "IR", 1 9, v0x5653d7d25850_0;  1 drivers
v0x5653d7d265c0_0 .var "IRin", 0 0;
v0x5653d7d26690_0 .net "R0", 15 0, v0x5653d7d213d0_0;  1 drivers
v0x5653d7d26760_0 .net "R1", 15 0, v0x5653d7d21a50_0;  1 drivers
v0x5653d7d26830_0 .net "R2", 15 0, v0x5653d7d22140_0;  1 drivers
v0x5653d7d26a10_0 .net "R3", 15 0, v0x5653d7d227c0_0;  1 drivers
v0x5653d7d26ae0_0 .net "R4", 15 0, v0x5653d7d22e50_0;  1 drivers
v0x5653d7d26bb0_0 .net "R5", 15 0, v0x5653d7d23560_0;  1 drivers
v0x5653d7d26c80_0 .net "R6", 15 0, v0x5653d7d23c30_0;  1 drivers
v0x5653d7d26d50_0 .net "R7", 15 0, v0x5653d7d24330_0;  1 drivers
v0x5653d7d26e20_0 .net "Resetn", 0 0, v0x5653d7d28430_0;  1 drivers
v0x5653d7d26ec0_0 .var "Rin", 0 7;
v0x5653d7d26f80_0 .var "Rout", 0 7;
v0x5653d7d27060_0 .net "Run", 0 0, v0x5653d7d284d0_0;  1 drivers
v0x5653d7d27120_0 .net "Sel", 1 10, L_0x5653d7d299b0;  1 drivers
v0x5653d7d27200_0 .var "Sum", 15 0;
v0x5653d7d272f0_0 .var "Tstep_D", 1 0;
v0x5653d7d273b0_0 .var "Tstep_Q", 1 0;
v0x5653d7d27490_0 .net "Xreg", 0 7, v0x5653d7cf7720_0;  1 drivers
v0x5653d7d27580_0 .net "Yreg", 0 7, v0x5653d7cf5ce0_0;  1 drivers
v0x5653d7d27650_0 .net *"_ivl_0", 0 0, L_0x5653d7d285a0;  1 drivers
v0x5653d7d27920_0 .net *"_ivl_11", 0 0, L_0x5653d7d28a70;  1 drivers
v0x5653d7d27a00_0 .net *"_ivl_12", 0 0, L_0x5653d7d28b60;  1 drivers
v0x5653d7d27ae0_0 .net *"_ivl_14", 0 0, L_0x5653d7d28c20;  1 drivers
v0x5653d7d27bc0_0 .net *"_ivl_2", 0 0, L_0x5653d7d286e0;  1 drivers
v0x5653d7d27ca0_0 .net *"_ivl_5", 0 0, L_0x5653d7d287a0;  1 drivers
v0x5653d7d27d80_0 .net *"_ivl_6", 0 0, L_0x5653d7d28840;  1 drivers
v0x5653d7d27e60_0 .net *"_ivl_8", 0 0, L_0x5653d7d28930;  1 drivers
v0x5653d7d27f40_0 .net "clear", 0 0, L_0x5653d7d28d70;  1 drivers
E_0x5653d7ce3160/0 .event edge, v0x5653d7d27120_0, v0x5653d7d213d0_0, v0x5653d7d21a50_0, v0x5653d7d22140_0;
E_0x5653d7ce3160/1 .event edge, v0x5653d7d227c0_0, v0x5653d7d22e50_0, v0x5653d7d23560_0, v0x5653d7d23c30_0;
E_0x5653d7ce3160/2 .event edge, v0x5653d7d24330_0, v0x5653d7d25130_0, v0x5653d7d25fa0_0;
E_0x5653d7ce3160 .event/or E_0x5653d7ce3160/0, E_0x5653d7ce3160/1, E_0x5653d7ce3160/2;
E_0x5653d7cded10 .event edge, v0x5653d7d214b0_0, v0x5653d7d24a30_0, v0x5653d7d25c70_0;
E_0x5653d7cbe080/0 .event negedge, v0x5653d7d26e20_0;
E_0x5653d7cbe080/1 .event posedge, v0x5653d7d21310_0;
E_0x5653d7cbe080 .event/or E_0x5653d7cbe080/0, E_0x5653d7cbe080/1;
E_0x5653d7d04360 .event edge, v0x5653d7cf5ce0_0, v0x5653d7cf7720_0, v0x5653d7d26410_0, v0x5653d7d273b0_0;
E_0x5653d7d04320 .event edge, v0x5653d7d26120_0, v0x5653d7d27060_0, v0x5653d7d273b0_0;
L_0x5653d7d287a0 .part v0x5653d7d273b0_0, 0, 1;
L_0x5653d7d28a70 .part v0x5653d7d273b0_0, 1, 1;
L_0x5653d7d28e80 .part v0x5653d7d25850_0, 6, 3;
L_0x5653d7d28f70 .part v0x5653d7d25850_0, 3, 3;
L_0x5653d7d29040 .part v0x5653d7d25850_0, 0, 3;
L_0x5653d7d290e0 .part v0x5653d7d26ec0_0, 7, 1;
L_0x5653d7d291f0 .part v0x5653d7d26ec0_0, 6, 1;
L_0x5653d7d29290 .part v0x5653d7d26ec0_0, 5, 1;
L_0x5653d7d29380 .part v0x5653d7d26ec0_0, 4, 1;
L_0x5653d7d29450 .part v0x5653d7d26ec0_0, 3, 1;
L_0x5653d7d29580 .part v0x5653d7d26ec0_0, 2, 1;
L_0x5653d7d29650 .part v0x5653d7d26ec0_0, 1, 1;
L_0x5653d7d29790 .part v0x5653d7d26ec0_0, 0, 1;
L_0x5653d7d29860 .part v0x5653d7d28260_0, 7, 9;
L_0x5653d7d299b0 .concat [ 1 1 8 0], v0x5653d7d26060_0, v0x5653d7d26370_0, v0x5653d7d26f80_0;
S_0x5653d7cdb970 .scope module, "decX" "dec3to8" 3 61, 3 9 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "W";
    .port_info 1 /INPUT 1 "En";
    .port_info 2 /OUTPUT 8 "Y";
L_0x7fafe7fb4018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5653d7cf8900_0 .net "En", 0 0, L_0x7fafe7fb4018;  1 drivers
v0x5653d7cf8010_0 .net "W", 2 0, L_0x5653d7d28f70;  1 drivers
v0x5653d7cf7720_0 .var "Y", 0 7;
E_0x5653d7cf5970 .event edge, v0x5653d7cf8900_0, v0x5653d7cf8010_0;
S_0x5653d7d20ce0 .scope module, "decY" "dec3to8" 3 62, 3 9 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "W";
    .port_info 1 /INPUT 1 "En";
    .port_info 2 /OUTPUT 8 "Y";
L_0x7fafe7fb4060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5653d7cf6e30_0 .net "En", 0 0, L_0x7fafe7fb4060;  1 drivers
v0x5653d7cf6540_0 .net "W", 2 0, L_0x5653d7d29040;  1 drivers
v0x5653d7cf5ce0_0 .var "Y", 0 7;
E_0x5653d7cf86a0 .event edge, v0x5653d7cf6e30_0, v0x5653d7cf6540_0;
S_0x5653d7d21070 .scope module, "reg_0" "regn" 3 144, 3 31 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "R";
    .port_info 1 /INPUT 1 "Rin";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /OUTPUT 16 "Q";
P_0x5653d7d21250 .param/l "n" 0 3 32, +C4<00000000000000000000000000010000>;
v0x5653d7d21310_0 .net "Clock", 0 0, v0x5653d7d281a0_0;  alias, 1 drivers
v0x5653d7d213d0_0 .var "Q", 15 0;
v0x5653d7d214b0_0 .net "R", 15 0, v0x5653d7d25e10_0;  alias, 1 drivers
v0x5653d7d21570_0 .net "Rin", 0 0, L_0x5653d7d290e0;  1 drivers
E_0x5653d7cf8f90 .event posedge, v0x5653d7d21310_0;
S_0x5653d7d216b0 .scope module, "reg_1" "regn" 3 145, 3 31 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "R";
    .port_info 1 /INPUT 1 "Rin";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /OUTPUT 16 "Q";
P_0x5653d7d21890 .param/l "n" 0 3 32, +C4<00000000000000000000000000010000>;
v0x5653d7d21960_0 .net "Clock", 0 0, v0x5653d7d281a0_0;  alias, 1 drivers
v0x5653d7d21a50_0 .var "Q", 15 0;
v0x5653d7d21b10_0 .net "R", 15 0, v0x5653d7d25e10_0;  alias, 1 drivers
v0x5653d7d21c10_0 .net "Rin", 0 0, L_0x5653d7d291f0;  1 drivers
S_0x5653d7d21d60 .scope module, "reg_2" "regn" 3 146, 3 31 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "R";
    .port_info 1 /INPUT 1 "Rin";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /OUTPUT 16 "Q";
P_0x5653d7d21f90 .param/l "n" 0 3 32, +C4<00000000000000000000000000010000>;
v0x5653d7d22030_0 .net "Clock", 0 0, v0x5653d7d281a0_0;  alias, 1 drivers
v0x5653d7d22140_0 .var "Q", 15 0;
v0x5653d7d22220_0 .net "R", 15 0, v0x5653d7d25e10_0;  alias, 1 drivers
v0x5653d7d22310_0 .net "Rin", 0 0, L_0x5653d7d29290;  1 drivers
S_0x5653d7d22450 .scope module, "reg_3" "regn" 3 147, 3 31 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "R";
    .port_info 1 /INPUT 1 "Rin";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /OUTPUT 16 "Q";
P_0x5653d7d22630 .param/l "n" 0 3 32, +C4<00000000000000000000000000010000>;
v0x5653d7d22700_0 .net "Clock", 0 0, v0x5653d7d281a0_0;  alias, 1 drivers
v0x5653d7d227c0_0 .var "Q", 15 0;
v0x5653d7d228a0_0 .net "R", 15 0, v0x5653d7d25e10_0;  alias, 1 drivers
v0x5653d7d22970_0 .net "Rin", 0 0, L_0x5653d7d29380;  1 drivers
S_0x5653d7d22ae0 .scope module, "reg_4" "regn" 3 148, 3 31 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "R";
    .port_info 1 /INPUT 1 "Rin";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /OUTPUT 16 "Q";
P_0x5653d7d22cc0 .param/l "n" 0 3 32, +C4<00000000000000000000000000010000>;
v0x5653d7d22d90_0 .net "Clock", 0 0, v0x5653d7d281a0_0;  alias, 1 drivers
v0x5653d7d22e50_0 .var "Q", 15 0;
v0x5653d7d22f30_0 .net "R", 15 0, v0x5653d7d25e10_0;  alias, 1 drivers
v0x5653d7d23090_0 .net "Rin", 0 0, L_0x5653d7d29450;  1 drivers
S_0x5653d7d23200 .scope module, "reg_5" "regn" 3 149, 3 31 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "R";
    .port_info 1 /INPUT 1 "Rin";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /OUTPUT 16 "Q";
P_0x5653d7d220f0 .param/l "n" 0 3 32, +C4<00000000000000000000000000010000>;
v0x5653d7d234a0_0 .net "Clock", 0 0, v0x5653d7d281a0_0;  alias, 1 drivers
v0x5653d7d23560_0 .var "Q", 15 0;
v0x5653d7d23640_0 .net "R", 15 0, v0x5653d7d25e10_0;  alias, 1 drivers
v0x5653d7d23710_0 .net "Rin", 0 0, L_0x5653d7d29580;  1 drivers
S_0x5653d7d23880 .scope module, "reg_6" "regn" 3 150, 3 31 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "R";
    .port_info 1 /INPUT 1 "Rin";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /OUTPUT 16 "Q";
P_0x5653d7d21f40 .param/l "n" 0 3 32, +C4<00000000000000000000000000010000>;
v0x5653d7d23b70_0 .net "Clock", 0 0, v0x5653d7d281a0_0;  alias, 1 drivers
v0x5653d7d23c30_0 .var "Q", 15 0;
v0x5653d7d23d10_0 .net "R", 15 0, v0x5653d7d25e10_0;  alias, 1 drivers
v0x5653d7d23de0_0 .net "Rin", 0 0, L_0x5653d7d29650;  1 drivers
S_0x5653d7d23f50 .scope module, "reg_7" "regn" 3 151, 3 31 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "R";
    .port_info 1 /INPUT 1 "Rin";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /OUTPUT 16 "Q";
P_0x5653d7d24130 .param/l "n" 0 3 32, +C4<00000000000000000000000000010000>;
v0x5653d7d24270_0 .net "Clock", 0 0, v0x5653d7d281a0_0;  alias, 1 drivers
v0x5653d7d24330_0 .var "Q", 15 0;
v0x5653d7d24410_0 .net "R", 15 0, v0x5653d7d25e10_0;  alias, 1 drivers
v0x5653d7d244e0_0 .net "Rin", 0 0, L_0x5653d7d29790;  1 drivers
S_0x5653d7d24650 .scope module, "reg_A" "regn" 3 152, 3 31 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "R";
    .port_info 1 /INPUT 1 "Rin";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /OUTPUT 16 "Q";
P_0x5653d7d24830 .param/l "n" 0 3 32, +C4<00000000000000000000000000010000>;
v0x5653d7d24970_0 .net "Clock", 0 0, v0x5653d7d281a0_0;  alias, 1 drivers
v0x5653d7d24a30_0 .var "Q", 15 0;
v0x5653d7d24b10_0 .net "R", 15 0, v0x5653d7d25e10_0;  alias, 1 drivers
v0x5653d7d24be0_0 .net "Rin", 0 0, v0x5653d7d25d10_0;  1 drivers
S_0x5653d7d24d50 .scope module, "reg_G" "regn" 3 163, 3 31 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "R";
    .port_info 1 /INPUT 1 "Rin";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /OUTPUT 16 "Q";
P_0x5653d7d24f30 .param/l "n" 0 3 32, +C4<00000000000000000000000000010000>;
v0x5653d7d25070_0 .net "Clock", 0 0, v0x5653d7d281a0_0;  alias, 1 drivers
v0x5653d7d25130_0 .var "Q", 15 0;
v0x5653d7d25210_0 .net "R", 15 0, v0x5653d7d27200_0;  1 drivers
v0x5653d7d25300_0 .net "Rin", 0 0, v0x5653d7d262a0_0;  1 drivers
S_0x5653d7d25470 .scope module, "reg_IR" "regn" 3 153, 3 31 0, S_0x5653d7cd8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "R";
    .port_info 1 /INPUT 1 "Rin";
    .port_info 2 /INPUT 1 "Clock";
    .port_info 3 /OUTPUT 9 "Q";
P_0x5653d7d25650 .param/l "n" 0 3 32, +C4<00000000000000000000000000001001>;
v0x5653d7d25790_0 .net "Clock", 0 0, v0x5653d7d281a0_0;  alias, 1 drivers
v0x5653d7d25850_0 .var "Q", 8 0;
v0x5653d7d25930_0 .net "R", 8 0, L_0x5653d7d29860;  1 drivers
v0x5653d7d25a20_0 .net "Rin", 0 0, v0x5653d7d265c0_0;  1 drivers
    .scope S_0x5653d7cdb970;
T_0 ;
    %wait E_0x5653d7cf5970;
    %load/vec4 v0x5653d7cf8900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5653d7cf8010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5653d7cf7720_0, 0, 8;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x5653d7cf7720_0, 0, 8;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x5653d7cf7720_0, 0, 8;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5653d7cf7720_0, 0, 8;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5653d7cf7720_0, 0, 8;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5653d7cf7720_0, 0, 8;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5653d7cf7720_0, 0, 8;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5653d7cf7720_0, 0, 8;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5653d7cf7720_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5653d7d20ce0;
T_1 ;
    %wait E_0x5653d7cf86a0;
    %load/vec4 v0x5653d7cf6e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5653d7cf6540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5653d7cf5ce0_0, 0, 8;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x5653d7cf5ce0_0, 0, 8;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x5653d7cf5ce0_0, 0, 8;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5653d7cf5ce0_0, 0, 8;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5653d7cf5ce0_0, 0, 8;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5653d7cf5ce0_0, 0, 8;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5653d7cf5ce0_0, 0, 8;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5653d7cf5ce0_0, 0, 8;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5653d7cf5ce0_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5653d7d21070;
T_2 ;
    %wait E_0x5653d7cf8f90;
    %load/vec4 v0x5653d7d21570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5653d7d214b0_0;
    %assign/vec4 v0x5653d7d213d0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5653d7d216b0;
T_3 ;
    %wait E_0x5653d7cf8f90;
    %load/vec4 v0x5653d7d21c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5653d7d21b10_0;
    %assign/vec4 v0x5653d7d21a50_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5653d7d21d60;
T_4 ;
    %wait E_0x5653d7cf8f90;
    %load/vec4 v0x5653d7d22310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5653d7d22220_0;
    %assign/vec4 v0x5653d7d22140_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5653d7d22450;
T_5 ;
    %wait E_0x5653d7cf8f90;
    %load/vec4 v0x5653d7d22970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5653d7d228a0_0;
    %assign/vec4 v0x5653d7d227c0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5653d7d22ae0;
T_6 ;
    %wait E_0x5653d7cf8f90;
    %load/vec4 v0x5653d7d23090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5653d7d22f30_0;
    %assign/vec4 v0x5653d7d22e50_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5653d7d23200;
T_7 ;
    %wait E_0x5653d7cf8f90;
    %load/vec4 v0x5653d7d23710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5653d7d23640_0;
    %assign/vec4 v0x5653d7d23560_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5653d7d23880;
T_8 ;
    %wait E_0x5653d7cf8f90;
    %load/vec4 v0x5653d7d23de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5653d7d23d10_0;
    %assign/vec4 v0x5653d7d23c30_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5653d7d23f50;
T_9 ;
    %wait E_0x5653d7cf8f90;
    %load/vec4 v0x5653d7d244e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5653d7d24410_0;
    %assign/vec4 v0x5653d7d24330_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5653d7d24650;
T_10 ;
    %wait E_0x5653d7cf8f90;
    %load/vec4 v0x5653d7d24be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5653d7d24b10_0;
    %assign/vec4 v0x5653d7d24a30_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5653d7d25470;
T_11 ;
    %wait E_0x5653d7cf8f90;
    %load/vec4 v0x5653d7d25a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5653d7d25930_0;
    %assign/vec4 v0x5653d7d25850_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5653d7d24d50;
T_12 ;
    %wait E_0x5653d7cf8f90;
    %load/vec4 v0x5653d7d25300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5653d7d25210_0;
    %assign/vec4 v0x5653d7d25130_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5653d7cd8ba0;
T_13 ;
    %wait E_0x5653d7d04320;
    %load/vec4 v0x5653d7d273b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x5653d7d27060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5653d7d272f0_0, 0, 2;
    %jmp T_13.6;
T_13.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5653d7d272f0_0, 0, 2;
T_13.6 ;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x5653d7d26120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5653d7d272f0_0, 0, 2;
    %jmp T_13.8;
T_13.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5653d7d272f0_0, 0, 2;
T_13.8 ;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5653d7d272f0_0, 0, 2;
    %jmp T_13.4;
T_13.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5653d7d272f0_0, 0, 2;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5653d7cd8ba0;
T_14 ;
    %wait E_0x5653d7d04360;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d26120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d25d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d262a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d26370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d25c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d265c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d26060_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5653d7d26ec0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5653d7d26f80_0, 0, 8;
    %load/vec4 v0x5653d7d273b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d265c0_0, 0, 1;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x5653d7d26410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0x5653d7d27580_0;
    %store/vec4 v0x5653d7d26f80_0, 0, 8;
    %load/vec4 v0x5653d7d27490_0;
    %store/vec4 v0x5653d7d26ec0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d26120_0, 0, 1;
    %jmp T_14.10;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d26060_0, 0, 1;
    %load/vec4 v0x5653d7d27490_0;
    %store/vec4 v0x5653d7d26ec0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d26120_0, 0, 1;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x5653d7d27490_0;
    %store/vec4 v0x5653d7d26f80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d25d10_0, 0, 1;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x5653d7d27490_0;
    %store/vec4 v0x5653d7d26f80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d25d10_0, 0, 1;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x5653d7d26410_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %jmp T_14.14;
T_14.11 ;
    %load/vec4 v0x5653d7d27580_0;
    %store/vec4 v0x5653d7d26f80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d262a0_0, 0, 1;
    %jmp T_14.14;
T_14.12 ;
    %load/vec4 v0x5653d7d27580_0;
    %store/vec4 v0x5653d7d26f80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d25c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d262a0_0, 0, 1;
    %jmp T_14.14;
T_14.14 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x5653d7d26410_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %jmp T_14.18;
T_14.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d26370_0, 0, 1;
    %load/vec4 v0x5653d7d27490_0;
    %store/vec4 v0x5653d7d26ec0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d26120_0, 0, 1;
    %jmp T_14.18;
T_14.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d26370_0, 0, 1;
    %load/vec4 v0x5653d7d27490_0;
    %store/vec4 v0x5653d7d26ec0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d26120_0, 0, 1;
    %jmp T_14.18;
T_14.18 ;
    %pop/vec4 1;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5653d7cd8ba0;
T_15 ;
    %wait E_0x5653d7cbe080;
    %load/vec4 v0x5653d7d26e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5653d7d273b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5653d7d272f0_0;
    %assign/vec4 v0x5653d7d273b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5653d7cd8ba0;
T_16 ;
    %wait E_0x5653d7cded10;
    %load/vec4 v0x5653d7d25c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5653d7d25b90_0;
    %load/vec4 v0x5653d7d25e10_0;
    %add;
    %store/vec4 v0x5653d7d27200_0, 0, 16;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5653d7d25b90_0;
    %load/vec4 v0x5653d7d25e10_0;
    %sub;
    %store/vec4 v0x5653d7d27200_0, 0, 16;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5653d7cd8ba0;
T_17 ;
    %wait E_0x5653d7ce3160;
    %load/vec4 v0x5653d7d27120_0;
    %cmpi/e 512, 0, 10;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x5653d7d26690_0;
    %store/vec4 v0x5653d7d25e10_0, 0, 16;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5653d7d27120_0;
    %cmpi/e 256, 0, 10;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x5653d7d26760_0;
    %store/vec4 v0x5653d7d25e10_0, 0, 16;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5653d7d27120_0;
    %cmpi/e 128, 0, 10;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x5653d7d26830_0;
    %store/vec4 v0x5653d7d25e10_0, 0, 16;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5653d7d27120_0;
    %cmpi/e 64, 0, 10;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v0x5653d7d26a10_0;
    %store/vec4 v0x5653d7d25e10_0, 0, 16;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x5653d7d27120_0;
    %cmpi/e 32, 0, 10;
    %jmp/0xz  T_17.8, 4;
    %load/vec4 v0x5653d7d26ae0_0;
    %store/vec4 v0x5653d7d25e10_0, 0, 16;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x5653d7d27120_0;
    %cmpi/e 16, 0, 10;
    %jmp/0xz  T_17.10, 4;
    %load/vec4 v0x5653d7d26bb0_0;
    %store/vec4 v0x5653d7d25e10_0, 0, 16;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0x5653d7d27120_0;
    %cmpi/e 8, 0, 10;
    %jmp/0xz  T_17.12, 4;
    %load/vec4 v0x5653d7d26c80_0;
    %store/vec4 v0x5653d7d25e10_0, 0, 16;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v0x5653d7d27120_0;
    %cmpi/e 4, 0, 10;
    %jmp/0xz  T_17.14, 4;
    %load/vec4 v0x5653d7d26d50_0;
    %store/vec4 v0x5653d7d25e10_0, 0, 16;
    %jmp T_17.15;
T_17.14 ;
    %load/vec4 v0x5653d7d27120_0;
    %cmpi/e 2, 0, 10;
    %jmp/0xz  T_17.16, 4;
    %load/vec4 v0x5653d7d261e0_0;
    %store/vec4 v0x5653d7d25e10_0, 0, 16;
    %jmp T_17.17;
T_17.16 ;
    %load/vec4 v0x5653d7d25fa0_0;
    %store/vec4 v0x5653d7d25e10_0, 0, 16;
T_17.17 ;
T_17.15 ;
T_17.13 ;
T_17.11 ;
T_17.9 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5653d7cd8a10;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d28430_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d28430_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5653d7cd8a10;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d281a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d281a0_0, 0, 1;
T_19.0 ;
    %delay 10, 0;
    %load/vec4 v0x5653d7d281a0_0;
    %inv;
    %store/vec4 v0x5653d7d281a0_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x5653d7cd8a10;
T_20 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d284d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5653d7d28260_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d284d0_0, 0, 1;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x5653d7d28260_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d284d0_0, 0, 1;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x5653d7d28260_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x5653d7cd8a10;
T_21 ;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d284d0_0, 0, 1;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x5653d7d28260_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d284d0_0, 0, 1;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x5653d7d28260_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x5653d7cd8a10;
T_22 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d284d0_0, 0, 1;
    %pushi/vec4 16512, 0, 16;
    %store/vec4 v0x5653d7d28260_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d284d0_0, 0, 1;
    %pushi/vec4 16512, 0, 16;
    %store/vec4 v0x5653d7d28260_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x5653d7cd8a10;
T_23 ;
    %delay 180, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653d7d284d0_0, 0, 1;
    %pushi/vec4 24576, 0, 16;
    %store/vec4 v0x5653d7d28260_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653d7d284d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5653d7d28260_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x5653d7cd8a10;
T_24 ;
    %vpi_call 2 52 "$dumpfile", "cute_proc.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5653d7cd8a10 {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "cute_processor1.v";
