# vsim -c tb_systolic_array_os -do "run -all; quit" 
# Start time: 09:27:14 on Feb 27,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../RTL/processing_element_os.v(122): (vopt-2241) Connection width does not match width of port 'Carry'. The port definition is at: ../RTL/Adder/Adder_generic.v(12).
# ** Warning: ../RTL/processing_element_os.v(190): (vopt-2697) MSB -1 of part-select into 'pipe_valid' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(203): (vopt-2697) MSB -1 of part-select into 'zero_pipe' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(190): (vopt-2697) MSB -1 of part-select into 'pipe_valid' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(203): (vopt-2697) MSB -1 of part-select into 'zero_pipe' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(190): (vopt-2697) MSB -1 of part-select into 'pipe_valid' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(203): (vopt-2697) MSB -1 of part-select into 'zero_pipe' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(190): (vopt-2697) MSB -1 of part-select into 'pipe_valid' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(203): (vopt-2697) MSB -1 of part-select into 'zero_pipe' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(190): (vopt-2697) MSB -1 of part-select into 'pipe_valid' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(203): (vopt-2697) MSB -1 of part-select into 'zero_pipe' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(190): (vopt-2697) MSB -1 of part-select into 'pipe_valid' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(203): (vopt-2697) MSB -1 of part-select into 'zero_pipe' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(190): (vopt-2697) MSB -1 of part-select into 'pipe_valid' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(203): (vopt-2697) MSB -1 of part-select into 'zero_pipe' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(190): (vopt-2697) MSB -1 of part-select into 'pipe_valid' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(203): (vopt-2697) MSB -1 of part-select into 'zero_pipe' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(190): (vopt-2697) MSB -1 of part-select into 'pipe_valid' is out of bounds.
# ** Warning: ../RTL/processing_element_os.v(203): (vopt-2697) MSB -1 of part-select into 'zero_pipe' is out of bounds.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=19.
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_systolic_array_os(fast)
# run -all
# 
# ===== Case 1: Reset Chk =====
# 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0]
# 
# ===== Case 2: Reset Off Chk =====
# 
#  [              5] [              0] [              0] 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             23] [              7] [              0] 
#  [             10] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             23] [             31] [              0] 
#  [             34] [             14] [              0] 
#  [              0] [              0] [              0]
# 
#  [             23] [             31] [              0] 
#  [             34] [             46] [              0] 
#  [              0] [              0] [              0]
# 
# ===== Case 3: Check Reg_Clear Signal Chk =====
# 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [              6] [              0] [              0] 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             48] [             10] [              0] 
#  [             12] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             48] [             64] [              0] 
#  [             68] [             20] [              0] 
#  [              0] [              0] [              0]
# 
#  [             48] [             64] [              0] 
#  [             68] [             92] [              0] 
#  [              0] [              0] [              0]
# 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             28] [              0] [              0] 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             34] [             36] [              0] 
#  [             56] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             34] [             46] [              0] 
#  [             74] [             72] [              0] 
#  [              0] [              0] [              0]
# 
#  [             34] [             46] [              0] 
#  [             74] [            102] [              0] 
#  [              0] [              0] [              0]
# 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [              9] [              0] [              0] 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             25] [              6] [              0] 
#  [             36] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             46] [             16] [              3] 
#  [             76] [             24] [              0] 
#  [             63] [              0] [              0]
# 
#  [             46] [             28] [              7] 
#  [            118] [             49] [             12] 
#  [            127] [             42] [              0]
# 
#  [             46] [             28] [             10] 
#  [            118] [             73] [             22] 
#  [            190] [             82] [             21]
# 
#  [             46] [             28] [             10] 
#  [            118] [             73] [             28] 
#  [            190] [            118] [             37]
# 
#  [             46] [             28] [             10] 
#  [            118] [             73] [             28] 
#  [            190] [            118] [             46]
# 
# ===== Case 4: Pipeline_en Signal Chk =====
# 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [              9] [              0] [              0] 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             25] [              6] [              0] 
#  [             36] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             46] [             16] [              3] 
#  [             76] [             24] [              0] 
#  [             63] [              0] [              0]
# 
#  [             46] [             28] [              7] 
#  [            118] [             49] [             12] 
#  [            127] [             42] [              0]
# 
# ===== Pipeline OFF =====
# 
#  [             46] [             28] [              7] 
#  [            118] [             49] [             12] 
#  [            127] [             42] [              0]
# 
#  [             46] [             28] [              7] 
#  [            118] [             49] [             12] 
#  [            127] [             42] [              0]
# 
#  [             46] [             28] [              7] 
#  [            118] [             49] [             12] 
#  [            127] [             42] [              0]
# 
#  [             46] [             28] [              7] 
#  [            118] [             49] [             12] 
#  [            127] [             42] [              0]
# 
#  [             46] [             28] [              7] 
#  [            118] [             49] [             12] 
#  [            127] [             42] [              0]
# 
#  [             46] [             28] [              7] 
#  [            118] [             49] [             12] 
#  [            127] [             42] [              0]
# 
#  [             46] [             28] [              7] 
#  [            118] [             49] [             12] 
#  [            127] [             42] [              0]
# 
#  [             46] [             28] [              7] 
#  [            118] [             49] [             12] 
#  [            127] [             42] [              0]
# 
#  [             46] [             28] [              7] 
#  [            118] [             49] [             12] 
#  [            127] [             42] [              0]
# 
#  [             46] [             28] [              7] 
#  [            118] [             49] [             12] 
#  [            127] [             42] [              0]
# 
# ===== Pipeline ON =====
# 
#  [             46] [             28] [             10] 
#  [            118] [             73] [             22] 
#  [            190] [             82] [             21]
# 
#  [             46] [             28] [             10] 
#  [            118] [             73] [             28] 
#  [            190] [            118] [             37]
# 
#  [             46] [             28] [             10] 
#  [            118] [             73] [             28] 
#  [            190] [            118] [             46]
# 
# ===== Case 5: Cell_en Signal Chk =====
# 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             49] [              0] [              0] 
#  [              0] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             65] [             56] [              0] 
#  [             56] [              0] [              0] 
#  [              0] [              0] [              0]
# 
#  [             66] [             76] [             63] 
#  [             76] [             64] [              0] 
#  [             63] [              0] [              0]
# 
#  [             66] [             78] [             87] 
#  [             78] [             89] [             72] 
#  [             87] [             72] [              0]
# 
# ===== Cell_en OFF =====
# 
#  [             66] [             78] [             87] 
#  [             78] [             93] [            102] 
#  [             90] [            102] [             81]
# 
#  [             66] [             78] [             87] 
#  [             78] [             93] [            102] 
#  [             90] [            102] [             81]
# 
#  [             66] [             78] [             87] 
#  [             78] [             93] [            102] 
#  [             90] [            108] [            117]
# 
#  [             66] [             78] [             87] 
#  [             78] [             93] [            102] 
#  [             90] [            108] [            117]
# 
#  [             66] [             78] [             87] 
#  [             78] [             93] [            102] 
#  [             90] [            108] [            117]
# 
#  [             66] [             78] [             87] 
#  [             78] [             93] [            102] 
#  [             90] [            108] [            117]
# 
#  [             66] [             78] [             87] 
#  [             78] [             93] [            102] 
#  [             90] [            108] [            117]
# 
#  [             66] [             78] [             87] 
#  [             78] [             93] [            102] 
#  [             90] [            108] [            117]
# 
#  [             66] [             78] [             87] 
#  [             78] [             93] [            102] 
#  [             90] [            108] [            117]
# 
#  [             66] [             78] [             87] 
#  [             78] [             93] [            102] 
#  [             90] [            108] [            117]
# 
#  [             66] [             78] [             87] 
#  [             78] [             93] [            102] 
#  [             90] [            108] [            117]
# 
#  [             66] [             78] [             87] 
#  [             78] [             93] [            102] 
#  [             90] [            108] [            117]
# 
# ===== Cell_en ON =====
# 
#  [             66] [             78] [             90] 
#  [             78] [             93] [            102] 
#  [             90] [            108] [            117]
# 
#  [             66] [             78] [             90] 
#  [             78] [             93] [            108] 
#  [             90] [            108] [            117]
# 
#  [             66] [             78] [             90] 
#  [             78] [             93] [            108] 
#  [             90] [            108] [            126]
# ** Note: $finish    : tb_systolic_array_os.sv(365)
#    Time: 7875 ns  Iteration: 1  Instance: /tb_systolic_array_os
# End time: 09:27:14 on Feb 27,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 19
