
---------- Begin Simulation Statistics ----------
final_tick                                10122210000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70439                       # Simulator instruction rate (inst/s)
host_mem_usage                                 857920                       # Number of bytes of host memory used
host_op_rate                                   113693                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   394.13                       # Real time elapsed on the host
host_tick_rate                               25682363                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    27762290                       # Number of instructions simulated
sim_ops                                      44809725                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010122                       # Number of seconds simulated
sim_ticks                                 10122210000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             1936084                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 2                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            40143                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          1997295                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            837012                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1936084                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1099072                       # Number of indirect misses.
system.cpu0.branchPred.lookups                2209330                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  97539                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        36965                       # Number of mispredicted indirect branches.
system.cpu0.cc_regfile_reads                 10673431                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 6053194                       # number of cc regfile writes
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            40233                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   1992938                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1011983                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts         782608                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            10000000                       # Number of instructions committed
system.cpu0.commit.committedOps              17943323                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      9830092                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.825346                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.649716                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5336818     54.29%     54.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       894955      9.10%     63.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       662752      6.74%     70.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1011628     10.29%     80.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       424286      4.32%     84.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       205594      2.09%     86.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       107530      1.09%     87.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       174546      1.78%     89.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1011983     10.29%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      9830092                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                    255296                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               96378                       # Number of function calls committed.
system.cpu0.commit.int_insts                 17781229                       # Number of committed integer instructions.
system.cpu0.commit.loads                      2386244                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        34034      0.19%      0.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        13819368     77.02%     77.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          37045      0.21%     77.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              21      0.00%     77.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         22633      0.13%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd            374      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu            100      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt          24170      0.13%     77.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc        103481      0.58%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift          186      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2328174     12.98%     91.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1481212      8.25%     99.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        58070      0.32%     99.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        34455      0.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         17943323                       # Class of committed instruction
system.cpu0.commit.refs                       3901911                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   10000000                       # Number of Instructions Simulated
system.cpu0.committedOps                     17943323                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.012221                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.012221                       # CPI: Total CPI of All Threads
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1840013                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1840013                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 161566.678868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 161566.678868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 164160.988644                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164160.988644                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1823621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1823621                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2648401000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2648401000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.008909                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008909                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         5913                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5913                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   1720243000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1720243000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.005695                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005695                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        10479                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10479                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1515646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1515646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 154018.093721                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 154018.093721                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 166394.940080                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 166394.940080                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1486133                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1486133                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4545536000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4545536000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.019472                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.019472                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_misses::.cpu0.data        29513                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        29513                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         3228                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3228                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4373691000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4373691000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017342                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        26285                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        26285                       # number of WriteReq MSHR misses
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.357143                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_mshrs         2283                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.demand_accesses::.cpu0.data      3355659                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3355659                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 156713.582398                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 156713.582398                       # average overall miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 165758.187357                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 165758.187357                       # average overall mshr miss latency
system.cpu0.dcache.demand_hits::.cpu0.data      3309754                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3309754                       # number of demand (read+write) hits
system.cpu0.dcache.demand_miss_latency::.cpu0.data   7193937000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7193937000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.013680                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013680                       # miss rate for demand accesses
system.cpu0.dcache.demand_misses::.cpu0.data        45905                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         45905                       # number of demand (read+write) misses
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9141                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9141                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   6093934000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6093934000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.010956                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.010956                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        36764                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        36764                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_accesses::.cpu0.data      3355659                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3355659                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 156713.582398                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 156713.582398                       # average overall miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 165758.187357                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 165758.187357                       # average overall mshr miss latency
system.cpu0.dcache.overall_hits::.cpu0.data      3309754                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3309754                       # number of overall hits
system.cpu0.dcache.overall_miss_latency::.cpu0.data   7193937000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7193937000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013680                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013680                       # miss rate for overall accesses
system.cpu0.dcache.overall_misses::.cpu0.data        45905                       # number of overall misses
system.cpu0.dcache.overall_misses::total        45905                       # number of overall misses
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9141                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9141                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   6093934000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6093934000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.010956                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.010956                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        36764                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        36764                       # number of overall MSHR misses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.replacements                 35739                       # number of replacements
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          659                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.avg_refs            91.029486                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.data_accesses         6748081                       # Number of data accesses
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1005.843920                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.982269                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982269                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.sampled_refs            36763                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.tag_accesses          6748081                       # Number of tag accesses
system.cpu0.dcache.tags.tagsinuse         1005.843920                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3346517                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           222000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.writebacks::.writebacks        34672                       # number of writebacks
system.cpu0.dcache.writebacks::total            34672                       # number of writebacks
system.cpu0.decode.BlockedCycles              4458236                       # Number of cycles decode is blocked
system.cpu0.decode.DecodedInsts              19359041                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 2488002                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  2773739                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 40487                       # Number of cycles decode is squashing
system.cpu0.decode.UnblockCycles               187711                       # Number of cycles decode is unblocking
system.cpu0.dtb.rdAccesses                    2421302                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                          199                       # TLB misses on read requests
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.wrAccesses                    1548332                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          618                       # TLB misses on write requests
system.cpu0.fetch.Branches                    2209330                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1419758                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                      7228716                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                10162                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      11052314                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.PendingTrapStallCycles          593                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  80974                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.218266                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2678255                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            934551                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.091887                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           9948175                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.001740                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.205071                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 6795774     68.31%     68.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  137048      1.38%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  187672      1.89%     71.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  245539      2.47%     74.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  162028      1.63%     75.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  197844      1.99%     77.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  227809      2.29%     79.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  295228      2.97%     82.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1699233     17.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             9948175                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                   317747                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  204073                       # number of floating regfile writes
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1419758                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1419758                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 30452.583639                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 30452.583639                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28263.807943                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28263.807943                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1367719                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1367719                       # number of ReadReq hits
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1584722000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1584722000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.036653                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.036653                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_misses::.cpu0.inst        52039                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        52039                       # number of ReadReq misses
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          221                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          221                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1464574000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1464574000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.036498                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.036498                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        51818                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        51818                       # number of ReadReq MSHR misses
system.cpu0.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.demand_accesses::.cpu0.inst      1419758                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1419758                       # number of demand (read+write) accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 30452.583639                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 30452.583639                       # average overall miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28263.807943                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28263.807943                       # average overall mshr miss latency
system.cpu0.icache.demand_hits::.cpu0.inst      1367719                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1367719                       # number of demand (read+write) hits
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1584722000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1584722000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.036653                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.036653                       # miss rate for demand accesses
system.cpu0.icache.demand_misses::.cpu0.inst        52039                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         52039                       # number of demand (read+write) misses
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          221                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          221                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1464574000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1464574000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.036498                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.036498                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        51818                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        51818                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_accesses::.cpu0.inst      1419758                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1419758                       # number of overall (read+write) accesses
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 30452.583639                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 30452.583639                       # average overall miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28263.807943                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28263.807943                       # average overall mshr miss latency
system.cpu0.icache.overall_hits::.cpu0.inst      1367719                       # number of overall hits
system.cpu0.icache.overall_hits::total        1367719                       # number of overall hits
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1584722000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1584722000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.036653                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.036653                       # miss rate for overall accesses
system.cpu0.icache.overall_misses::.cpu0.inst        52039                       # number of overall misses
system.cpu0.icache.overall_misses::total        52039                       # number of overall misses
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          221                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          221                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1464574000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1464574000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.036498                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.036498                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        51818                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        51818                       # number of overall MSHR misses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.replacements                 51561                       # number of replacements
system.cpu0.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu0.icache.tags.avg_refs            27.395179                       # Average number of references to valid blocks.
system.cpu0.icache.tags.data_accesses         2891333                       # Number of data accesses
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   255.446739                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.997839                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997839                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.sampled_refs            51817                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.tag_accesses          2891333                       # Number of tag accesses
system.cpu0.icache.tags.tagsinuse          255.446739                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1419536                       # Total number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle           107000                       # Cycle when the warmup percentage was hit.
system.cpu0.idleCycles                         174036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               49179                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 2024260                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.823072                       # Inst execution rate
system.cpu0.iew.exec_refs                     3968338                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1548327                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                  96097                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              2438888                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts                89                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts               85                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1584322                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           18725827                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              2420011                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            68601                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             18453521                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                   331                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                41367                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 40487                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                41720                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          581203                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          271                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        52640                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        68653                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           271                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        46213                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          2966                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 20629758                       # num instructions consuming a value
system.cpu0.iew.wb_count                     18434695                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.633100                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13060691                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.821212                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      18444080                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                28165782                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14646894                       # number of integer regfile writes
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu0.ipc                              0.987926                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.987926                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            70294      0.38%      0.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             14259245     76.98%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               39662      0.21%     77.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   24      0.00%     77.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              22639      0.12%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                 378      0.00%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                 100      0.00%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt               27665      0.15%     77.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc             106823      0.58%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift               186      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     78.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2362764     12.76%     91.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1533155      8.28%     99.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          64658      0.35%     99.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         34532      0.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              18522125                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                 269472                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads             538380                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses       265722                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes            295320                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     257625                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013909                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 219332     85.14%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     1      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                    12      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                   604      0.23%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    7      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     85.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 31787     12.34%     97.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5846      2.27%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               12      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              24      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              18439984                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads          46728261                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     18168973                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         19213239                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  18725634                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 18522125                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                193                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined         782463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            16594                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           131                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined       880299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      9948175                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.861862                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.378248                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            5112739     51.39%     51.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             651651      6.55%     57.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             961485      9.66%     67.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             790029      7.94%     75.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             544619      5.47%     81.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             618930      6.22%     87.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             721109      7.25%     94.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             403267      4.05%     98.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             144346      1.45%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        9948175                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.829850                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.wrAccesses                    1419868                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          288                       # TLB misses on write requests
system.cpu0.memDep0.conflictingLoads           177221                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           62712                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             2438888                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1584322                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                7996622                       # number of misc regfile reads
system.cpu0.numCycles                        10122211                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.pwrStateResidencyTicks::ON    10122210000                       # Cumulative time (in ticks) in various power states
system.cpu0.rename.BlockCycles                 149332                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20394715                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  3484                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 2582778                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1099934                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  752                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             48902729                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              19088798                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           21624861                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  2865389                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3188950                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 40487                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              4308012                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 1230094                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups           334426                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        29194303                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          2177                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts                44                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   944914                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    27544040                       # The number of ROB reads
system.cpu0.rob.rob_writes                   37572601                       # The number of ROB writes
system.cpu0.timesIdled                           7025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   26                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              607362                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            24055                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           757052                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            374511                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         607362                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          232851                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 786974                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  12376                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        12664                       # Number of mispredicted indirect branches.
system.cpu1.cc_regfile_reads                  3751823                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 4935393                       # number of cc regfile writes
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts            24070                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    609017                       # Number of branches committed
system.cpu1.commit.bw_lim_events               799084                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            668                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1093111                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             5972158                       # Number of instructions committed
system.cpu1.commit.committedOps               9027418                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples      9865046                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.915091                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.309579                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      8073651     81.84%     81.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       372659      3.78%     85.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       141499      1.43%     87.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       210118      2.13%     89.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        41770      0.42%     89.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       192394      1.95%     91.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        17412      0.18%     91.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        16459      0.17%     91.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       799084      8.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      9865046                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     69763                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                8843                       # Number of function calls committed.
system.cpu1.commit.int_insts                  8976121                       # Number of committed integer instructions.
system.cpu1.commit.loads                      1320142                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        18860      0.21%      0.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         7190819     79.66%     79.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             27      0.00%     79.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           34400      0.38%     80.25% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          2710      0.03%     80.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     80.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt          1088      0.01%     80.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     80.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     80.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     80.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd           5968      0.07%     80.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu          10785      0.12%     80.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     80.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt          11614      0.13%     80.60% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc          6254      0.07%     80.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     80.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift          787      0.01%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1301928     14.42%     95.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        412285      4.57%     99.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        18214      0.20%     99.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        11679      0.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          9027418                       # Class of committed instruction
system.cpu1.commit.refs                       1744106                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    5972158                       # Number of Instructions Simulated
system.cpu1.committedOps                      9027418                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.694900                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.694900                       # CPI: Total CPI of All Threads
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       926028                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       926028                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 211313.739241                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 211313.739241                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 240937.849788                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 240937.849788                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_hits::.cpu1.data       764891                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         764891                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  34050462000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  34050462000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.174009                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.174009                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_misses::.cpu1.data       161137                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       161137                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        35168                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35168                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30350700000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30350700000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.136032                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.136032                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       125969                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       125969                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       423970                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       423970                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83816.576677                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83816.576677                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82477.136054                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82477.136054                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       420840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        420840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    262345885                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    262345885                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.007383                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007383                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_misses::.cpu1.data         3130                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3130                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data           43                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    254606919                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    254606919                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.007281                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.007281                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         3087                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         3087                       # number of WriteReq MSHR misses
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.856506                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.833333                       # average number of cycles each access was blocked
system.cpu1.dcache.blocked::no_mshrs           113496                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_mshrs      5885506                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          347                       # number of cycles access was blocked
system.cpu1.dcache.demand_accesses::.cpu1.data      1349998                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1349998                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 208884.364388                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 208884.364388                       # average overall miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 237147.493483                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 237147.493483                       # average overall mshr miss latency
system.cpu1.dcache.demand_hits::.cpu1.data      1185731                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1185731                       # number of demand (read+write) hits
system.cpu1.dcache.demand_miss_latency::.cpu1.data  34312807885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  34312807885                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.121679                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.121679                       # miss rate for demand accesses
system.cpu1.dcache.demand_misses::.cpu1.data       164267                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        164267                       # number of demand (read+write) misses
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        35211                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35211                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  30605306919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  30605306919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.095597                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.095597                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       129056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       129056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_accesses::.cpu1.data      1349998                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1349998                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 208884.364388                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 208884.364388                       # average overall miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 237147.493483                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 237147.493483                       # average overall mshr miss latency
system.cpu1.dcache.overall_hits::.cpu1.data      1185731                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1185731                       # number of overall hits
system.cpu1.dcache.overall_miss_latency::.cpu1.data  34312807885                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  34312807885                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.121679                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.121679                       # miss rate for overall accesses
system.cpu1.dcache.overall_misses::.cpu1.data       164267                       # number of overall misses
system.cpu1.dcache.overall_misses::total       164267                       # number of overall misses
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        35211                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35211                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  30605306919                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  30605306919                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.095597                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.095597                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       129056                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       129056                       # number of overall MSHR misses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.replacements                128026                       # number of replacements
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          588                       # Occupied blocks per task id
system.cpu1.dcache.tags.avg_refs            10.188167                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.data_accesses         2829046                       # Number of data accesses
system.cpu1.dcache.tags.occ_blocks::.cpu1.data  1013.396543                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989645                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989645                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.sampled_refs           129050                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.tag_accesses          2829046                       # Number of tag accesses
system.cpu1.dcache.tags.tagsinuse         1013.396543                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1314783                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           279000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.writebacks::.writebacks       115209                       # number of writebacks
system.cpu1.dcache.writebacks::total           115209                       # number of writebacks
system.cpu1.decode.BlockedCycles              7946573                       # Number of cycles decode is blocked
system.cpu1.decode.DecodedInsts              10421958                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  550783                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  1215249                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                 24158                       # Number of cycles decode is squashing
system.cpu1.decode.UnblockCycles               288184                       # Number of cycles decode is unblocking
system.cpu1.dtb.rdAccesses                    1424963                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2924                       # TLB misses on read requests
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.wrAccesses                     453030                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          116                       # TLB misses on write requests
system.cpu1.fetch.Branches                     786974                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   829915                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                      9089450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 7740                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6851824                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.PendingTrapStallCycles           97                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                  48316                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.077747                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            911165                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            386887                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.676910                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          10024947                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.064419                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.498397                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 8214645     81.94%     81.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  156816      1.56%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   61746      0.62%     84.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  167612      1.67%     85.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  185869      1.85%     87.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  180201      1.80%     89.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   73468      0.73%     90.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   74409      0.74%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  910181      9.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            10024947                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   125700                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   70288                       # number of floating regfile writes
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       829915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       829915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 84565.586163                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84565.586163                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 83667.514304                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83667.514304                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_hits::.cpu1.inst       826027                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         826027                       # number of ReadReq hits
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    328790999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    328790999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004685                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004685                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3888                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3888                       # number of ReadReq misses
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          742                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          742                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    263218000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    263218000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003791                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003791                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3146                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3146                       # number of ReadReq MSHR misses
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_mshrs          300                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.demand_accesses::.cpu1.inst       829915                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       829915                       # number of demand (read+write) accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 84565.586163                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84565.586163                       # average overall miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 83667.514304                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83667.514304                       # average overall mshr miss latency
system.cpu1.icache.demand_hits::.cpu1.inst       826027                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          826027                       # number of demand (read+write) hits
system.cpu1.icache.demand_miss_latency::.cpu1.inst    328790999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    328790999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004685                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004685                       # miss rate for demand accesses
system.cpu1.icache.demand_misses::.cpu1.inst         3888                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3888                       # number of demand (read+write) misses
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          742                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          742                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    263218000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    263218000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003791                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003791                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3146                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3146                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_accesses::.cpu1.inst       829915                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       829915                       # number of overall (read+write) accesses
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 84565.586163                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84565.586163                       # average overall miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 83667.514304                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83667.514304                       # average overall mshr miss latency
system.cpu1.icache.overall_hits::.cpu1.inst       826027                       # number of overall hits
system.cpu1.icache.overall_hits::total         826027                       # number of overall hits
system.cpu1.icache.overall_miss_latency::.cpu1.inst    328790999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    328790999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004685                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004685                       # miss rate for overall accesses
system.cpu1.icache.overall_misses::.cpu1.inst         3888                       # number of overall misses
system.cpu1.icache.overall_misses::total         3888                       # number of overall misses
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          742                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          742                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    263218000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    263218000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003791                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003791                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3146                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3146                       # number of overall MSHR misses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.replacements                  2888                       # number of replacements
system.cpu1.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu1.icache.tags.avg_refs           263.564209                       # Average number of references to valid blocks.
system.cpu1.icache.tags.data_accesses         1662976                       # Number of data accesses
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   254.544273                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.994314                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994314                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.sampled_refs             3146                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.tag_accesses          1662976                       # Number of tag accesses
system.cpu1.icache.tags.tagsinuse          254.544273                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             829173                       # Total number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle           113000                       # Cycle when the warmup percentage was hit.
system.cpu1.idleCycles                          97264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts               29400                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  650039                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.971224                       # Inst execution rate
system.cpu1.iew.exec_refs                     2020910                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    453021                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 673817                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1475250                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               871                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              792                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              470798                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           10120567                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1567889                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            51103                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              9830938                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  6627                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                10657                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                 24158                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                19461                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        48982                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          498562                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       155078                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        46824                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           132                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        21822                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          7578                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 13389338                       # num instructions consuming a value
system.cpu1.iew.wb_count                      9657951                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.605854                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  8111990                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.954135                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       9667749                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                16177345                       # number of integer regfile reads
system.cpu1.int_regfile_writes                8553032                       # number of integer regfile writes
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu1.ipc                              0.590005                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.590005                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            26865      0.27%      0.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              7725856     78.18%     78.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  70      0.00%     78.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                37313      0.38%     78.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               4357      0.04%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt               1102      0.01%     78.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                7275      0.07%     78.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu               16937      0.17%     79.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt               15001      0.15%     79.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc               7484      0.08%     79.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift              1414      0.01%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     79.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1551967     15.70%     95.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             443288      4.49%     99.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          29396      0.30%     99.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         13716      0.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               9882041                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  98602                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             196971                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        90427                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            172619                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     116312                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011770                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  78110     67.16%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     2      0.00%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     67.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                   130      0.11%     67.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     67.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                   162      0.14%     67.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    8      0.01%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                  10      0.01%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     67.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 27472     23.62%     91.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 9610      8.26%     99.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead              486      0.42%     99.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             322      0.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               9872886                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          29715693                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      9567524                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         11041030                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  10119485                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  9882041                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               1082                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1092957                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             7323                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           414                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1642439                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     10024947                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.985745                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.732427                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6341925     63.26%     63.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1513917     15.10%     78.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             609070      6.08%     84.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             456400      4.55%     88.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             375953      3.75%     92.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             312488      3.12%     95.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             238361      2.38%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             130298      1.30%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              46535      0.46%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       10024947                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.976273                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.wrAccesses                     829931                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          277                       # TLB misses on write requests
system.cpu1.memDep0.conflictingLoads           390311                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           37900                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1475250                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             470798                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                3599275                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                   612                       # number of misc regfile writes
system.cpu1.numCycles                        10122211                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.pwrStateResidencyTicks::ON    10122210000                       # Cumulative time (in ticks) in various power states
system.cpu1.rename.BlockCycles                7391249                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             12830144                       # Number of HB maps that are committed
system.cpu1.rename.FullRegisterEvents              21                       # Number of times there has been no free registers
system.cpu1.rename.IQFullEvents                 68332                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  698983                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 12872                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               378841                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             25288254                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              10311193                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           14443611                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  1282424                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 76140                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                 24158                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               614606                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1613194                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           191046                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        17037141                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         13527                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               803                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1907429                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    19186491                       # The number of ROB reads
system.cpu1.rob.rob_writes                   20402399                       # The number of ROB writes
system.cpu1.timesIdled                           1466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.workload.numSyscalls                   56                       # Number of system calls
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              634008                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect            23505                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           753078                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            376700                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         634008                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          257308                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 782990                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                  12678                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        11761                       # Number of mispredicted indirect branches.
system.cpu2.cc_regfile_reads                  3759998                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 4927838                       # number of cc regfile writes
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts            23517                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    607462                       # Number of branches committed
system.cpu2.commit.bw_lim_events               795983                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            668                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1042738                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             5949727                       # Number of instructions committed
system.cpu2.commit.committedOps               8996021                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples      9871993                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.911267                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.305802                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      8089257     81.94%     81.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       369604      3.74%     85.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       139185      1.41%     87.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       209398      2.12%     89.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        41424      0.42%     89.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       192985      1.95%     91.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        17731      0.18%     91.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        16426      0.17%     91.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       795983      8.06%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      9871993                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                     69763                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                8843                       # Number of function calls committed.
system.cpu2.commit.int_insts                  8944724                       # Number of committed integer instructions.
system.cpu2.commit.loads                      1315382                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        18860      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         7165646     79.65%     79.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             27      0.00%     79.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           34400      0.38%     80.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          2710      0.03%     80.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     80.28% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt          1088      0.01%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd           5968      0.07%     80.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu          10785      0.12%     80.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     80.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt          11614      0.13%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc          6254      0.07%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift          787      0.01%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1297168     14.42%     95.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        410821      4.57%     99.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        18214      0.20%     99.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        11679      0.13%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          8996021                       # Class of committed instruction
system.cpu2.commit.refs                       1737882                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    5949727                       # Number of Instructions Simulated
system.cpu2.committedOps                      8996021                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.701290                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.701290                       # CPI: Total CPI of All Threads
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       922322                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       922322                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 212069.106622                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 212069.106622                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 242753.752200                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 242753.752200                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_hits::.cpu2.data       760789                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         760789                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  34256159000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  34256159000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.175137                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.175137                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_misses::.cpu2.data       161533                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       161533                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        35940                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35940                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30488172000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30488172000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.136170                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.136170                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       125593                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       125593                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       422506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       422506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 91396.103292                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91396.103292                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 90314.712197                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90314.712197                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       419863                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        419863                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    241559901                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    241559901                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.006256                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006256                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_misses::.cpu2.data         2643                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2643                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data           44                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    234727937                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    234727937                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.006151                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006151                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         2599                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2599                       # number of WriteReq MSHR misses
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.574358                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.200000                       # average number of cycles each access was blocked
system.cpu2.dcache.blocked::no_mshrs           112954                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_mshrs      5938484                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          416                       # number of cycles access was blocked
system.cpu2.dcache.demand_accesses::.cpu2.data      1344828                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1344828                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 210126.442970                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 210126.442970                       # average overall miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 239663.161016                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 239663.161016                       # average overall mshr miss latency
system.cpu2.dcache.demand_hits::.cpu2.data      1180652                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1180652                       # number of demand (read+write) hits
system.cpu2.dcache.demand_miss_latency::.cpu2.data  34497718901                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  34497718901                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.122080                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.122080                       # miss rate for demand accesses
system.cpu2.dcache.demand_misses::.cpu2.data       164176                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        164176                       # number of demand (read+write) misses
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        35984                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35984                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  30722899937                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  30722899937                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.095322                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.095322                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       128192                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       128192                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_accesses::.cpu2.data      1344828                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1344828                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 210126.442970                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 210126.442970                       # average overall miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 239663.161016                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 239663.161016                       # average overall mshr miss latency
system.cpu2.dcache.overall_hits::.cpu2.data      1180652                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1180652                       # number of overall hits
system.cpu2.dcache.overall_miss_latency::.cpu2.data  34497718901                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  34497718901                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.122080                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.122080                       # miss rate for overall accesses
system.cpu2.dcache.overall_misses::.cpu2.data       164176                       # number of overall misses
system.cpu2.dcache.overall_misses::total       164176                       # number of overall misses
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        35984                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35984                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  30722899937                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  30722899937                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.095322                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.095322                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       128192                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       128192                       # number of overall MSHR misses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.replacements                127162                       # number of replacements
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          612                       # Occupied blocks per task id
system.cpu2.dcache.tags.avg_refs            10.210475                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.data_accesses         2817842                       # Number of data accesses
system.cpu2.dcache.tags.occ_blocks::.cpu2.data  1014.149838                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.990381                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.990381                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.sampled_refs           128186                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.tag_accesses          2817842                       # Number of tag accesses
system.cpu2.dcache.tags.tagsinuse         1014.149838                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1308840                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           302000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.writebacks::.writebacks       114718                       # number of writebacks
system.cpu2.dcache.writebacks::total           114718                       # number of writebacks
system.cpu2.decode.BlockedCycles              7959489                       # Number of cycles decode is blocked
system.cpu2.decode.DecodedInsts              10324588                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  551360                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  1200008                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                 23593                       # Number of cycles decode is squashing
system.cpu2.decode.UnblockCycles               290143                       # Number of cycles decode is unblocking
system.cpu2.dtb.rdAccesses                    1417253                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                         2974                       # TLB misses on read requests
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.wrAccesses                     446694                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                          104                       # TLB misses on write requests
system.cpu2.fetch.Branches                     782990                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   826857                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                      9091388                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 7532                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       6787509                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.PendingTrapStallCycles           74                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                  47186                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.077354                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            909419                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            389378                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.670556                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          10024593                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.054831                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.487756                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 8227502     82.07%     82.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  157280      1.57%     83.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   60310      0.60%     84.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  168026      1.68%     85.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  184891      1.84%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  179760      1.79%     89.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   72991      0.73%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   74698      0.75%     91.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  899135      8.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            10024593                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                   124035                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                   68955                       # number of floating regfile writes
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       826857                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       826857                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 83526.013007                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 83526.013007                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 84157.387247                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 84157.387247                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_hits::.cpu2.inst       822859                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         822859                       # number of ReadReq hits
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    333937000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    333937000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004835                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004835                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3998                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3998                       # number of ReadReq misses
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          783                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          783                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    270566000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    270566000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003888                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003888                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3215                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3215                       # number of ReadReq MSHR misses
system.cpu2.icache.avg_blocked_cycles::no_mshrs    20.583333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_mshrs          247                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.demand_accesses::.cpu2.inst       826857                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       826857                       # number of demand (read+write) accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 83526.013007                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 83526.013007                       # average overall miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 84157.387247                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 84157.387247                       # average overall mshr miss latency
system.cpu2.icache.demand_hits::.cpu2.inst       822859                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          822859                       # number of demand (read+write) hits
system.cpu2.icache.demand_miss_latency::.cpu2.inst    333937000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    333937000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004835                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004835                       # miss rate for demand accesses
system.cpu2.icache.demand_misses::.cpu2.inst         3998                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3998                       # number of demand (read+write) misses
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          783                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          783                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    270566000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    270566000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003888                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003888                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3215                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3215                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_accesses::.cpu2.inst       826857                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       826857                       # number of overall (read+write) accesses
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 83526.013007                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 83526.013007                       # average overall miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 84157.387247                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 84157.387247                       # average overall mshr miss latency
system.cpu2.icache.overall_hits::.cpu2.inst       822859                       # number of overall hits
system.cpu2.icache.overall_hits::total         822859                       # number of overall hits
system.cpu2.icache.overall_miss_latency::.cpu2.inst    333937000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    333937000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004835                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004835                       # miss rate for overall accesses
system.cpu2.icache.overall_misses::.cpu2.inst         3998                       # number of overall misses
system.cpu2.icache.overall_misses::total         3998                       # number of overall misses
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          783                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          783                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    270566000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    270566000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003888                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003888                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3215                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3215                       # number of overall MSHR misses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.replacements                  2957                       # number of replacements
system.cpu2.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu2.icache.tags.avg_refs           256.943701                       # Average number of references to valid blocks.
system.cpu2.icache.tags.data_accesses         1656929                       # Number of data accesses
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   254.435408                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.993888                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993888                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.sampled_refs             3215                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.tag_accesses          1656929                       # Number of tag accesses
system.cpu2.icache.tags.tagsinuse          254.435408                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             826074                       # Total number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle           120000                       # Cycle when the warmup percentage was hit.
system.cpu2.idleCycles                          97618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts               29291                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  651172                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.966678                       # Inst execution rate
system.cpu2.iew.exec_refs                     2007594                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    446684                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                 654454                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1463104                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               882                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              961                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              463587                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           10038820                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1560910                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            48770                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              9784922                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                  6630                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                13231                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                 23593                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                22114                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        48649                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          494517                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          186                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       147692                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        41079                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           121                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        20989                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect          8302                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 13342518                       # num instructions consuming a value
system.cpu2.iew.wb_count                      9613499                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.604884                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  8070679                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.949743                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       9622753                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                16113918                       # number of integer regfile reads
system.cpu2.int_regfile_writes                8514363                       # number of integer regfile writes
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu2.ipc                              0.587789                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.587789                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26762      0.27%      0.27% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              7693374     78.23%     78.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  71      0.00%     78.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                37222      0.38%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               4433      0.05%     78.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt               1102      0.01%     78.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                7216      0.07%     79.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     79.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu               15919      0.16%     79.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     79.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt               14898      0.15%     79.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc               7429      0.08%     79.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     79.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     79.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift              1464      0.01%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1545169     15.71%     95.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             436359      4.44%     99.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          28420      0.29%     99.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         13854      0.14%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               9833692                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                  96658                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads             192854                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses        89341                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes            160743                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     117297                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.011928                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  78595     67.01%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     4      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                   152      0.13%     67.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     67.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                   199      0.17%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    6      0.01%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   8      0.01%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     67.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 28152     24.00%     91.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 9424      8.03%     99.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead              377      0.32%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             380      0.32%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               9827569                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          29623929                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      9524158                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         10920800                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  10037708                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  9833692                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               1112                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1042607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             7509                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           444                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1505641                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     10024593                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.980957                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.729420                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            6362188     63.47%     63.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1505185     15.01%     78.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             602566      6.01%     84.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             453497      4.52%     89.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             375032      3.74%     92.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             312640      3.12%     95.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             238653      2.38%     98.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             131018      1.31%     99.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              43814      0.44%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       10024593                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.971496                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.wrAccesses                     826870                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                          273                       # TLB misses on write requests
system.cpu2.memDep0.conflictingLoads           387528                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           38419                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1463104                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             463587                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                3581853                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                   612                       # number of misc regfile writes
system.cpu2.numCycles                        10122211                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.pwrStateResidencyTicks::ON    10122210000                       # Cumulative time (in ticks) in various power states
system.cpu2.rename.BlockCycles                7397147                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             12784554                       # Number of HB maps that are committed
system.cpu2.rename.FullRegisterEvents              67                       # Number of times there has been no free registers
system.cpu2.rename.IQFullEvents                 72471                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  699743                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 20852                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               378819                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             25055149                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              10217962                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14328457                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  1269733                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 68634                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                 23593                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               620343                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1543619                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups           179817                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        16893343                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         14034                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1915979                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    19114769                       # The number of ROB reads
system.cpu2.rob.rob_writes                   20231618                       # The number of ROB writes
system.cpu2.timesIdled                           1494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.workload.numSyscalls                   56                       # Number of system calls
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              604299                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 4                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect            23167                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           741748                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            370912                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         604299                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          233387                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 771494                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                  12565                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        11571                       # Number of mispredicted indirect branches.
system.cpu3.cc_regfile_reads                  3710834                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 4836888                       # number of cc regfile writes
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts            23171                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    599875                       # Number of branches committed
system.cpu3.commit.bw_lim_events               779295                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            668                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1028283                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             5840405                       # Number of instructions committed
system.cpu3.commit.committedOps               8842963                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples      9874614                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.895525                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.285996                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      8114185     82.17%     82.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       366800      3.71%     85.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       139430      1.41%     87.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       210211      2.13%     89.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        41492      0.42%     89.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       189218      1.92%     91.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        17629      0.18%     91.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        16354      0.17%     92.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       779295      7.89%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      9874614                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                     69763                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                8843                       # Number of function calls committed.
system.cpu3.commit.int_insts                  8791666                       # Number of committed integer instructions.
system.cpu3.commit.loads                      1292179                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        18860      0.21%      0.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         7042931     79.64%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             27      0.00%     79.86% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           34400      0.39%     80.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          2710      0.03%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt          1088      0.01%     80.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     80.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     80.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     80.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd           5968      0.07%     80.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu          10785      0.12%     80.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     80.48% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt          11614      0.13%     80.61% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc          6254      0.07%     80.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     80.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift          787      0.01%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     80.69% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1273965     14.41%     95.10% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        403681      4.56%     99.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        18214      0.21%     99.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        11679      0.13%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          8842963                       # Class of committed instruction
system.cpu3.commit.refs                       1707539                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    5840405                       # Number of Instructions Simulated
system.cpu3.committedOps                      8842963                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.733135                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.733135                       # CPI: Total CPI of All Threads
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       908918                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       908918                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 217609.058054                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 217609.058054                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 249690.159302                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 249690.159302                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_hits::.cpu3.data       751754                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         751754                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  34200310000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  34200310000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.172913                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.172913                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_misses::.cpu3.data       157164                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       157164                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        35069                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35069                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30485920000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30485920000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.134330                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.134330                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       122095                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       122095                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       415365                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       415365                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 84870.437396                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84870.437396                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 83692.646741                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 83692.646741                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       412354                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        412354                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data    255544887                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    255544887                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.007249                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.007249                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_misses::.cpu3.data         3011                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3011                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data           50                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    247813927                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    247813927                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.007129                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.007129                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         2961                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2961                       # number of WriteReq MSHR misses
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.356116                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu3.dcache.blocked::no_mshrs           109849                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_mshrs      5970965                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          648                       # number of cycles access was blocked
system.cpu3.dcache.demand_accesses::.cpu3.data      1324283                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1324283                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 215113.812312                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 215113.812312                       # average overall miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 245759.771039                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 245759.771039                       # average overall mshr miss latency
system.cpu3.dcache.demand_hits::.cpu3.data      1164108                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1164108                       # number of demand (read+write) hits
system.cpu3.dcache.demand_miss_latency::.cpu3.data  34455854887                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  34455854887                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.120952                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.120952                       # miss rate for demand accesses
system.cpu3.dcache.demand_misses::.cpu3.data       160175                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        160175                       # number of demand (read+write) misses
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        35119                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35119                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  30733733927                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  30733733927                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.094433                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.094433                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       125056                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       125056                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_accesses::.cpu3.data      1324283                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1324283                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 215113.812312                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 215113.812312                       # average overall miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 245759.771039                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 245759.771039                       # average overall mshr miss latency
system.cpu3.dcache.overall_hits::.cpu3.data      1164108                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1164108                       # number of overall hits
system.cpu3.dcache.overall_miss_latency::.cpu3.data  34455854887                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  34455854887                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.120952                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.120952                       # miss rate for overall accesses
system.cpu3.dcache.overall_misses::.cpu3.data       160175                       # number of overall misses
system.cpu3.dcache.overall_misses::total       160175                       # number of overall misses
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        35119                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35119                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  30733733927                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  30733733927                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.094433                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.094433                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       125056                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       125056                       # number of overall MSHR misses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.replacements                124025                       # number of replacements
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          590                       # Occupied blocks per task id
system.cpu3.dcache.tags.avg_refs            10.309247                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.data_accesses         2773615                       # Number of data accesses
system.cpu3.dcache.tags.occ_blocks::.cpu3.data  1013.933046                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.990169                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990169                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.sampled_refs           125049                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.tag_accesses          2773615                       # Number of tag accesses
system.cpu3.dcache.tags.tagsinuse         1013.933046                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1289161                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           289000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.writebacks::.writebacks       111497                       # number of writebacks
system.cpu3.dcache.writebacks::total           111497                       # number of writebacks
system.cpu3.decode.BlockedCycles              7991691                       # Number of cycles decode is blocked
system.cpu3.decode.DecodedInsts              10150852                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  543940                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1183972                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                 23259                       # Number of cycles decode is squashing
system.cpu3.decode.UnblockCycles               283304                       # Number of cycles decode is unblocking
system.cpu3.dtb.rdAccesses                    1392402                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                         2833                       # TLB misses on read requests
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.wrAccesses                     439152                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                          130                       # TLB misses on write requests
system.cpu3.fetch.Branches                     771494                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   813474                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                      9108199                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 7481                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       6665848                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                  46518                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.076218                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            894608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            383477                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.658537                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          10026166                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.037173                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.471180                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 8258477     82.37%     82.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  156007      1.56%     83.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   59552      0.59%     84.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  166094      1.66%     86.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  180127      1.80%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  176022      1.76%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   70836      0.71%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   72565      0.72%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  886486      8.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            10026166                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                   124250                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   69548                       # number of floating regfile writes
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       813474                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       813474                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 81313.959391                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 81313.959391                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 82076.730348                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 82076.730348                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_hits::.cpu3.inst       809534                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         809534                       # number of ReadReq hits
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    320377000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    320377000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004843                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004843                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3940                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3940                       # number of ReadReq misses
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          747                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          747                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    262071000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    262071000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003925                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003925                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3193                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3193                       # number of ReadReq MSHR misses
system.cpu3.icache.avg_blocked_cycles::no_mshrs    35.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_mshrs          213                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.demand_accesses::.cpu3.inst       813474                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       813474                       # number of demand (read+write) accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 81313.959391                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 81313.959391                       # average overall miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 82076.730348                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 82076.730348                       # average overall mshr miss latency
system.cpu3.icache.demand_hits::.cpu3.inst       809534                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          809534                       # number of demand (read+write) hits
system.cpu3.icache.demand_miss_latency::.cpu3.inst    320377000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    320377000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004843                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004843                       # miss rate for demand accesses
system.cpu3.icache.demand_misses::.cpu3.inst         3940                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3940                       # number of demand (read+write) misses
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          747                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          747                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    262071000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    262071000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003925                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003925                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3193                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3193                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_accesses::.cpu3.inst       813474                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       813474                       # number of overall (read+write) accesses
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 81313.959391                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 81313.959391                       # average overall miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 82076.730348                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 82076.730348                       # average overall mshr miss latency
system.cpu3.icache.overall_hits::.cpu3.inst       809534                       # number of overall hits
system.cpu3.icache.overall_hits::total         809534                       # number of overall hits
system.cpu3.icache.overall_miss_latency::.cpu3.inst    320377000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    320377000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004843                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004843                       # miss rate for overall accesses
system.cpu3.icache.overall_misses::.cpu3.inst         3940                       # number of overall misses
system.cpu3.icache.overall_misses::total         3940                       # number of overall misses
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          747                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          747                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    262071000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    262071000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003925                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003925                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3193                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3193                       # number of overall MSHR misses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.replacements                  2933                       # number of replacements
system.cpu3.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu3.icache.tags.avg_refs           254.533981                       # Average number of references to valid blocks.
system.cpu3.icache.tags.data_accesses         1630141                       # Number of data accesses
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   255.430221                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.997774                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.997774                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.sampled_refs             3193                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.tag_accesses          1630141                       # Number of tag accesses
system.cpu3.icache.tags.tagsinuse          255.430221                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             812727                       # Total number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle           128000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu3.icache.writebacks::total                1                       # number of writebacks
system.cpu3.idleCycles                          96045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts               28714                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  641420                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.949839                       # Inst execution rate
system.cpu3.iew.exec_refs                     1970715                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    439140                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                 672746                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1437615                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               859                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts             1054                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              455650                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            9871237                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              1531575                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            47145                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              9614473                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                  6805                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                11143                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                 23259                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                20139                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        47417                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          483186                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          181                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       145411                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        40282                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           131                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        20748                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect          7966                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 13125289                       # num instructions consuming a value
system.cpu3.iew.wb_count                      9447516                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.604243                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  7930863                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.933345                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       9456739                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                15825218                       # number of integer regfile reads
system.cpu3.int_regfile_writes                8365919                       # number of integer regfile writes
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu3.ipc                              0.576989                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.576989                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26562      0.27%      0.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              7558255     78.23%     78.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  61      0.00%     78.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                37503      0.39%     78.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               4509      0.05%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt               1116      0.01%     78.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                7245      0.07%     79.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     79.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu               15977      0.17%     79.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt               14975      0.15%     79.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc               7505      0.08%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift              1489      0.02%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     79.44% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1515328     15.68%     95.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             429208      4.44%     99.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          28555      0.30%     99.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         13332      0.14%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               9661620                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                  96593                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads             192890                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses        89374                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes            160359                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     115184                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.011922                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  77174     67.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     5      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                   136      0.12%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     67.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                   211      0.18%     67.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    6      0.01%     67.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     67.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     67.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                  12      0.01%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     67.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 27474     23.85%     91.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 9447      8.20%     99.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead              477      0.41%     99.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             242      0.21%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               9653649                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          29278672                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      9358142                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         10739107                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   9870191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  9661620                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               1046                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1028106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued             6974                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           378                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1505446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     10026166                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.963641                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.720305                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            6434576     64.18%     64.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1468377     14.65%     78.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             595221      5.94%     84.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             447328      4.46%     89.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             366886      3.66%     92.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             306830      3.06%     95.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             234176      2.34%     98.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             128109      1.28%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              44663      0.45%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       10026166                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.954497                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.wrAccesses                     813479                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                          270                       # TLB misses on write requests
system.cpu3.memDep0.conflictingLoads           377350                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           36853                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1437615                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             455650                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                3519103                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                   612                       # number of misc regfile writes
system.cpu3.numCycles                        10122211                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.pwrStateResidencyTicks::ON    10122210000                       # Cumulative time (in ticks) in various power states
system.cpu3.rename.BlockCycles                7441824                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             12562317                       # Number of HB maps that are committed
system.cpu3.rename.FullRegisterEvents              33                       # Number of times there has been no free registers
system.cpu3.rename.IQFullEvents                 73047                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  688449                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 16675                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               365760                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24658510                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              10046804                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14083960                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1252597                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 72274                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                 23259                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               606133                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 1521379                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups           179764                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        16606649                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         13904                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               799                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1864866                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           784                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    18966565                       # The number of ROB reads
system.cpu3.rob.rob_writes                   19895622                       # The number of ROB writes
system.cpu3.timesIdled                           1454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.workload.numSyscalls                   56                       # Number of system calls
system.l2bus.pkt_count_system.cpu0.icache.mem_side::system.l2cache.cpu_side       155194                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2cache.cpu_side       109266                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu1.icache.mem_side::system.l2cache.cpu_side         9172                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2cache.cpu_side       386134                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu2.icache.mem_side::system.l2cache.cpu_side         9381                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2cache.cpu_side       383542                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu3.icache.mem_side::system.l2cache.cpu_side         9302                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2cache.cpu_side       374134                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1436125                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu0.icache.mem_side::system.l2cache.cpu_side      3316160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2cache.cpu_side      4571840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu1.icache.mem_side::system.l2cache.cpu_side       200832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2cache.cpu_side     15632576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu2.icache.mem_side::system.l2cache.cpu_side       205376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2cache.cpu_side     15545856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu3.icache.mem_side::system.l2cache.cpu_side       203328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2cache.cpu_side     15138944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 54814912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.l2bus.reqLayer0.occupancy           1707925000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization               16.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           155458992                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           110327961                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.respLayer2.occupancy             9454983                       # Layer occupancy (ticks)
system.l2bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer3.occupancy           387987164                       # Layer occupancy (ticks)
system.l2bus.respLayer3.utilization               3.8                       # Layer utilization (%)
system.l2bus.respLayer4.occupancy             9661983                       # Layer occupancy (ticks)
system.l2bus.respLayer4.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer5.occupancy           385316243                       # Layer occupancy (ticks)
system.l2bus.respLayer5.utilization               3.8                       # Layer utilization (%)
system.l2bus.respLayer6.occupancy             9590988                       # Layer occupancy (ticks)
system.l2bus.respLayer6.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer7.occupancy           375894256                       # Layer occupancy (ticks)
system.l2bus.respLayer7.utilization               3.7                       # Layer utilization (%)
system.l2bus.snoopTraffic                    23764544                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples            1026964                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.156429                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.363342                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   866347     84.36%     84.36% # Request fanout histogram
system.l2bus.snoop_fanout::1                   160587     15.64%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                       30      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::5                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::6                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::7                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::8                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total              1026964                       # Request fanout histogram
system.l2bus.snoop_filter.hit_multi_requests          122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           30                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       475292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops       160465                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         955731                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops           160495                       # Total number of snoops made to the snoop filter.
system.l2bus.snoops                            546557                       # Total snoops (count)
system.l2bus.trans_dist::ReadResp              445493                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        747385                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            274430                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 8                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                8                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              34927                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             34926                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         445505                       # Transaction distribution
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_misses::.writebacks        25699                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        25699                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_accesses::.cpu0.data        26285                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu1.data         3086                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu2.data         2598                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu3.data         2958                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        34927                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_avg_miss_latency::.cpu0.data 163620.084671                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu1.data 117748.099891                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu2.data 114771.349862                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu3.data 114752.549651                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 155296.039573                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu0.data 143620.847477                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97748.099891                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu2.data 94771.349862                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94752.549651                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 135296.669712                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu0.data           66                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu1.data         1244                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu2.data          783                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu3.data         1095                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3188                       # number of ReadExReq hits
system.l2cache.ReadExReq_miss_latency::.cpu0.data   4289955000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu1.data    216892000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu2.data    208310000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu3.data    213784000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   4928941000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_rate::.cpu0.data     0.997489                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu1.data     0.596889                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu2.data     0.698614                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu3.data     0.629817                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.908724                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_misses::.cpu0.data        26219                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu1.data         1842                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu2.data         1815                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu3.data         1863                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          31739                       # number of ReadExReq misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu0.data   3765595000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu1.data    180052000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu2.data    172010000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu3.data    176524000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   4294181000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu0.data     0.997489                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu1.data     0.596889                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu2.data     0.698614                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu3.data     0.629817                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.908724                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_misses::.cpu0.data        26219                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu1.data         1842                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu2.data         1815                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu3.data         1863                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        31739                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_accesses::.cpu0.inst        51816                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu0.data        10479                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu1.inst         3138                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu1.data       125968                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu2.inst         3209                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu2.data       125592                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu3.inst         3176                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu3.data       122094                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       445472                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.inst 166571.230021                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.data 163849.644561                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.inst 116607.233826                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.data 239508.061288                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu2.inst 117956.870612                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu2.data 241813.694883                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu3.inst 116404.627249                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu3.data 248105.587141                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 238795.462336                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst 146571.230021                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 143851.188157                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst 96624.362895                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 219510.783246                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 98006.021074                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 221814.177663                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu3.inst 96404.627249                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 228107.304354                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 218798.201505                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu0.inst        50377                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu0.data          210                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu1.inst         1175                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu1.data         1050                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu2.inst         1215                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu2.data         1312                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu3.inst         1231                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu3.data          905                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        57475                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_miss_latency::.cpu0.inst    239696000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu0.data   1682572000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu1.inst    228900000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu1.data  29918868000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu2.inst    235206000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu2.data  30052606000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu3.inst    226407000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu3.data  30067668000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  92651923000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_rate::.cpu0.inst     0.027771                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu0.data     0.979960                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu1.inst     0.625558                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu1.data     0.991665                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu2.inst     0.621377                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu2.data     0.989553                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu3.inst     0.612406                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu3.data     0.992588                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.870980                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_misses::.cpu0.inst         1439                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu0.data        10269                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu1.inst         1963                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu1.data       124918                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu2.inst         1994                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu2.data       124280                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu3.inst         1945                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu3.data       121189                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       387997                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_mshr_hits::.cpu0.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu1.inst            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu1.data            2                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu2.inst            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu3.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.inst    210916000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.data   1477064000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.inst    189577000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.data  27420409000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu2.inst    195326000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu2.data  27567066000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu3.inst    187507000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu3.data  27643868000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  84891733000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.027771                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.979864                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.625239                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.991649                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.621066                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.989553                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu3.inst     0.612406                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.992579                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.870966                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_misses::.cpu0.inst         1439                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu0.data        10268                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu1.inst         1962                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu1.data       124916                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu2.inst         1993                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu2.data       124280                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu3.inst         1945                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu3.data       121188                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       387991                       # number of ReadSharedReq MSHR misses
system.l2cache.UpgradeReq_accesses::.cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::.cpu2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::.cpu3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu1.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::.cpu2.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::.cpu3.data            4                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               6                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::.cpu2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.250000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_misses::.cpu1.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::.cpu2.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             2                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu1.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu2.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        62000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.l2cache.WritebackDirty_accesses::.writebacks       376097                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       376097                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_hits::.writebacks       376097                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       376097                       # number of WritebackDirty hits
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.demand_accesses::.cpu0.inst        51816                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu0.data        36764                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu1.inst         3138                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu1.data       129054                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu2.inst         3209                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu2.data       128190                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu3.inst         3176                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu3.data       125052                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          480399                       # number of demand (read+write) accesses
system.l2cache.demand_avg_miss_latency::.cpu0.inst 166571.230021                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu0.data 163684.690857                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu1.inst 116607.233826                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu1.data 237738.718839                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu2.inst 117956.870612                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu2.data 239985.058884                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu3.inst 116404.627249                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu3.data 246086.630043                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 232481.521718                       # average overall miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu0.inst 146571.230021                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu0.data 143685.668868                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu1.inst 96624.362895                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu1.data 217741.373326                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu2.inst 98006.021074                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu2.data 219985.534716                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu3.inst 96404.627249                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu3.data 226088.304849                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 212484.011150                       # average overall mshr miss latency
system.l2cache.demand_hits::.cpu0.inst          50377                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu0.data            276                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu1.inst           1175                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu1.data           2294                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu2.inst           1215                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu2.data           2095                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu3.inst           1231                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu3.data           2000                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               60663                       # number of demand (read+write) hits
system.l2cache.demand_miss_latency::.cpu0.inst    239696000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu0.data   5972527000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu1.inst    228900000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu1.data  30135760000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu2.inst    235206000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu2.data  30260916000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu3.inst    226407000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu3.data  30281452000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  97580864000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_rate::.cpu0.inst     0.027771                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu0.data     0.992493                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu1.inst     0.625558                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu1.data     0.982224                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu2.inst     0.621377                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu2.data     0.983657                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu3.inst     0.612406                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu3.data     0.984007                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.873724                       # miss rate for demand accesses
system.l2cache.demand_misses::.cpu0.inst         1439                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu0.data        36488                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu1.inst         1963                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu1.data       126760                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu2.inst         1994                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu2.data       126095                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu3.inst         1945                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu3.data       123052                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            419736                       # number of demand (read+write) misses
system.l2cache.demand_mshr_hits::.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu1.inst            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu1.data            2                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu2.inst            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu3.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_miss_latency::.cpu0.inst    210916000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu0.data   5242659000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu1.inst    189577000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu1.data  27600461000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu2.inst    195326000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu2.data  27739076000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu3.inst    187507000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu3.data  27820392000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  89185914000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu0.inst     0.027771                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu0.data     0.992465                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu1.inst     0.625239                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu1.data     0.982209                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu2.inst     0.621066                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu2.data     0.983657                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu3.inst     0.612406                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu3.data     0.983999                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.873711                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_misses::.cpu0.inst         1439                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu0.data        36487                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu1.inst         1962                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu1.data       126758                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu2.inst         1993                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu2.data       126095                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu3.inst         1945                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu3.data       123051                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       419730                       # number of demand (read+write) MSHR misses
system.l2cache.overall_accesses::.cpu0.inst        51816                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu0.data        36764                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu1.inst         3138                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu1.data       129054                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu2.inst         3209                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu2.data       128190                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu3.inst         3176                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu3.data       125052                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         480399                       # number of overall (read+write) accesses
system.l2cache.overall_avg_miss_latency::.cpu0.inst 166571.230021                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu0.data 163684.690857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu1.inst 116607.233826                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu1.data 237738.718839                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu2.inst 117956.870612                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu2.data 239985.058884                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu3.inst 116404.627249                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu3.data 246086.630043                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 232481.521718                       # average overall miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu0.inst 146571.230021                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu0.data 143685.668868                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu1.inst 96624.362895                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu1.data 217741.373326                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu2.inst 98006.021074                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu2.data 219985.534716                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu3.inst 96404.627249                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu3.data 226088.304849                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 212484.011150                       # average overall mshr miss latency
system.l2cache.overall_hits::.cpu0.inst         50377                       # number of overall hits
system.l2cache.overall_hits::.cpu0.data           276                       # number of overall hits
system.l2cache.overall_hits::.cpu1.inst          1175                       # number of overall hits
system.l2cache.overall_hits::.cpu1.data          2294                       # number of overall hits
system.l2cache.overall_hits::.cpu2.inst          1215                       # number of overall hits
system.l2cache.overall_hits::.cpu2.data          2095                       # number of overall hits
system.l2cache.overall_hits::.cpu3.inst          1231                       # number of overall hits
system.l2cache.overall_hits::.cpu3.data          2000                       # number of overall hits
system.l2cache.overall_hits::total              60663                       # number of overall hits
system.l2cache.overall_miss_latency::.cpu0.inst    239696000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu0.data   5972527000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu1.inst    228900000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu1.data  30135760000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu2.inst    235206000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu2.data  30260916000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu3.inst    226407000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu3.data  30281452000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  97580864000                       # number of overall miss cycles
system.l2cache.overall_miss_rate::.cpu0.inst     0.027771                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu0.data     0.992493                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu1.inst     0.625558                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu1.data     0.982224                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu2.inst     0.621377                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu2.data     0.983657                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu3.inst     0.612406                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu3.data     0.984007                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.873724                       # miss rate for overall accesses
system.l2cache.overall_misses::.cpu0.inst         1439                       # number of overall misses
system.l2cache.overall_misses::.cpu0.data        36488                       # number of overall misses
system.l2cache.overall_misses::.cpu1.inst         1963                       # number of overall misses
system.l2cache.overall_misses::.cpu1.data       126760                       # number of overall misses
system.l2cache.overall_misses::.cpu2.inst         1994                       # number of overall misses
system.l2cache.overall_misses::.cpu2.data       126095                       # number of overall misses
system.l2cache.overall_misses::.cpu3.inst         1945                       # number of overall misses
system.l2cache.overall_misses::.cpu3.data       123052                       # number of overall misses
system.l2cache.overall_misses::total           419736                       # number of overall misses
system.l2cache.overall_mshr_hits::.cpu0.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu1.inst            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu1.data            2                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu2.inst            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu3.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             6                       # number of overall MSHR hits
system.l2cache.overall_mshr_miss_latency::.cpu0.inst    210916000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu0.data   5242659000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu1.inst    189577000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu1.data  27600461000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu2.inst    195326000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu2.data  27739076000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu3.inst    187507000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu3.data  27820392000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  89185914000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_rate::.cpu0.inst     0.027771                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu0.data     0.992465                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu1.inst     0.625239                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu1.data     0.982209                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu2.inst     0.621066                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu2.data     0.983657                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu3.inst     0.612406                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu3.data     0.983999                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.873711                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_misses::.cpu0.inst         1439                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu0.data        36487                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu1.inst         1962                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu1.data       126758                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu2.inst         1993                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu2.data       126095                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu3.inst         1945                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu3.data       123051                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       419730                       # number of overall MSHR misses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.l2cache.replacements                    546524                       # number of replacements
system.l2cache.tags.age_task_id_blocks_1024::0          432                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         2792                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          872                       # Occupied blocks per task id
system.l2cache.tags.avg_refs                 1.688807                       # Average number of references to valid blocks.
system.l2cache.tags.data_accesses             8195484                       # Number of data accesses
system.l2cache.tags.occ_blocks::.writebacks   608.869311                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu0.inst    16.632496                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu0.data   384.235005                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu1.inst    24.234143                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu1.data   672.523864                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu2.inst    24.589736                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu2.data  1641.827361                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu3.inst    24.410138                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu3.data   680.523282                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.148650                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu0.inst     0.004061                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu0.data     0.093807                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu1.inst     0.005917                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu1.data     0.164190                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu2.inst     0.006003                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu2.data     0.400837                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu3.inst     0.005960                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu3.data     0.166143                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.995568                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.sampled_refs               550620                       # Sample count of references to valid blocks.
system.l2cache.tags.tag_accesses              8195484                       # Number of tag accesses
system.l2cache.tags.tagsinuse             4077.845336                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 929891                       # Total number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.writebacks::.writebacks         371288                       # number of writebacks
system.l2cache.writebacks::total               371288                       # number of writebacks
system.mem_ctrl.avgBusLat                     4999.90                       # Average bus latency per DRAM burst
system.mem_ctrl.avgGap                       12796.45                       # Average gap between requests
system.mem_ctrl.avgMemAccLat                160683.09                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgPriority_.writebacks::samples    371287.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu0.inst::samples      1439.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu0.data::samples     36486.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu1.inst::samples      1962.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu1.data::samples    126749.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu2.inst::samples      1993.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu2.data::samples    126085.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu3.inst::samples      1945.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu3.data::samples    123025.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgQLat                     141933.44                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgRdBW                       2653.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    2653.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgRdQLen                        7.93                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrBW                       2347.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                    2347.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.avgWrQLen                       44.22                       # Average write queue length when enqueuing
system.mem_ctrl.busUtil                         39.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     20.73                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                    18.34                       # Data bus utilization in percentage for writes
system.mem_ctrl.bw_inst_read::.cpu0.inst      9098408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu1.inst     12405196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu2.inst     12601201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu3.inst     12297710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          46402515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu0.inst           9098408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu0.data         230691124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu1.inst          12405196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu1.data         801437631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu2.inst          12601201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu2.data         797245661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu3.inst          12297710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu3.data         777999271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             2653776201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks      2347547423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu0.inst          9098408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu0.data        230691124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu1.inst         12405196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu1.data        801437631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu2.inst         12601201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu2.data        797245661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu3.inst         12297710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu3.data        777999271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            5001323624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks      2347547423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total            2347547423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bytesPerActivate::samples       474415                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     106.695176                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     84.872570                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    104.182045                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        368247     77.62%     77.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        52951     11.16%     88.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        34438      7.26%     96.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        13597      2.87%     98.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         2589      0.55%     99.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          616      0.13%     99.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          747      0.16%     99.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          440      0.09%     99.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          790      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        474415                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                26859264                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadSys                 26862592                       # Total read bytes from the system interface side
system.mem_ctrl.bytesReadWrQ                     2816                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 23758528                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesWrittenSys              23762368                       # Total written bytes from the system interface side
system.mem_ctrl.bytes_inst_read::.cpu0.inst        92096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu1.inst       125568                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu2.inst       127552                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu3.inst       124480                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         469696                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_read::.cpu0.inst          92096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu0.data        2335104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu1.inst         125568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu1.data        8112320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu2.inst         127552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu2.data        8069888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu3.inst         124480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu3.data        7875072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            26862080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     23762368                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         23762368                       # Number of bytes written to this memory
system.mem_ctrl.masterReadAccesses::.cpu0.inst         1439                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu0.data        36486                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu1.inst         1962                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu1.data       126757                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu2.inst         1993                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu2.data       126095                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu3.inst         1945                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu3.data       123051                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAvgLat::.cpu0.inst     94903.41                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu0.data     91817.44                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu1.inst     45151.63                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu1.data    165920.91                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu2.inst     46540.77                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu2.data    168133.59                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu3.inst     44928.54                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu3.data    174304.41                       # Per-master read average memory access latency
system.mem_ctrl.masterReadBytes::.cpu0.inst        92096                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu0.data      2335104                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu1.inst       125568                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu1.data      8111808                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu2.inst       127552                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu2.data      8069248                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu3.inst       124480                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu3.data      7873408                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu0.inst 9098408.351535880938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu0.data 230691123.776329487562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu1.inst 12405196.098480470479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu1.data 801387048.875690221786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu2.inst 12601200.725928429514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu2.data 797182433.480435609818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu3.inst 12297709.689879978076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu3.data 777834879.932346820831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadTotalLat::.cpu0.inst    136566000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu0.data   3350051079                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu1.inst     88587505                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu1.data  21031637338                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu2.inst     92755753                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu2.data  21200804568                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu3.inst     87386002                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu3.data  21448331835                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteAccesses::.writebacks       371287                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAvgLat::.writebacks   1225058.52                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteBytes::.writebacks     23758528                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteRate::.writebacks 2347168059.149138450623                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteTotalLat::.writebacks 454848304502                       # Per-master write total memory access latency
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numReadWriteTurnArounds         23178                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numStayReadState               466015                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              351373                       # Number of times bus staying in WRITE state
system.mem_ctrl.numWrRetry                         22                       # Number of times write queue was full causing retry
system.mem_ctrl.numWriteReadTurnArounds         23179                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.num_reads::.cpu0.inst            1439                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu0.data           36486                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu1.inst            1962                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu1.data          126755                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu2.inst            1993                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu2.data          126092                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu3.inst            1945                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu3.data          123048                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               419720                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        371287                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              371287                       # Number of write requests responded to by this memory
system.mem_ctrl.pageHitRate                     40.01                       # Row buffer hit rate, read and write combined
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.perBankRdBursts::0              25795                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              26181                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              26674                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              26462                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              26244                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              26453                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              27137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              26034                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              25849                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              26913                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             26596                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             25818                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             25428                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             25585                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             25824                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             26683                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              22860                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              23634                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              23989                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              23864                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              23568                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              23732                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              23526                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              22873                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              22429                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              23083                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             23170                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             22918                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             22937                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             22882                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             23148                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             22614                       # Per bank write bursts
system.mem_ctrl.priorityMaxLatency       0.000069936252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.rdPerTurnAround::samples        23179                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.105872                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.732390                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      42.247232                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          23176     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6144-6399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          23179                       # Reads before turning the bus around for writes
system.mem_ctrl.rdQLenPdf::0                    21587                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    17020                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     9427                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     4685                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                     4794                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                    23848                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                   118600                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                    85215                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                    42350                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                    28489                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                   25288                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                   23370                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                   11536                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                    2711                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                     759                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.readBursts                     419728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 419728                       # Read request sizes (log2)
system.mem_ctrl.readReqs                       419728                       # Number of read requests accepted
system.mem_ctrl.readRowHitRate                   9.80                       # Row buffer hit rate for reads
system.mem_ctrl.readRowHits                     41142                       # Number of row buffer hits during reads
system.mem_ctrl.servicedByWrQ                      44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.totBusLat                  2098380000                       # Total ticks spent in databus transfers
system.mem_ctrl.totGap                    10122185000                       # Total gap between requests
system.mem_ctrl.totMemAccLat              67436120080                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totQLat                   59567195080                       # Total ticks spent queuing
system.mem_ctrl.wrPerTurnAround::samples        23178                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.016352                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.015208                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.201903                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             23007     99.26%     99.26% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                26      0.11%     99.37% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                96      0.41%     99.79% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                36      0.16%     99.94% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                12      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          23178                       # Writes before turning the bus around for reads
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     136                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     166                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     606                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     800                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     870                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     874                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     888                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     886                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     890                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     873                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     879                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     883                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     880                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     886                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     892                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     876                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     872                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     863                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                      49                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                     160                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                     840                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                    2882                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                    6858                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                   11975                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                   17085                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                   21450                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                   25777                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                   30349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                   34193                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                   35836                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                   33852                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                   31016                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                   28958                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                   29178                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                   25756                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                   14720                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                    4151                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                    1185                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                     459                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                     261                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                     137                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                      74                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                      36                       # What write queue length does an incoming req see
system.mem_ctrl.writeBursts                    371287                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                371287                       # Write request sizes (log2)
system.mem_ctrl.writeReqs                      371287                       # Number of write requests accepted
system.mem_ctrl.writeRowHitRate                 74.16                       # Row buffer hit rate for writes
system.mem_ctrl.writeRowHits                   275346                       # Number of row buffer hits during writes
system.mem_ctrl_0.actBackEnergy            4560091200                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.actEnergy                1708809060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.averagePower            1038.421540                       # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE      18479749                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      337763000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     9765967251                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_0.preBackEnergy              46937760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.preEnergy                 908253555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.readEnergy               1506397200                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          799032000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             10511120895                       # Total energy per rank (pJ)
system.mem_ctrl_0.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.writeEnergy               981600120                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            4542705630                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.actEnergy                1678514040                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.averagePower            1029.445927                       # Core power per rank (mW)
system.mem_ctrl_1.memoryStateTime::IDLE      22852501                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      337782750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     9761574749                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_1.preBackEnergy              61570560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.preEnergy                 892151370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.readEnergy               1490089440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          799032000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             10420267860                       # Total energy per rank (pJ)
system.mem_ctrl_1.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.writeEnergy               956204820                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      1251201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      1251201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1251201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     50624448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     50624448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50624448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  10122210000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          2336345792                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              23.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy         2249171494                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization             22.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            419730                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  419730    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              419730                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       411792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        831503                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             387982                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       371287                       # Transaction distribution
system.membus.trans_dist::CleanEvict            40464                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31738                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31738                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        387990                       # Transaction distribution

---------- End Simulation Statistics   ----------
