

Implementation tool: Xilinx Vivado v.2017.4
Project:             VIP
Solution:            VIP
Device target:       xc7z010clg400-1
Report date:         Sun Aug 16 09:25:32 +0800 2020

#=== Post-Implementation Resource usage ===
SLICE:          276
LUT:            710
FF:             862
DSP:              1
BRAM:             6
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.886
CP achieved post-implementation:    7.335
Timing met
