Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 23 11:16:40 2024
| Host         : LAPTOP-KMHA882Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.386        0.000                      0                14825        0.020        0.000                      0                14825        4.020        0.000                       0                  5519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.386        0.000                      0                14767        0.020        0.000                      0                14767        4.020        0.000                       0                  5519  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.638        0.000                      0                   58        1.176        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg24_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 1.450ns (15.771%)  route 7.744ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=68, routed)          7.744    12.267    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/s00_axi_wdata[17]
    SLICE_X39Y18         FDRE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg24_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.565    12.757    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y18         FDRE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg24_reg[17]/C
                         clock pessimism              0.130    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)       -0.081    12.652    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg24_reg[17]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 1.450ns (15.997%)  route 7.614ns (84.003%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=68, routed)          7.614    12.137    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_wdata[19]
    SLICE_X21Y54         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.489    12.681    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y54         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5_reg[19]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X21Y54         FDRE (Setup_fdre_C_D)       -0.093    12.550    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg5_reg[19]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                         -12.137    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg26_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.194ns  (logic 1.450ns (15.771%)  route 7.744ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=68, routed)          7.744    12.267    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/s00_axi_wdata[17]
    SLICE_X38Y18         FDRE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg26_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.565    12.757    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y18         FDRE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg26_reg[17]/C
                         clock pessimism              0.130    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y18         FDRE (Setup_fdre_C_D)       -0.045    12.688    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg26_reg[17]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 1.450ns (15.964%)  route 7.633ns (84.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=68, routed)          7.633    12.156    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_wdata[19]
    SLICE_X20Y54         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.489    12.681    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y54         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7_reg[19]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X20Y54         FDRE (Setup_fdre_C_D)       -0.045    12.598    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7_reg[19]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 1.450ns (15.895%)  route 7.672ns (84.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=68, routed)          7.672    12.195    design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_wdata[19]
    SLICE_X39Y54         FDRE                                         r  design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.565    12.757    design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y54         FDRE                                         r  design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7_reg[19]/C
                         clock pessimism              0.116    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)       -0.081    12.638    design_1_i/ip_pwmr_3/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg7_reg[19]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 1.450ns (16.073%)  route 7.571ns (83.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=68, routed)          7.571    12.094    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_wdata[19]
    SLICE_X18Y55         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.490    12.682    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y55         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y55         FDRE (Setup_fdre_C_D)       -0.067    12.577    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg3_reg[19]
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 1.450ns (16.177%)  route 7.513ns (83.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=68, routed)          7.513    12.036    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_wdata[17]
    SLICE_X18Y54         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.490    12.682    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y54         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4_reg[17]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y54         FDRE (Setup_fdre_C_D)       -0.093    12.551    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4_reg[17]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 1.450ns (16.177%)  route 7.514ns (83.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=68, routed)          7.514    12.036    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_wdata[19]
    SLICE_X18Y54         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.490    12.682    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y54         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X18Y54         FDRE (Setup_fdre_C_D)       -0.092    12.552    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg4_reg[19]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 1.450ns (16.201%)  route 7.500ns (83.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=68, routed)          7.500    12.023    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_wdata[17]
    SLICE_X25Y53         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.485    12.677    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y53         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8_reg[17]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X25Y53         FDRE (Setup_fdre_C_D)       -0.095    12.544    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/slv_reg8_reg[17]
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg29_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.043ns  (logic 1.450ns (16.034%)  route 7.593ns (83.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=68, routed)          7.593    12.116    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/s00_axi_wdata[17]
    SLICE_X37Y18         FDRE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg29_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.565    12.757    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y18         FDRE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg29_reg[17]/C
                         clock pessimism              0.130    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X37Y18         FDRE (Setup_fdre_C_D)       -0.081    12.652    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/slv_reg29_reg[17]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                  0.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/onTimeR_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.870%)  route 0.213ns (60.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.556     0.897    design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y36         FDRE                                         r  design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[26]/Q
                         net (fo=1, routed)           0.213     1.250    design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/onTimeR_reg[31]_0[26]
    SLICE_X21Y34         FDRE                                         r  design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/onTimeR_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.824     1.194    design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X21Y34         FDRE                                         r  design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/onTimeR_reg[26]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.070     1.230    design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/pwm_inst/onTimeR_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.412%)  route 0.174ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.559     0.900    design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y40         FDRE                                         r  design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q
                         net (fo=2, routed)           0.174     1.201    design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[28]
    SLICE_X20Y40         FDRE                                         r  design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.829     1.199    design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y40         FDRE                                         r  design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[28]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y40         FDRE (Hold_fdre_C_D)        -0.002     1.163    design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.297%)  route 0.237ns (62.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.561     0.902    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/s00_axi_aclk
    SLICE_X19Y53         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt_reg[8]/Q
                         net (fo=2, routed)           0.237     1.280    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt_reg[8]
    SLICE_X23Y51         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.828     1.198    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/s00_axi_aclk
    SLICE_X23Y51         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr_reg[8]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.072     1.236    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.208%)  route 0.191ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.191     1.280    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (38.975%)  route 0.200ns (61.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.559     0.900    design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y40         FDRE                                         r  design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=2, routed)           0.200     1.228    design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[30]
    SLICE_X19Y39         FDRE                                         r  design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.829     1.199    design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y39         FDRE                                         r  design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[30]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.017     1.182    design_1_i/ip_pwm_2020p2_0/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y40          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.112     1.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.571%)  route 0.187ns (59.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.550     0.891    design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y25         FDRE                                         r  design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=2, routed)           0.187     1.206    design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg0[5]
    SLICE_X22Y26         FDRE                                         r  design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.813     1.183    design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y26         FDRE                                         r  design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[5]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X22Y26         FDRE (Hold_fdre_C_D)        -0.007     1.142    design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/onTimeR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.341%)  route 0.258ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.561     0.902    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/s00_axi_aclk
    SLICE_X19Y54         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt_reg[15]/Q
                         net (fo=2, routed)           0.258     1.301    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt_reg[15]
    SLICE_X23Y52         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.828     1.198    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/s00_axi_aclk
    SLICE_X23Y52         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr_reg[15]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y52         FDRE (Hold_fdre_C_D)         0.066     1.230    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.774%)  route 0.264ns (65.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.561     0.902    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/s00_axi_aclk
    SLICE_X19Y53         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt_reg[11]/Q
                         net (fo=2, routed)           0.264     1.307    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsrCnt_reg[11]
    SLICE_X23Y51         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.828     1.198    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/s00_axi_aclk
    SLICE_X23Y51         FDRE                                         r  design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr_reg[11]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.070     1.234    design_1_i/ip_pwmr_2/inst/ip_pwmr_v1_0_S00_AXI_inst/pwmr_inst/pwmMsr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/periodTimeR_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.538%)  route 0.279ns (66.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.555     0.896    design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y33         FDRE                                         r  design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1_reg[23]/Q
                         net (fo=2, routed)           0.279     1.316    design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/slv_reg1[23]
    SLICE_X20Y30         FDRE                                         r  design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/periodTimeR_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.820     1.190    design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y30         FDRE                                         r  design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/periodTimeR_reg[23]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X20Y30         FDRE (Hold_fdre_C_D)         0.083     1.239    design_1_i/ip_pwm_2020p2_4/inst/ip_pwm_2020p2_v1_0_S00_AXI_inst/periodTimeR_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X14Y43   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y42   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y43   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y43   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y45   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y45   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y45   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y45   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y46   design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y37    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y37    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y37    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y37    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y37    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y37    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y37    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y37    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y36    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y36    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y36    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y36    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X24Y2    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.642ns (11.233%)  route 5.073ns (88.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.674     2.982    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.942     4.442    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.566 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        4.132     8.697    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X41Y12         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.572    12.764    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X41Y12         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[14]/C
                         clock pessimism              0.130    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X41Y12         FDCE (Recov_fdce_C_CLR)     -0.405    12.335    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.642ns (11.233%)  route 5.073ns (88.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.674     2.982    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.942     4.442    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.566 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        4.132     8.697    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X41Y12         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.572    12.764    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X41Y12         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[15]/C
                         clock pessimism              0.130    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X41Y12         FDCE (Recov_fdce_C_CLR)     -0.405    12.335    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.642ns (11.233%)  route 5.073ns (88.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.674     2.982    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.942     4.442    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.566 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        4.132     8.697    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X41Y12         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.572    12.764    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X41Y12         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[16]/C
                         clock pessimism              0.130    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X41Y12         FDCE (Recov_fdce_C_CLR)     -0.405    12.335    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.642ns (11.233%)  route 5.073ns (88.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.674     2.982    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.942     4.442    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.566 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        4.132     8.697    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X41Y12         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.572    12.764    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X41Y12         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[17]/C
                         clock pessimism              0.130    12.894    
                         clock uncertainty           -0.154    12.740    
    SLICE_X41Y12         FDCE (Recov_fdce_C_CLR)     -0.405    12.335    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.642ns (11.491%)  route 4.945ns (88.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.674     2.982    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.942     4.442    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.566 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        4.003     8.569    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X40Y13         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.571    12.763    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X40Y13         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[18]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X40Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.642ns (11.491%)  route 4.945ns (88.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.674     2.982    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.942     4.442    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.566 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        4.003     8.569    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X40Y13         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.571    12.763    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X40Y13         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[19]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X40Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.642ns (11.491%)  route 4.945ns (88.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.674     2.982    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.942     4.442    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.566 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        4.003     8.569    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X40Y13         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.571    12.763    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X40Y13         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[22]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X40Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.642ns (11.491%)  route 4.945ns (88.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.674     2.982    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.942     4.442    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.566 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        4.003     8.569    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X40Y13         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.571    12.763    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X40Y13         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[23]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X40Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.642ns (11.491%)  route 4.945ns (88.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.674     2.982    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.942     4.442    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.566 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        4.003     8.569    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X40Y13         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.571    12.763    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X40Y13         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[26]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X40Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.642ns (11.491%)  route 4.945ns (88.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.674     2.982    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.942     4.442    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.124     4.566 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        4.003     8.569    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X40Y13         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        1.571    12.763    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X40Y13         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[27]/C
                         clock pessimism              0.130    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X40Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.334    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  3.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.209ns (15.190%)  route 1.167ns (84.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.563     0.904    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.339     1.406    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        0.828     2.279    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X43Y10         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.859     1.229    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X43Y10         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[10]/C
                         clock pessimism             -0.034     1.195    
    SLICE_X43Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.209ns (15.190%)  route 1.167ns (84.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.563     0.904    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.339     1.406    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        0.828     2.279    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X43Y10         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.859     1.229    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X43Y10         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[11]/C
                         clock pessimism             -0.034     1.195    
    SLICE_X43Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.209ns (15.190%)  route 1.167ns (84.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.563     0.904    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.339     1.406    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        0.828     2.279    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X43Y10         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.859     1.229    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X43Y10         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[12]/C
                         clock pessimism             -0.034     1.195    
    SLICE_X43Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.209ns (15.190%)  route 1.167ns (84.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.563     0.904    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.339     1.406    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        0.828     2.279    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X43Y10         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.859     1.229    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X43Y10         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[13]/C
                         clock pessimism             -0.034     1.195    
    SLICE_X43Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.209ns (15.190%)  route 1.167ns (84.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.563     0.904    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.339     1.406    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        0.828     2.279    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X43Y10         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.859     1.229    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X43Y10         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[6]/C
                         clock pessimism             -0.034     1.195    
    SLICE_X43Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.209ns (15.190%)  route 1.167ns (84.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.563     0.904    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.339     1.406    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        0.828     2.279    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X43Y10         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.859     1.229    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X43Y10         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[7]/C
                         clock pessimism             -0.034     1.195    
    SLICE_X43Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.209ns (15.190%)  route 1.167ns (84.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.563     0.904    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.339     1.406    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        0.828     2.279    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X43Y10         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.859     1.229    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X43Y10         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[8]/C
                         clock pessimism             -0.034     1.195    
    SLICE_X43Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.209ns (15.190%)  route 1.167ns (84.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.563     0.904    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.339     1.406    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        0.828     2.279    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X43Y10         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.859     1.229    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X43Y10         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[9]/C
                         clock pessimism             -0.034     1.195    
    SLICE_X43Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/dataOut_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.209ns (14.919%)  route 1.192ns (85.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.563     0.904    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.339     1.406    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        0.853     2.304    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X38Y10         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/dataOut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.857     1.227    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X38Y10         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/dataOut_reg[0]/C
                         clock pessimism             -0.034     1.193    
    SLICE_X38Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.126    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/dataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/dataOut_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.209ns (14.919%)  route 1.192ns (85.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.563     0.904    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y5          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=359, routed)         0.339     1.406    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/s00_axi_aresetn
    SLICE_X24Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/ping_pong_inst/axi_awready_i_1/O
                         net (fo=1255, routed)        0.853     2.304    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/SR[0]
    SLICE_X38Y10         FDCE                                         f  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/dataOut_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5519, routed)        0.857     1.227    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/s00_axi_aclk
    SLICE_X38Y10         FDCE                                         r  design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/dataOut_reg[1]/C
                         clock pessimism             -0.034     1.193    
    SLICE_X38Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.126    design_1_i/ip_imu_2020p2_0/inst/ip_imu_2020p2_v1_0_S00_AXI_inst/imu_inst/imu_uart_rx/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  1.179    





