
ServoAcselerom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001464  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080015ec  080015ec  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080015ec  080015ec  000115ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080015f0  080015f0  000115f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  080015f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020004  2**0
                  CONTENTS
  7 .bss          00000024  20000004  20000004  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000028  20000028  00020004  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   000028d3  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000857  00000000  00000000  00022907  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000002e8  00000000  00000000  00023160  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000280  00000000  00000000  00023448  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000012d7  00000000  00000000  000236c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001012  00000000  00000000  0002499f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000259b1  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000b34  00000000  00000000  00025a30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080015d4 	.word	0x080015d4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080015d4 	.word	0x080015d4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__aeabi_d2f>:
 800095c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000960:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000964:	bf24      	itt	cs
 8000966:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800096a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800096e:	d90d      	bls.n	800098c <__aeabi_d2f+0x30>
 8000970:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000974:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000978:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800097c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000980:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000984:	bf08      	it	eq
 8000986:	f020 0001 	biceq.w	r0, r0, #1
 800098a:	4770      	bx	lr
 800098c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000990:	d121      	bne.n	80009d6 <__aeabi_d2f+0x7a>
 8000992:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000996:	bfbc      	itt	lt
 8000998:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800099c:	4770      	bxlt	lr
 800099e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009a6:	f1c2 0218 	rsb	r2, r2, #24
 80009aa:	f1c2 0c20 	rsb	ip, r2, #32
 80009ae:	fa10 f30c 	lsls.w	r3, r0, ip
 80009b2:	fa20 f002 	lsr.w	r0, r0, r2
 80009b6:	bf18      	it	ne
 80009b8:	f040 0001 	orrne.w	r0, r0, #1
 80009bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009c4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009c8:	ea40 000c 	orr.w	r0, r0, ip
 80009cc:	fa23 f302 	lsr.w	r3, r3, r2
 80009d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009d4:	e7cc      	b.n	8000970 <__aeabi_d2f+0x14>
 80009d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009da:	d107      	bne.n	80009ec <__aeabi_d2f+0x90>
 80009dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e0:	bf1e      	ittt	ne
 80009e2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009e6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009ea:	4770      	bxne	lr
 80009ec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop

080009fc <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8000a06:	4909      	ldr	r1, [pc, #36]	; (8000a2c <LL_InitTick+0x30>)
 8000a08:	687a      	ldr	r2, [r7, #4]
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a10:	3b01      	subs	r3, #1
 8000a12:	604b      	str	r3, [r1, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000a14:	4b05      	ldr	r3, [pc, #20]	; (8000a2c <LL_InitTick+0x30>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a1a:	4b04      	ldr	r3, [pc, #16]	; (8000a2c <LL_InitTick+0x30>)
 8000a1c:	2205      	movs	r2, #5
 8000a1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8000a20:	bf00      	nop
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr
 8000a2c:	e000e010 	.word	0xe000e010

08000a30 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8000a38:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a3c:	6878      	ldr	r0, [r7, #4]
 8000a3e:	f7ff ffdd 	bl	80009fc <LL_InitTick>
}
 8000a42:	bf00      	nop
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
	...

08000a4c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b085      	sub	sp, #20
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8000a54:	4b0e      	ldr	r3, [pc, #56]	; (8000a90 <LL_mDelay+0x44>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8000a5a:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a62:	d00c      	beq.n	8000a7e <LL_mDelay+0x32>
  {
    Delay++;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3301      	adds	r3, #1
 8000a68:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8000a6a:	e008      	b.n	8000a7e <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8000a6c:	4b08      	ldr	r3, [pc, #32]	; (8000a90 <LL_mDelay+0x44>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d002      	beq.n	8000a7e <LL_mDelay+0x32>
    {
      Delay--;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	607b      	str	r3, [r7, #4]
  while (Delay)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d1f3      	bne.n	8000a6c <LL_mDelay+0x20>
    }
  }
}
 8000a84:	bf00      	nop
 8000a86:	3714      	adds	r7, #20
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8e:	4770      	bx	lr
 8000a90:	e000e010 	.word	0xe000e010

08000a94 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8000a9c:	4a04      	ldr	r2, [pc, #16]	; (8000ab0 <LL_SetSystemCoreClock+0x1c>)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6013      	str	r3, [r2, #0]
}
 8000aa2:	bf00      	nop
 8000aa4:	370c      	adds	r7, #12
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	20000000 	.word	0x20000000

08000ab4 <DatToLIS>:

//************SPI1 to LIS3DSH*************//


void DatToLIS(uint16_t message)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	4603      	mov	r3, r0
 8000abc:	80fb      	strh	r3, [r7, #6]
	GPIOE->BSRR|=GPIO_BSRR_BR3;                       //CS low
 8000abe:	4a15      	ldr	r2, [pc, #84]	; (8000b14 <DatToLIS+0x60>)
 8000ac0:	4b14      	ldr	r3, [pc, #80]	; (8000b14 <DatToLIS+0x60>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000ac8:	6193      	str	r3, [r2, #24]

			  while(SPI1->SR & SPI_SR_TXE)
 8000aca:	e002      	b.n	8000ad2 <DatToLIS+0x1e>
			  SPI1->DR=message;
 8000acc:	4a12      	ldr	r2, [pc, #72]	; (8000b18 <DatToLIS+0x64>)
 8000ace:	88fb      	ldrh	r3, [r7, #6]
 8000ad0:	60d3      	str	r3, [r2, #12]
			  while(SPI1->SR & SPI_SR_TXE)
 8000ad2:	4b11      	ldr	r3, [pc, #68]	; (8000b18 <DatToLIS+0x64>)
 8000ad4:	689b      	ldr	r3, [r3, #8]
 8000ad6:	f003 0302 	and.w	r3, r3, #2
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d1f6      	bne.n	8000acc <DatToLIS+0x18>

			  while(SPI1->SR & SPI_SR_BSY);
 8000ade:	bf00      	nop
 8000ae0:	4b0d      	ldr	r3, [pc, #52]	; (8000b18 <DatToLIS+0x64>)
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d1f9      	bne.n	8000ae0 <DatToLIS+0x2c>
			  while(SPI1->SR & SPI_SR_RXNE);
 8000aec:	bf00      	nop
 8000aee:	4b0a      	ldr	r3, [pc, #40]	; (8000b18 <DatToLIS+0x64>)
 8000af0:	689b      	ldr	r3, [r3, #8]
 8000af2:	f003 0301 	and.w	r3, r3, #1
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d1f9      	bne.n	8000aee <DatToLIS+0x3a>
			  	GPIOE->BSRR|=GPIO_BSRR_BS3;
 8000afa:	4a06      	ldr	r2, [pc, #24]	; (8000b14 <DatToLIS+0x60>)
 8000afc:	4b05      	ldr	r3, [pc, #20]	; (8000b14 <DatToLIS+0x60>)
 8000afe:	699b      	ldr	r3, [r3, #24]
 8000b00:	f043 0308 	orr.w	r3, r3, #8
 8000b04:	6193      	str	r3, [r2, #24]

}
 8000b06:	bf00      	nop
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	40021000 	.word	0x40021000
 8000b18:	40013000 	.word	0x40013000
 8000b1c:	00000000 	.word	0x00000000

08000b20 <Convmg>:
 *factor-множитель меняющийся от диапазона измерения g см. даташит
 *err-поправка для задания нулевого положения
 */

int Convmg(char sign,int16_t number, float factor,uint8_t err)
{
 8000b20:	b590      	push	{r4, r7, lr}
 8000b22:	b087      	sub	sp, #28
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4603      	mov	r3, r0
 8000b28:	ed87 0a00 	vstr	s0, [r7]
 8000b2c:	71fb      	strb	r3, [r7, #7]
 8000b2e:	460b      	mov	r3, r1
 8000b30:	80bb      	strh	r3, [r7, #4]
 8000b32:	4613      	mov	r3, r2
 8000b34:	71bb      	strb	r3, [r7, #6]
	uint8_t FLst;
	uint16_t nnDataSPI;
	float ans;
	int Ans;

	FLst=sign & 0x80;
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000b3c:	74fb      	strb	r3, [r7, #19]

	switch (FLst){
 8000b3e:	7cfb      	ldrb	r3, [r7, #19]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d020      	beq.n	8000b86 <Convmg+0x66>
 8000b44:	2b80      	cmp	r3, #128	; 0x80
 8000b46:	d139      	bne.n	8000bbc <Convmg+0x9c>

	case 0x80:                    //negative number

		nnDataSPI=~number;
 8000b48:	88bb      	ldrh	r3, [r7, #4]
 8000b4a:	43db      	mvns	r3, r3
 8000b4c:	823b      	strh	r3, [r7, #16]
		Ans=nnDataSPI;
 8000b4e:	8a3b      	ldrh	r3, [r7, #16]
 8000b50:	617b      	str	r3, [r7, #20]
		ans=Ans*factor;
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	ee07 3a90 	vmov	s15, r3
 8000b58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b5c:	edd7 7a00 	vldr	s15, [r7]
 8000b60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b64:	edc7 7a03 	vstr	s15, [r7, #12]
		Ans=err-ans;
 8000b68:	79bb      	ldrb	r3, [r7, #6]
 8000b6a:	ee07 3a90 	vmov	s15, r3
 8000b6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b72:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b7e:	ee17 3a90 	vmov	r3, s15
 8000b82:	617b      	str	r3, [r7, #20]
		break;
 8000b84:	e01a      	b.n	8000bbc <Convmg+0x9c>

	case 0x00:                    //positive number

		Ans=number;
 8000b86:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b8a:	617b      	str	r3, [r7, #20]
		ans=Ans*0.06;
 8000b8c:	6978      	ldr	r0, [r7, #20]
 8000b8e:	f7ff fc6d 	bl	800046c <__aeabi_i2d>
 8000b92:	a30d      	add	r3, pc, #52	; (adr r3, 8000bc8 <Convmg+0xa8>)
 8000b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b98:	f7ff fcce 	bl	8000538 <__aeabi_dmul>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	460c      	mov	r4, r1
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	4621      	mov	r1, r4
 8000ba4:	f7ff feda 	bl	800095c <__aeabi_d2f>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	60fb      	str	r3, [r7, #12]
		Ans=ans;
 8000bac:	edd7 7a03 	vldr	s15, [r7, #12]
 8000bb0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000bb4:	ee17 3a90 	vmov	r3, s15
 8000bb8:	617b      	str	r3, [r7, #20]
		break;
 8000bba:	bf00      	nop
				}
	return Ans;
 8000bbc:	697b      	ldr	r3, [r7, #20]
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	371c      	adds	r7, #28
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd90      	pop	{r4, r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	eb851eb8 	.word	0xeb851eb8
 8000bcc:	3faeb851 	.word	0x3faeb851

08000bd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	db0b      	blt.n	8000bfa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000be2:	4909      	ldr	r1, [pc, #36]	; (8000c08 <__NVIC_EnableIRQ+0x38>)
 8000be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be8:	095b      	lsrs	r3, r3, #5
 8000bea:	79fa      	ldrb	r2, [r7, #7]
 8000bec:	f002 021f 	and.w	r2, r2, #31
 8000bf0:	2001      	movs	r0, #1
 8000bf2:	fa00 f202 	lsl.w	r2, r0, r2
 8000bf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bfa:	bf00      	nop
 8000bfc:	370c      	adds	r7, #12
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	e000e100 	.word	0xe000e100

08000c0c <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000c10:	4a05      	ldr	r2, [pc, #20]	; (8000c28 <LL_RCC_HSE_Enable+0x1c>)
 8000c12:	4b05      	ldr	r3, [pc, #20]	; (8000c28 <LL_RCC_HSE_Enable+0x1c>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c1a:	6013      	str	r3, [r2, #0]
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	40023800 	.word	0x40023800

08000c2c <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8000c30:	4b07      	ldr	r3, [pc, #28]	; (8000c50 <LL_RCC_HSE_IsReady+0x24>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c38:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000c3c:	bf0c      	ite	eq
 8000c3e:	2301      	moveq	r3, #1
 8000c40:	2300      	movne	r3, #0
 8000c42:	b2db      	uxtb	r3, r3
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	40023800 	.word	0x40023800

08000c54 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000c5c:	4906      	ldr	r1, [pc, #24]	; (8000c78 <LL_RCC_SetSysClkSource+0x24>)
 8000c5e:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <LL_RCC_SetSysClkSource+0x24>)
 8000c60:	689b      	ldr	r3, [r3, #8]
 8000c62:	f023 0203 	bic.w	r2, r3, #3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	608b      	str	r3, [r1, #8]
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	40023800 	.word	0x40023800

08000c7c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000c80:	4b04      	ldr	r3, [pc, #16]	; (8000c94 <LL_RCC_GetSysClkSource+0x18>)
 8000c82:	689b      	ldr	r3, [r3, #8]
 8000c84:	f003 030c 	and.w	r3, r3, #12
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	40023800 	.word	0x40023800

08000c98 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000ca0:	4906      	ldr	r1, [pc, #24]	; (8000cbc <LL_RCC_SetAHBPrescaler+0x24>)
 8000ca2:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <LL_RCC_SetAHBPrescaler+0x24>)
 8000ca4:	689b      	ldr	r3, [r3, #8]
 8000ca6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	608b      	str	r3, [r1, #8]
}
 8000cb0:	bf00      	nop
 8000cb2:	370c      	adds	r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	40023800 	.word	0x40023800

08000cc0 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000cc8:	4906      	ldr	r1, [pc, #24]	; (8000ce4 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000cca:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000ccc:	689b      	ldr	r3, [r3, #8]
 8000cce:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	608b      	str	r3, [r1, #8]
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	40023800 	.word	0x40023800

08000ce8 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000cf0:	4906      	ldr	r1, [pc, #24]	; (8000d0c <LL_RCC_SetAPB2Prescaler+0x24>)
 8000cf2:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <LL_RCC_SetAPB2Prescaler+0x24>)
 8000cf4:	689b      	ldr	r3, [r3, #8]
 8000cf6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	608b      	str	r3, [r1, #8]
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	40023800 	.word	0x40023800

08000d10 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000d14:	4a05      	ldr	r2, [pc, #20]	; (8000d2c <LL_RCC_PLL_Enable+0x1c>)
 8000d16:	4b05      	ldr	r3, [pc, #20]	; (8000d2c <LL_RCC_PLL_Enable+0x1c>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d1e:	6013      	str	r3, [r2, #0]
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	40023800 	.word	0x40023800

08000d30 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000d34:	4b07      	ldr	r3, [pc, #28]	; (8000d54 <LL_RCC_PLL_IsReady+0x24>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d3c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000d40:	bf0c      	ite	eq
 8000d42:	2301      	moveq	r3, #1
 8000d44:	2300      	movne	r3, #0
 8000d46:	b2db      	uxtb	r3, r3
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	40023800 	.word	0x40023800

08000d58 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b085      	sub	sp, #20
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	60f8      	str	r0, [r7, #12]
 8000d60:	60b9      	str	r1, [r7, #8]
 8000d62:	607a      	str	r2, [r7, #4]
 8000d64:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8000d66:	480d      	ldr	r0, [pc, #52]	; (8000d9c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000d68:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000d6a:	685a      	ldr	r2, [r3, #4]
 8000d6c:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8000d6e:	4013      	ands	r3, r2
 8000d70:	68f9      	ldr	r1, [r7, #12]
 8000d72:	68ba      	ldr	r2, [r7, #8]
 8000d74:	4311      	orrs	r1, r2
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	0192      	lsls	r2, r2, #6
 8000d7a:	430a      	orrs	r2, r1
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	6043      	str	r3, [r0, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8000d80:	4906      	ldr	r1, [pc, #24]	; (8000d9c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000d82:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8000d90:	bf00      	nop
 8000d92:	3714      	adds	r7, #20
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	40023800 	.word	0x40023800
 8000da0:	ffbf8000 	.word	0xffbf8000

08000da4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000dac:	4908      	ldr	r1, [pc, #32]	; (8000dd0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000dae:	4b08      	ldr	r3, [pc, #32]	; (8000dd0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000db0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000db8:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000dba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
}
 8000dc4:	bf00      	nop
 8000dc6:	3714      	adds	r7, #20
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	40023800 	.word	0x40023800

08000dd4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000ddc:	4906      	ldr	r1, [pc, #24]	; (8000df8 <LL_FLASH_SetLatency+0x24>)
 8000dde:	4b06      	ldr	r3, [pc, #24]	; (8000df8 <LL_FLASH_SetLatency+0x24>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f023 020f 	bic.w	r2, r3, #15
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	600b      	str	r3, [r1, #0]
}
 8000dec:	bf00      	nop
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	40023c00 	.word	0x40023c00

08000dfc <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000e00:	4b04      	ldr	r3, [pc, #16]	; (8000e14 <LL_FLASH_GetLatency+0x18>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f003 030f 	and.w	r3, r3, #15
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	40023c00 	.word	0x40023c00

08000e18 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	2b04      	cmp	r3, #4
 8000e24:	d106      	bne.n	8000e34 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8000e26:	4a09      	ldr	r2, [pc, #36]	; (8000e4c <LL_SYSTICK_SetClkSource+0x34>)
 8000e28:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <LL_SYSTICK_SetClkSource+0x34>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f043 0304 	orr.w	r3, r3, #4
 8000e30:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8000e32:	e005      	b.n	8000e40 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8000e34:	4a05      	ldr	r2, [pc, #20]	; (8000e4c <LL_SYSTICK_SetClkSource+0x34>)
 8000e36:	4b05      	ldr	r3, [pc, #20]	; (8000e4c <LL_SYSTICK_SetClkSource+0x34>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f023 0304 	bic.w	r3, r3, #4
 8000e3e:	6013      	str	r3, [r2, #0]
}
 8000e40:	bf00      	nop
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	e000e010 	.word	0xe000e010

08000e50 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000e58:	4906      	ldr	r1, [pc, #24]	; (8000e74 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000e5a:	4b06      	ldr	r3, [pc, #24]	; (8000e74 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	600b      	str	r3, [r1, #0]
}
 8000e68:	bf00      	nop
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr
 8000e74:	40007000 	.word	0x40007000

08000e78 <SystemClock_Config>:


//***************** PERIPH *****************//

void SystemClock_Config(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8000e7c:	2005      	movs	r0, #5
 8000e7e:	f7ff ffa9 	bl	8000dd4 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_5)
 8000e82:	f7ff ffbb 	bl	8000dfc <LL_FLASH_GetLatency>
  {
 // Error_Handler();
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000e86:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000e8a:	f7ff ffe1 	bl	8000e50 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 8000e8e:	f7ff febd 	bl	8000c0c <LL_RCC_HSE_Enable>


  while(LL_RCC_HSE_IsReady() != 1)
 8000e92:	bf00      	nop
 8000e94:	f7ff feca 	bl	8000c2c <LL_RCC_HSE_IsReady>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d1fa      	bne.n	8000e94 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 168, LL_RCC_PLLP_DIV_2);
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	22a8      	movs	r2, #168	; 0xa8
 8000ea2:	2104      	movs	r1, #4
 8000ea4:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000ea8:	f7ff ff56 	bl	8000d58 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000eac:	f7ff ff30 	bl	8000d10 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000eb0:	bf00      	nop
 8000eb2:	f7ff ff3d 	bl	8000d30 <LL_RCC_PLL_IsReady>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d1fa      	bne.n	8000eb2 <SystemClock_Config+0x3a>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000ebc:	2000      	movs	r0, #0
 8000ebe:	f7ff feeb 	bl	8000c98 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 8000ec2:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8000ec6:	f7ff fefb 	bl	8000cc0 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8000eca:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000ece:	f7ff ff0b 	bl	8000ce8 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000ed2:	2002      	movs	r0, #2
 8000ed4:	f7ff febe 	bl	8000c54 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000ed8:	bf00      	nop
 8000eda:	f7ff fecf 	bl	8000c7c <LL_RCC_GetSysClkSource>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b08      	cmp	r3, #8
 8000ee2:	d1fa      	bne.n	8000eda <SystemClock_Config+0x62>
  {

  }
  LL_Init1msTick(168000000);
 8000ee4:	4805      	ldr	r0, [pc, #20]	; (8000efc <SystemClock_Config+0x84>)
 8000ee6:	f7ff fda3 	bl	8000a30 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8000eea:	2004      	movs	r0, #4
 8000eec:	f7ff ff94 	bl	8000e18 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(168000000);
 8000ef0:	4802      	ldr	r0, [pc, #8]	; (8000efc <SystemClock_Config+0x84>)
 8000ef2:	f7ff fdcf 	bl	8000a94 <LL_SetSystemCoreClock>
}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	0a037a00 	.word	0x0a037a00

08000f00 <MX_GPIO_Init>:


void MX_GPIO_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8000f04:	2080      	movs	r0, #128	; 0x80
 8000f06:	f7ff ff4d 	bl	8000da4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000f0a:	2001      	movs	r0, #1
 8000f0c:	f7ff ff4a 	bl	8000da4 <LL_AHB1_GRP1_EnableClock>


  RCC->AHB1ENR|=RCC_AHB1ENR_GPIODEN;
 8000f10:	4a06      	ldr	r2, [pc, #24]	; (8000f2c <MX_GPIO_Init+0x2c>)
 8000f12:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <MX_GPIO_Init+0x2c>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f16:	f043 0308 	orr.w	r3, r3, #8
 8000f1a:	6313      	str	r3, [r2, #48]	; 0x30
  GPIOD->MODER|=GPIO_MODER_MODER15_0|GPIO_MODER_MODER14_0|GPIO_MODER_MODER13_0|GPIO_MODER_MODER12_0;
 8000f1c:	4a04      	ldr	r2, [pc, #16]	; (8000f30 <MX_GPIO_Init+0x30>)
 8000f1e:	4b04      	ldr	r3, [pc, #16]	; (8000f30 <MX_GPIO_Init+0x30>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000f26:	6013      	str	r3, [r2, #0]


}
 8000f28:	bf00      	nop
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40023800 	.word	0x40023800
 8000f30:	40020c00 	.word	0x40020c00

08000f34 <PWMInit>:



void PWMInit (void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
	RCC->APB1ENR|=RCC_APB1ENR_TIM2EN;
 8000f38:	4a31      	ldr	r2, [pc, #196]	; (8001000 <PWMInit+0xcc>)
 8000f3a:	4b31      	ldr	r3, [pc, #196]	; (8001000 <PWMInit+0xcc>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3e:	f043 0301 	orr.w	r3, r3, #1
 8000f42:	6413      	str	r3, [r2, #64]	; 0x40

	RCC->AHB1ENR|=RCC_AHB1ENR_GPIOAEN;
 8000f44:	4a2e      	ldr	r2, [pc, #184]	; (8001000 <PWMInit+0xcc>)
 8000f46:	4b2e      	ldr	r3, [pc, #184]	; (8001000 <PWMInit+0xcc>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA->AFR[0] |=  GPIO_AFRL_AFRL0_0;
 8000f50:	4a2c      	ldr	r2, [pc, #176]	; (8001004 <PWMInit+0xd0>)
 8000f52:	4b2c      	ldr	r3, [pc, #176]	; (8001004 <PWMInit+0xd0>)
 8000f54:	6a1b      	ldr	r3, [r3, #32]
 8000f56:	f043 0301 	orr.w	r3, r3, #1
 8000f5a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL0_1;
 8000f5c:	4a29      	ldr	r2, [pc, #164]	; (8001004 <PWMInit+0xd0>)
 8000f5e:	4b29      	ldr	r3, [pc, #164]	; (8001004 <PWMInit+0xd0>)
 8000f60:	6a1b      	ldr	r3, [r3, #32]
 8000f62:	f023 0302 	bic.w	r3, r3, #2
 8000f66:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL0_2;
 8000f68:	4a26      	ldr	r2, [pc, #152]	; (8001004 <PWMInit+0xd0>)
 8000f6a:	4b26      	ldr	r3, [pc, #152]	; (8001004 <PWMInit+0xd0>)
 8000f6c:	6a1b      	ldr	r3, [r3, #32]
 8000f6e:	f023 0304 	bic.w	r3, r3, #4
 8000f72:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL0_3;
 8000f74:	4a23      	ldr	r2, [pc, #140]	; (8001004 <PWMInit+0xd0>)
 8000f76:	4b23      	ldr	r3, [pc, #140]	; (8001004 <PWMInit+0xd0>)
 8000f78:	6a1b      	ldr	r3, [r3, #32]
 8000f7a:	f023 0308 	bic.w	r3, r3, #8
 8000f7e:	6213      	str	r3, [r2, #32]

	GPIOA->MODER |=   GPIO_MODER_MODER0_1;
 8000f80:	4a20      	ldr	r2, [pc, #128]	; (8001004 <PWMInit+0xd0>)
 8000f82:	4b20      	ldr	r3, [pc, #128]	; (8001004 <PWMInit+0xd0>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f043 0302 	orr.w	r3, r3, #2
 8000f8a:	6013      	str	r3, [r2, #0]

	GPIOA->OSPEEDR|= GPIO_OSPEEDR_OSPEED0_1;
 8000f8c:	4a1d      	ldr	r2, [pc, #116]	; (8001004 <PWMInit+0xd0>)
 8000f8e:	4b1d      	ldr	r3, [pc, #116]	; (8001004 <PWMInit+0xd0>)
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	f043 0302 	orr.w	r3, r3, #2
 8000f96:	6093      	str	r3, [r2, #8]

	TIM2->PSC = 2000-1;
 8000f98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f9c:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000fa0:	629a      	str	r2, [r3, #40]	; 0x28

	TIM2->ARR = 850;
 8000fa2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fa6:	f240 3252 	movw	r2, #850	; 0x352
 8000faa:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM2->CCR1 = 58;                               //first position
 8000fac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fb0:	223a      	movs	r2, #58	; 0x3a
 8000fb2:	635a      	str	r2, [r3, #52]	; 0x34

	TIM2->CCMR1 |=  TIM_CCMR1_OC1M_2 ;
 8000fb4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fbc:	699b      	ldr	r3, [r3, #24]
 8000fbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fc2:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |=  TIM_CCMR1_OC1M_1 ;
 8000fc4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fcc:	699b      	ldr	r3, [r3, #24]
 8000fce:	f043 0320 	orr.w	r3, r3, #32
 8000fd2:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 &= ~TIM_CCMR1_OC1M_0 ;
 8000fd4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fdc:	699b      	ldr	r3, [r3, #24]
 8000fde:	f023 0310 	bic.w	r3, r3, #16
 8000fe2:	6193      	str	r3, [r2, #24]

	TIM2->CCER |= TIM_CCER_CC1E;
 8000fe4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fe8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fec:	6a1b      	ldr	r3, [r3, #32]
 8000fee:	f043 0301 	orr.w	r3, r3, #1
 8000ff2:	6213      	str	r3, [r2, #32]

	//TIM2->CR1 |= TIM_CR1_DIR;

	//TIM2->CR1 |=TIM_CR1_CEN;
}
 8000ff4:	bf00      	nop
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	40023800 	.word	0x40023800
 8001004:	40020000 	.word	0x40020000

08001008 <SpiInit>:


void SpiInit(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	RCC->APB2ENR|=RCC_APB2ENR_SPI1EN;
 800100c:	4a6b      	ldr	r2, [pc, #428]	; (80011bc <SpiInit+0x1b4>)
 800100e:	4b6b      	ldr	r3, [pc, #428]	; (80011bc <SpiInit+0x1b4>)
 8001010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001012:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001016:	6453      	str	r3, [r2, #68]	; 0x44
	RCC->AHB1ENR|=RCC_AHB1ENR_GPIOAEN;
 8001018:	4a68      	ldr	r2, [pc, #416]	; (80011bc <SpiInit+0x1b4>)
 800101a:	4b68      	ldr	r3, [pc, #416]	; (80011bc <SpiInit+0x1b4>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101e:	f043 0301 	orr.w	r3, r3, #1
 8001022:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOA->AFR[0]|=GPIO_AFRL_AFRL7_0;
 8001024:	4a66      	ldr	r2, [pc, #408]	; (80011c0 <SpiInit+0x1b8>)
 8001026:	4b66      	ldr	r3, [pc, #408]	; (80011c0 <SpiInit+0x1b8>)
 8001028:	6a1b      	ldr	r3, [r3, #32]
 800102a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800102e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|=GPIO_AFRL_AFRL7_2;
 8001030:	4a63      	ldr	r2, [pc, #396]	; (80011c0 <SpiInit+0x1b8>)
 8001032:	4b63      	ldr	r3, [pc, #396]	; (80011c0 <SpiInit+0x1b8>)
 8001034:	6a1b      	ldr	r3, [r3, #32]
 8001036:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800103a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL7_1;
 800103c:	4a60      	ldr	r2, [pc, #384]	; (80011c0 <SpiInit+0x1b8>)
 800103e:	4b60      	ldr	r3, [pc, #384]	; (80011c0 <SpiInit+0x1b8>)
 8001040:	6a1b      	ldr	r3, [r3, #32]
 8001042:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8001046:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL7_3;
 8001048:	4a5d      	ldr	r2, [pc, #372]	; (80011c0 <SpiInit+0x1b8>)
 800104a:	4b5d      	ldr	r3, [pc, #372]	; (80011c0 <SpiInit+0x1b8>)
 800104c:	6a1b      	ldr	r3, [r3, #32]
 800104e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001052:	6213      	str	r3, [r2, #32]

	GPIOA->AFR[0]|=GPIO_AFRL_AFRL6_0;
 8001054:	4a5a      	ldr	r2, [pc, #360]	; (80011c0 <SpiInit+0x1b8>)
 8001056:	4b5a      	ldr	r3, [pc, #360]	; (80011c0 <SpiInit+0x1b8>)
 8001058:	6a1b      	ldr	r3, [r3, #32]
 800105a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800105e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|=GPIO_AFRL_AFRL6_2;
 8001060:	4a57      	ldr	r2, [pc, #348]	; (80011c0 <SpiInit+0x1b8>)
 8001062:	4b57      	ldr	r3, [pc, #348]	; (80011c0 <SpiInit+0x1b8>)
 8001064:	6a1b      	ldr	r3, [r3, #32]
 8001066:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800106a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL6_1;
 800106c:	4a54      	ldr	r2, [pc, #336]	; (80011c0 <SpiInit+0x1b8>)
 800106e:	4b54      	ldr	r3, [pc, #336]	; (80011c0 <SpiInit+0x1b8>)
 8001070:	6a1b      	ldr	r3, [r3, #32]
 8001072:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8001076:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL6_3;
 8001078:	4a51      	ldr	r2, [pc, #324]	; (80011c0 <SpiInit+0x1b8>)
 800107a:	4b51      	ldr	r3, [pc, #324]	; (80011c0 <SpiInit+0x1b8>)
 800107c:	6a1b      	ldr	r3, [r3, #32]
 800107e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8001082:	6213      	str	r3, [r2, #32]

	GPIOA->AFR[0]|=GPIO_AFRL_AFRL5_0;
 8001084:	4a4e      	ldr	r2, [pc, #312]	; (80011c0 <SpiInit+0x1b8>)
 8001086:	4b4e      	ldr	r3, [pc, #312]	; (80011c0 <SpiInit+0x1b8>)
 8001088:	6a1b      	ldr	r3, [r3, #32]
 800108a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800108e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]|=GPIO_AFRL_AFRL5_2;
 8001090:	4a4b      	ldr	r2, [pc, #300]	; (80011c0 <SpiInit+0x1b8>)
 8001092:	4b4b      	ldr	r3, [pc, #300]	; (80011c0 <SpiInit+0x1b8>)
 8001094:	6a1b      	ldr	r3, [r3, #32]
 8001096:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800109a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL5_1;
 800109c:	4a48      	ldr	r2, [pc, #288]	; (80011c0 <SpiInit+0x1b8>)
 800109e:	4b48      	ldr	r3, [pc, #288]	; (80011c0 <SpiInit+0x1b8>)
 80010a0:	6a1b      	ldr	r3, [r3, #32]
 80010a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80010a6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL5_3;
 80010a8:	4a45      	ldr	r2, [pc, #276]	; (80011c0 <SpiInit+0x1b8>)
 80010aa:	4b45      	ldr	r3, [pc, #276]	; (80011c0 <SpiInit+0x1b8>)
 80010ac:	6a1b      	ldr	r3, [r3, #32]
 80010ae:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80010b2:	6213      	str	r3, [r2, #32]

	GPIOA->MODER|=GPIO_MODER_MODER7_1 ;
 80010b4:	4a42      	ldr	r2, [pc, #264]	; (80011c0 <SpiInit+0x1b8>)
 80010b6:	4b42      	ldr	r3, [pc, #264]	; (80011c0 <SpiInit+0x1b8>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010be:	6013      	str	r3, [r2, #0]
	GPIOA->MODER|=GPIO_MODER_MODER6_1 ;
 80010c0:	4a3f      	ldr	r2, [pc, #252]	; (80011c0 <SpiInit+0x1b8>)
 80010c2:	4b3f      	ldr	r3, [pc, #252]	; (80011c0 <SpiInit+0x1b8>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010ca:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR|=GPIO_PUPDR_PUPD6_0 ;
 80010cc:	4a3c      	ldr	r2, [pc, #240]	; (80011c0 <SpiInit+0x1b8>)
 80010ce:	4b3c      	ldr	r3, [pc, #240]	; (80011c0 <SpiInit+0x1b8>)
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010d6:	60d3      	str	r3, [r2, #12]
	GPIOA->MODER|=GPIO_MODER_MODER5_1 ;
 80010d8:	4a39      	ldr	r2, [pc, #228]	; (80011c0 <SpiInit+0x1b8>)
 80010da:	4b39      	ldr	r3, [pc, #228]	; (80011c0 <SpiInit+0x1b8>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80010e2:	6013      	str	r3, [r2, #0]

	GPIOA->OSPEEDR|=GPIO_OSPEEDR_OSPEED7|GPIO_OSPEEDR_OSPEED6|GPIO_OSPEEDR_OSPEED5;
 80010e4:	4a36      	ldr	r2, [pc, #216]	; (80011c0 <SpiInit+0x1b8>)
 80010e6:	4b36      	ldr	r3, [pc, #216]	; (80011c0 <SpiInit+0x1b8>)
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	f443 437c 	orr.w	r3, r3, #64512	; 0xfc00
 80010ee:	6093      	str	r3, [r2, #8]

	//___________________________________CS
	RCC->AHB1ENR|=RCC_AHB1ENR_GPIOEEN;
 80010f0:	4a32      	ldr	r2, [pc, #200]	; (80011bc <SpiInit+0x1b4>)
 80010f2:	4b32      	ldr	r3, [pc, #200]	; (80011bc <SpiInit+0x1b4>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f6:	f043 0310 	orr.w	r3, r3, #16
 80010fa:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOE->MODER|=GPIO_MODER_MODER3_0;
 80010fc:	4a31      	ldr	r2, [pc, #196]	; (80011c4 <SpiInit+0x1bc>)
 80010fe:	4b31      	ldr	r3, [pc, #196]	; (80011c4 <SpiInit+0x1bc>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001106:	6013      	str	r3, [r2, #0]
	GPIOE->PUPDR|=GPIO_PUPDR_PUPD3_0;
 8001108:	4a2e      	ldr	r2, [pc, #184]	; (80011c4 <SpiInit+0x1bc>)
 800110a:	4b2e      	ldr	r3, [pc, #184]	; (80011c4 <SpiInit+0x1bc>)
 800110c:	68db      	ldr	r3, [r3, #12]
 800110e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001112:	60d3      	str	r3, [r2, #12]
	 GPIOE->BSRR|=GPIO_BSRR_BS3;                        //CS high
 8001114:	4a2b      	ldr	r2, [pc, #172]	; (80011c4 <SpiInit+0x1bc>)
 8001116:	4b2b      	ldr	r3, [pc, #172]	; (80011c4 <SpiInit+0x1bc>)
 8001118:	699b      	ldr	r3, [r3, #24]
 800111a:	f043 0308 	orr.w	r3, r3, #8
 800111e:	6193      	str	r3, [r2, #24]



	//Boud Rate
	SPI1->CR1 &=~SPI_CR1_BR_0;
 8001120:	4a29      	ldr	r2, [pc, #164]	; (80011c8 <SpiInit+0x1c0>)
 8001122:	4b29      	ldr	r3, [pc, #164]	; (80011c8 <SpiInit+0x1c0>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f023 0308 	bic.w	r3, r3, #8
 800112a:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &=~SPI_CR1_BR_1;
 800112c:	4a26      	ldr	r2, [pc, #152]	; (80011c8 <SpiInit+0x1c0>)
 800112e:	4b26      	ldr	r3, [pc, #152]	; (80011c8 <SpiInit+0x1c0>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f023 0310 	bic.w	r3, r3, #16
 8001136:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |=SPI_CR1_BR_2;
 8001138:	4a23      	ldr	r2, [pc, #140]	; (80011c8 <SpiInit+0x1c0>)
 800113a:	4b23      	ldr	r3, [pc, #140]	; (80011c8 <SpiInit+0x1c0>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f043 0320 	orr.w	r3, r3, #32
 8001142:	6013      	str	r3, [r2, #0]

	//Polarity
	SPI1->CR1 |=SPI_CR1_CPOL;    //0=0
 8001144:	4a20      	ldr	r2, [pc, #128]	; (80011c8 <SpiInit+0x1c0>)
 8001146:	4b20      	ldr	r3, [pc, #128]	; (80011c8 <SpiInit+0x1c0>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f043 0302 	orr.w	r3, r3, #2
 800114e:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |=SPI_CR1_CPHA;     //1=2
 8001150:	4a1d      	ldr	r2, [pc, #116]	; (80011c8 <SpiInit+0x1c0>)
 8001152:	4b1d      	ldr	r3, [pc, #116]	; (80011c8 <SpiInit+0x1c0>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f043 0301 	orr.w	r3, r3, #1
 800115a:	6013      	str	r3, [r2, #0]

	//Bit 8/16
	SPI1->CR1|=SPI_CR1_DFF;       //1=16
 800115c:	4a1a      	ldr	r2, [pc, #104]	; (80011c8 <SpiInit+0x1c0>)
 800115e:	4b1a      	ldr	r3, [pc, #104]	; (80011c8 <SpiInit+0x1c0>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001166:	6013      	str	r3, [r2, #0]

	//frame format
	SPI1->CR1&=~SPI_CR1_LSBFIRST; //0-MSB
 8001168:	4a17      	ldr	r2, [pc, #92]	; (80011c8 <SpiInit+0x1c0>)
 800116a:	4b17      	ldr	r3, [pc, #92]	; (80011c8 <SpiInit+0x1c0>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001172:	6013      	str	r3, [r2, #0]

	//SSM SSI
	SPI1->CR1|=SPI_CR1_SSM;
 8001174:	4a14      	ldr	r2, [pc, #80]	; (80011c8 <SpiInit+0x1c0>)
 8001176:	4b14      	ldr	r3, [pc, #80]	; (80011c8 <SpiInit+0x1c0>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800117e:	6013      	str	r3, [r2, #0]
	SPI1->CR1|=SPI_CR1_SSI;
 8001180:	4a11      	ldr	r2, [pc, #68]	; (80011c8 <SpiInit+0x1c0>)
 8001182:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <SpiInit+0x1c0>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800118a:	6013      	str	r3, [r2, #0]

	//interrupt
	//SPI1->CR2|=SPI_CR2_TXEIE;  //TX interrupt
	SPI1->CR2|=SPI_CR2_RXNEIE;  //RX interrupt
 800118c:	4a0e      	ldr	r2, [pc, #56]	; (80011c8 <SpiInit+0x1c0>)
 800118e:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <SpiInit+0x1c0>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001196:	6053      	str	r3, [r2, #4]


	//SPIE
	SPI1->CR1|=SPI_CR1_MSTR;  //master mode
 8001198:	4a0b      	ldr	r2, [pc, #44]	; (80011c8 <SpiInit+0x1c0>)
 800119a:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <SpiInit+0x1c0>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f043 0304 	orr.w	r3, r3, #4
 80011a2:	6013      	str	r3, [r2, #0]
	SPI1->CR1|=SPI_CR1_SPE;
 80011a4:	4a08      	ldr	r2, [pc, #32]	; (80011c8 <SpiInit+0x1c0>)
 80011a6:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <SpiInit+0x1c0>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ae:	6013      	str	r3, [r2, #0]


	NVIC_EnableIRQ(SPI1_IRQn);       //vector interrupt
 80011b0:	2023      	movs	r0, #35	; 0x23
 80011b2:	f7ff fd0d 	bl	8000bd0 <__NVIC_EnableIRQ>
}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40023800 	.word	0x40023800
 80011c0:	40020000 	.word	0x40020000
 80011c4:	40021000 	.word	0x40021000
 80011c8:	40013000 	.word	0x40013000

080011cc <UsartInit>:

//*************************************************USART2 INIT*************************//
void UsartInit(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0

RCC->APB1ENR|=RCC_APB1ENR_USART2EN; //RCC USART
 80011d0:	4a37      	ldr	r2, [pc, #220]	; (80012b0 <UsartInit+0xe4>)
 80011d2:	4b37      	ldr	r3, [pc, #220]	; (80012b0 <UsartInit+0xe4>)
 80011d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011da:	6413      	str	r3, [r2, #64]	; 0x40
RCC->AHB1ENR|=RCC_AHB1ENR_GPIOAEN;  //RCC GPIOA
 80011dc:	4a34      	ldr	r2, [pc, #208]	; (80012b0 <UsartInit+0xe4>)
 80011de:	4b34      	ldr	r3, [pc, #208]	; (80012b0 <UsartInit+0xe4>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	f043 0301 	orr.w	r3, r3, #1
 80011e6:	6313      	str	r3, [r2, #48]	; 0x30

                                    //RCC AF PA2-TX
GPIOA->AFR[0] |=  GPIO_AFRL_AFRL2_0;
 80011e8:	4a32      	ldr	r2, [pc, #200]	; (80012b4 <UsartInit+0xe8>)
 80011ea:	4b32      	ldr	r3, [pc, #200]	; (80012b4 <UsartInit+0xe8>)
 80011ec:	6a1b      	ldr	r3, [r3, #32]
 80011ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011f2:	6213      	str	r3, [r2, #32]
GPIOA->AFR[0] |=  GPIO_AFRL_AFRL2_1;
 80011f4:	4a2f      	ldr	r2, [pc, #188]	; (80012b4 <UsartInit+0xe8>)
 80011f6:	4b2f      	ldr	r3, [pc, #188]	; (80012b4 <UsartInit+0xe8>)
 80011f8:	6a1b      	ldr	r3, [r3, #32]
 80011fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011fe:	6213      	str	r3, [r2, #32]
GPIOA->AFR[0] |=  GPIO_AFRL_AFRL2_2;
 8001200:	4a2c      	ldr	r2, [pc, #176]	; (80012b4 <UsartInit+0xe8>)
 8001202:	4b2c      	ldr	r3, [pc, #176]	; (80012b4 <UsartInit+0xe8>)
 8001204:	6a1b      	ldr	r3, [r3, #32]
 8001206:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800120a:	6213      	str	r3, [r2, #32]
GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL2_3;
 800120c:	4a29      	ldr	r2, [pc, #164]	; (80012b4 <UsartInit+0xe8>)
 800120e:	4b29      	ldr	r3, [pc, #164]	; (80012b4 <UsartInit+0xe8>)
 8001210:	6a1b      	ldr	r3, [r3, #32]
 8001212:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001216:	6213      	str	r3, [r2, #32]
									//RCC AF PA3-RX
GPIOA->AFR[0] |=  GPIO_AFRL_AFRL3_0;
 8001218:	4a26      	ldr	r2, [pc, #152]	; (80012b4 <UsartInit+0xe8>)
 800121a:	4b26      	ldr	r3, [pc, #152]	; (80012b4 <UsartInit+0xe8>)
 800121c:	6a1b      	ldr	r3, [r3, #32]
 800121e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001222:	6213      	str	r3, [r2, #32]
GPIOA->AFR[0] |=  GPIO_AFRL_AFRL3_1;
 8001224:	4a23      	ldr	r2, [pc, #140]	; (80012b4 <UsartInit+0xe8>)
 8001226:	4b23      	ldr	r3, [pc, #140]	; (80012b4 <UsartInit+0xe8>)
 8001228:	6a1b      	ldr	r3, [r3, #32]
 800122a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800122e:	6213      	str	r3, [r2, #32]
GPIOA->AFR[0] |=  GPIO_AFRL_AFRL3_2;
 8001230:	4a20      	ldr	r2, [pc, #128]	; (80012b4 <UsartInit+0xe8>)
 8001232:	4b20      	ldr	r3, [pc, #128]	; (80012b4 <UsartInit+0xe8>)
 8001234:	6a1b      	ldr	r3, [r3, #32]
 8001236:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800123a:	6213      	str	r3, [r2, #32]
GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL3_3;
 800123c:	4a1d      	ldr	r2, [pc, #116]	; (80012b4 <UsartInit+0xe8>)
 800123e:	4b1d      	ldr	r3, [pc, #116]	; (80012b4 <UsartInit+0xe8>)
 8001240:	6a1b      	ldr	r3, [r3, #32]
 8001242:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001246:	6213      	str	r3, [r2, #32]

GPIOA->MODER |=GPIO_MODER_MODER2_1;//AF
 8001248:	4a1a      	ldr	r2, [pc, #104]	; (80012b4 <UsartInit+0xe8>)
 800124a:	4b1a      	ldr	r3, [pc, #104]	; (80012b4 <UsartInit+0xe8>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f043 0320 	orr.w	r3, r3, #32
 8001252:	6013      	str	r3, [r2, #0]
GPIOA->MODER |=GPIO_MODER_MODER3_1;//AF
 8001254:	4a17      	ldr	r2, [pc, #92]	; (80012b4 <UsartInit+0xe8>)
 8001256:	4b17      	ldr	r3, [pc, #92]	; (80012b4 <UsartInit+0xe8>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800125e:	6013      	str	r3, [r2, #0]
GPIOA->PUPDR |=GPIO_PUPDR_PUPD3_0;
 8001260:	4a14      	ldr	r2, [pc, #80]	; (80012b4 <UsartInit+0xe8>)
 8001262:	4b14      	ldr	r3, [pc, #80]	; (80012b4 <UsartInit+0xe8>)
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800126a:	60d3      	str	r3, [r2, #12]

USART2->BRR = 0x1117;              //BR 9600
 800126c:	4b12      	ldr	r3, [pc, #72]	; (80012b8 <UsartInit+0xec>)
 800126e:	f241 1217 	movw	r2, #4375	; 0x1117
 8001272:	609a      	str	r2, [r3, #8]

//USART2->CR1 |= USART_CR1_RXNEIE;   //Interrupt RX

USART2->CR1 &= ~USART_CR1_M;       //message length
 8001274:	4a10      	ldr	r2, [pc, #64]	; (80012b8 <UsartInit+0xec>)
 8001276:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <UsartInit+0xec>)
 8001278:	68db      	ldr	r3, [r3, #12]
 800127a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800127e:	60d3      	str	r3, [r2, #12]

USART2->CR1 |= USART_CR1_RE;	   //RE
 8001280:	4a0d      	ldr	r2, [pc, #52]	; (80012b8 <UsartInit+0xec>)
 8001282:	4b0d      	ldr	r3, [pc, #52]	; (80012b8 <UsartInit+0xec>)
 8001284:	68db      	ldr	r3, [r3, #12]
 8001286:	f043 0304 	orr.w	r3, r3, #4
 800128a:	60d3      	str	r3, [r2, #12]
USART2->CR1 |= USART_CR1_TE;	   //TE
 800128c:	4a0a      	ldr	r2, [pc, #40]	; (80012b8 <UsartInit+0xec>)
 800128e:	4b0a      	ldr	r3, [pc, #40]	; (80012b8 <UsartInit+0xec>)
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	f043 0308 	orr.w	r3, r3, #8
 8001296:	60d3      	str	r3, [r2, #12]
USART2->CR1 |= USART_CR1_UE;       //UE
 8001298:	4a07      	ldr	r2, [pc, #28]	; (80012b8 <UsartInit+0xec>)
 800129a:	4b07      	ldr	r3, [pc, #28]	; (80012b8 <UsartInit+0xec>)
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012a2:	60d3      	str	r3, [r2, #12]

//NVIC_EnableIRQ(USART2_IRQn);       //vector interrupt
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	40023800 	.word	0x40023800
 80012b4:	40020000 	.word	0x40020000
 80012b8:	40004400 	.word	0x40004400

080012bc <__NVIC_SetPriorityGrouping>:
{
 80012bc:	b480      	push	{r7}
 80012be:	b085      	sub	sp, #20
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f003 0307 	and.w	r3, r3, #7
 80012ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012cc:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <__NVIC_SetPriorityGrouping+0x44>)
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012d2:	68ba      	ldr	r2, [r7, #8]
 80012d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012d8:	4013      	ands	r3, r2
 80012da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ee:	4a04      	ldr	r2, [pc, #16]	; (8001300 <__NVIC_SetPriorityGrouping+0x44>)
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	60d3      	str	r3, [r2, #12]
}
 80012f4:	bf00      	nop
 80012f6:	3714      	adds	r7, #20
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	e000ed00 	.word	0xe000ed00

08001304 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001304:	b480      	push	{r7}
 8001306:	b085      	sub	sp, #20
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800130c:	4908      	ldr	r1, [pc, #32]	; (8001330 <LL_APB1_GRP1_EnableClock+0x2c>)
 800130e:	4b08      	ldr	r3, [pc, #32]	; (8001330 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001310:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4313      	orrs	r3, r2
 8001316:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001318:	4b05      	ldr	r3, [pc, #20]	; (8001330 <LL_APB1_GRP1_EnableClock+0x2c>)
 800131a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4013      	ands	r3, r2
 8001320:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001322:	68fb      	ldr	r3, [r7, #12]
}
 8001324:	bf00      	nop
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	40023800 	.word	0x40023800

08001334 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800133c:	4908      	ldr	r1, [pc, #32]	; (8001360 <LL_APB2_GRP1_EnableClock+0x2c>)
 800133e:	4b08      	ldr	r3, [pc, #32]	; (8001360 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001340:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4313      	orrs	r3, r2
 8001346:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001348:	4b05      	ldr	r3, [pc, #20]	; (8001360 <LL_APB2_GRP1_EnableClock+0x2c>)
 800134a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	4013      	ands	r3, r2
 8001350:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001352:	68fb      	ldr	r3, [r7, #12]
}
 8001354:	bf00      	nop
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	40023800 	.word	0x40023800

08001364 <main>:




int main(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0

  

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800136a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800136e:	f7ff ffe1 	bl	8001334 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001372:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001376:	f7ff ffc5 	bl	8001304 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800137a:	2003      	movs	r0, #3
 800137c:	f7ff ff9e 	bl	80012bc <__NVIC_SetPriorityGrouping>


  SystemClock_Config();
 8001380:	f7ff fd7a 	bl	8000e78 <SystemClock_Config>
  MX_GPIO_Init();
 8001384:	f7ff fdbc 	bl	8000f00 <MX_GPIO_Init>
  PWMInit ();
 8001388:	f7ff fdd4 	bl	8000f34 <PWMInit>
  SpiInit();
 800138c:	f7ff fe3c 	bl	8001008 <SpiInit>
  UsartInit();
 8001390:	f7ff ff1c 	bl	80011cc <UsartInit>



      //*************First installation LIS3DSH+FS90******************//

  	  DatToLIS(0x8F00);                                 //WHO AM I
 8001394:	f44f 400f 	mov.w	r0, #36608	; 0x8f00
 8001398:	f7ff fb8c 	bl	8000ab4 <DatToLIS>
  	  if(DataSPI==0x3F)
 800139c:	4b32      	ldr	r3, [pc, #200]	; (8001468 <main+0x104>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2b3f      	cmp	r3, #63	; 0x3f
 80013a2:	d11f      	bne.n	80013e4 <main+0x80>
  	  {

  		 TIM2->CR1 |=  TIM_CR1_CEN;                     //on PWM
 80013a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f043 0301 	orr.w	r3, r3, #1
 80013b2:	6013      	str	r3, [r2, #0]

  	  	 LL_mDelay(10);
 80013b4:	200a      	movs	r0, #10
 80013b6:	f7ff fb49 	bl	8000a4c <LL_mDelay>


  	  	DatToLIS(0x2067);                                //CTRL_REG 4  x,y,z-en ODR-100Hz
 80013ba:	f242 0067 	movw	r0, #8295	; 0x2067
 80013be:	f7ff fb79 	bl	8000ab4 <DatToLIS>
  	  	 LL_mDelay(10);
 80013c2:	200a      	movs	r0, #10
 80013c4:	f7ff fb42 	bl	8000a4c <LL_mDelay>
  	  	DatToLIS(0x23C8);                                //CTRL_REG 3
 80013c8:	f242 30c8 	movw	r0, #9160	; 0x23c8
 80013cc:	f7ff fb72 	bl	8000ab4 <DatToLIS>
  	  	 LL_mDelay(10);
 80013d0:	200a      	movs	r0, #10
 80013d2:	f7ff fb3b 	bl	8000a4c <LL_mDelay>

  	    GPIOD->BSRR|=GPIO_BSRR_BS15;
 80013d6:	4a25      	ldr	r2, [pc, #148]	; (800146c <main+0x108>)
 80013d8:	4b24      	ldr	r3, [pc, #144]	; (800146c <main+0x108>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013e0:	6193      	str	r3, [r2, #24]
 80013e2:	e005      	b.n	80013f0 <main+0x8c>

  	  }
  	    else
  	  	GPIOD->BSRR|=GPIO_BSRR_BS14;                     //error LIS3DSH
 80013e4:	4a21      	ldr	r2, [pc, #132]	; (800146c <main+0x108>)
 80013e6:	4b21      	ldr	r3, [pc, #132]	; (800146c <main+0x108>)
 80013e8:	699b      	ldr	r3, [r3, #24]
 80013ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013ee:	6193      	str	r3, [r2, #24]
 
 

  while (1)
  {
	  DatToLIS(0xA800);   //xl
 80013f0:	f44f 4028 	mov.w	r0, #43008	; 0xa800
 80013f4:	f7ff fb5e 	bl	8000ab4 <DatToLIS>
	  X=DataSPI;
 80013f8:	4b1b      	ldr	r3, [pc, #108]	; (8001468 <main+0x104>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	b21a      	sxth	r2, r3
 80013fe:	4b1c      	ldr	r3, [pc, #112]	; (8001470 <main+0x10c>)
 8001400:	801a      	strh	r2, [r3, #0]
	  DatToLIS(0xA900);   //xh
 8001402:	f44f 4029 	mov.w	r0, #43264	; 0xa900
 8001406:	f7ff fb55 	bl	8000ab4 <DatToLIS>
	  X|=DataSPI<<8;
 800140a:	4b17      	ldr	r3, [pc, #92]	; (8001468 <main+0x104>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	021b      	lsls	r3, r3, #8
 8001410:	b21a      	sxth	r2, r3
 8001412:	4b17      	ldr	r3, [pc, #92]	; (8001470 <main+0x10c>)
 8001414:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001418:	4313      	orrs	r3, r2
 800141a:	b21a      	sxth	r2, r3
 800141c:	4b14      	ldr	r3, [pc, #80]	; (8001470 <main+0x10c>)
 800141e:	801a      	strh	r2, [r3, #0]

	  Ans = Convmg(DataSPI, X, Factor, ErrX);
 8001420:	4b11      	ldr	r3, [pc, #68]	; (8001468 <main+0x104>)
 8001422:	7818      	ldrb	r0, [r3, #0]
 8001424:	4b12      	ldr	r3, [pc, #72]	; (8001470 <main+0x10c>)
 8001426:	f9b3 3000 	ldrsh.w	r3, [r3]
 800142a:	22bb      	movs	r2, #187	; 0xbb
 800142c:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8001474 <main+0x110>
 8001430:	4619      	mov	r1, r3
 8001432:	f7ff fb75 	bl	8000b20 <Convmg>
 8001436:	4602      	mov	r2, r0
 8001438:	4b0f      	ldr	r3, [pc, #60]	; (8001478 <main+0x114>)
 800143a:	601a      	str	r2, [r3, #0]
	  Ans+=1200;
 800143c:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <main+0x114>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8001444:	4a0c      	ldr	r2, [pc, #48]	; (8001478 <main+0x114>)
 8001446:	6013      	str	r3, [r2, #0]
	  uint16_t step = Ans/34;
 8001448:	4b0b      	ldr	r3, [pc, #44]	; (8001478 <main+0x114>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a0b      	ldr	r2, [pc, #44]	; (800147c <main+0x118>)
 800144e:	fb82 1203 	smull	r1, r2, r2, r3
 8001452:	1112      	asrs	r2, r2, #4
 8001454:	17db      	asrs	r3, r3, #31
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	80fb      	strh	r3, [r7, #6]
	  TIM2->CCR1 = step+30;
 800145a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800145e:	88fb      	ldrh	r3, [r7, #6]
 8001460:	331e      	adds	r3, #30
 8001462:	6353      	str	r3, [r2, #52]	; 0x34
  {
 8001464:	e7c4      	b.n	80013f0 <main+0x8c>
 8001466:	bf00      	nop
 8001468:	20000020 	.word	0x20000020
 800146c:	40020c00 	.word	0x40020c00
 8001470:	20000022 	.word	0x20000022
 8001474:	3d75c28f 	.word	0x3d75c28f
 8001478:	20000024 	.word	0x20000024
 800147c:	78787879 	.word	0x78787879

08001480 <SPI1_IRQHandler>:


//***********************************Interrupt****************************//

void SPI1_IRQHandler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
	if(SPI1->SR & SPI_SR_RXNE)
 8001484:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <SPI1_IRQHandler+0x24>)
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	f003 0301 	and.w	r3, r3, #1
 800148c:	2b00      	cmp	r3, #0
 800148e:	d004      	beq.n	800149a <SPI1_IRQHandler+0x1a>
	{

	DataSPI=SPI1->DR;
 8001490:	4b04      	ldr	r3, [pc, #16]	; (80014a4 <SPI1_IRQHandler+0x24>)
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	b2da      	uxtb	r2, r3
 8001496:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <SPI1_IRQHandler+0x28>)
 8001498:	701a      	strb	r2, [r3, #0]

	//while(!(USART2->SR & USART_SR_TXE));              //раскоментить для контроля принимаемых данных из SPI1
	//Usart2ChTx(DataSPI);

    }
}
 800149a:	bf00      	nop
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	40013000 	.word	0x40013000
 80014a8:	20000020 	.word	0x20000020

080014ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr

080014ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ba:	b480      	push	{r7}
 80014bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014be:	e7fe      	b.n	80014be <HardFault_Handler+0x4>

080014c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c4:	e7fe      	b.n	80014c4 <MemManage_Handler+0x4>

080014c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014c6:	b480      	push	{r7}
 80014c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ca:	e7fe      	b.n	80014ca <BusFault_Handler+0x4>

080014cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014d0:	e7fe      	b.n	80014d0 <UsageFault_Handler+0x4>

080014d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
	...

0800150c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001510:	4a08      	ldr	r2, [pc, #32]	; (8001534 <SystemInit+0x28>)
 8001512:	4b08      	ldr	r3, [pc, #32]	; (8001534 <SystemInit+0x28>)
 8001514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001518:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800151c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001520:	4b04      	ldr	r3, [pc, #16]	; (8001534 <SystemInit+0x28>)
 8001522:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001526:	609a      	str	r2, [r3, #8]
#endif
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001538:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001570 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800153c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800153e:	e003      	b.n	8001548 <LoopCopyDataInit>

08001540 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001540:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001542:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001544:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001546:	3104      	adds	r1, #4

08001548 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001548:	480b      	ldr	r0, [pc, #44]	; (8001578 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800154a:	4b0c      	ldr	r3, [pc, #48]	; (800157c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800154c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800154e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001550:	d3f6      	bcc.n	8001540 <CopyDataInit>
  ldr  r2, =_sbss
 8001552:	4a0b      	ldr	r2, [pc, #44]	; (8001580 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001554:	e002      	b.n	800155c <LoopFillZerobss>

08001556 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001556:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001558:	f842 3b04 	str.w	r3, [r2], #4

0800155c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800155c:	4b09      	ldr	r3, [pc, #36]	; (8001584 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800155e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001560:	d3f9      	bcc.n	8001556 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001562:	f7ff ffd3 	bl	800150c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001566:	f000 f811 	bl	800158c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800156a:	f7ff fefb 	bl	8001364 <main>
  bx  lr    
 800156e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001570:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001574:	080015f4 	.word	0x080015f4
  ldr  r0, =_sdata
 8001578:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800157c:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8001580:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8001584:	20000028 	.word	0x20000028

08001588 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001588:	e7fe      	b.n	8001588 <ADC_IRQHandler>
	...

0800158c <__libc_init_array>:
 800158c:	b570      	push	{r4, r5, r6, lr}
 800158e:	4e0d      	ldr	r6, [pc, #52]	; (80015c4 <__libc_init_array+0x38>)
 8001590:	4c0d      	ldr	r4, [pc, #52]	; (80015c8 <__libc_init_array+0x3c>)
 8001592:	1ba4      	subs	r4, r4, r6
 8001594:	10a4      	asrs	r4, r4, #2
 8001596:	2500      	movs	r5, #0
 8001598:	42a5      	cmp	r5, r4
 800159a:	d109      	bne.n	80015b0 <__libc_init_array+0x24>
 800159c:	4e0b      	ldr	r6, [pc, #44]	; (80015cc <__libc_init_array+0x40>)
 800159e:	4c0c      	ldr	r4, [pc, #48]	; (80015d0 <__libc_init_array+0x44>)
 80015a0:	f000 f818 	bl	80015d4 <_init>
 80015a4:	1ba4      	subs	r4, r4, r6
 80015a6:	10a4      	asrs	r4, r4, #2
 80015a8:	2500      	movs	r5, #0
 80015aa:	42a5      	cmp	r5, r4
 80015ac:	d105      	bne.n	80015ba <__libc_init_array+0x2e>
 80015ae:	bd70      	pop	{r4, r5, r6, pc}
 80015b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80015b4:	4798      	blx	r3
 80015b6:	3501      	adds	r5, #1
 80015b8:	e7ee      	b.n	8001598 <__libc_init_array+0xc>
 80015ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80015be:	4798      	blx	r3
 80015c0:	3501      	adds	r5, #1
 80015c2:	e7f2      	b.n	80015aa <__libc_init_array+0x1e>
 80015c4:	080015ec 	.word	0x080015ec
 80015c8:	080015ec 	.word	0x080015ec
 80015cc:	080015ec 	.word	0x080015ec
 80015d0:	080015f0 	.word	0x080015f0

080015d4 <_init>:
 80015d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015d6:	bf00      	nop
 80015d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015da:	bc08      	pop	{r3}
 80015dc:	469e      	mov	lr, r3
 80015de:	4770      	bx	lr

080015e0 <_fini>:
 80015e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015e2:	bf00      	nop
 80015e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015e6:	bc08      	pop	{r3}
 80015e8:	469e      	mov	lr, r3
 80015ea:	4770      	bx	lr
