
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003609                       # Number of seconds simulated
sim_ticks                                  3609191712                       # Number of ticks simulated
final_tick                               530575554897                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146195                       # Simulator instruction rate (inst/s)
host_op_rate                                   184864                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 261420                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915492                       # Number of bytes of host memory used
host_seconds                                 13806.09                       # Real time elapsed on the host
sim_insts                                  2018377857                       # Number of instructions simulated
sim_ops                                    2552255988                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       162688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        31104                       # Number of bytes read from this memory
system.physmem.bytes_read::total               196992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       137088                       # Number of bytes written to this memory
system.physmem.bytes_written::total            137088                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1271                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          243                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1539                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1071                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1071                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       496510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     45076021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       390115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8617996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54580642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       496510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       390115                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             886625                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37983020                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37983020                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37983020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       496510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     45076021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       390115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8617996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               92563662                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8655137                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3123956                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2539958                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214777                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1306485                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1213737                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328192                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9220                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3130855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17299445                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3123956                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1541929                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3802078                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1146565                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        662898                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1533056                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8523046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.507403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.305112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4720968     55.39%     55.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335150      3.93%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269244      3.16%     62.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653329      7.67%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176418      2.07%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          229255      2.69%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165857      1.95%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92606      1.09%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1880219     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8523046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360937                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.998749                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3276561                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       644127                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3654974                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24786                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        922596                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532548                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4682                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20669753                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10509                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        922596                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3517703                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         151040                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       139616                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3433134                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       358955                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19932959                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2274                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        149870                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111089                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          161                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27909578                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93024935                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93024935                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10840268                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4065                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2288                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           984277                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1861070                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15616                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       319997                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18845066                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3922                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14942954                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        31122                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6537062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20010946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          618                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8523046                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.753241                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885538                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2983564     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1826637     21.43%     56.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1198994     14.07%     70.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885303     10.39%     80.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       760959      8.93%     89.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       393948      4.62%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338517      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63250      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71874      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8523046                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87662     71.36%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17539     14.28%     85.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17638     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12450237     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212430      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484969      9.94%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       793665      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14942954                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.726484                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122839                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008221                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38562911                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25386123                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14558701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15065793                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56616                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737712                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          269                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       242374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        922596                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          77172                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8757                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18848988                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42021                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1861070                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944989                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2270                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7806                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248620                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14703613                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392606                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       239337                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2165371                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2074359                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772765                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.698831                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14568566                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14558701                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9479824                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26769622                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.682088                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354126                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6568442                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214685                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7600450                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.615791                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.135297                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2972054     39.10%     39.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2100733     27.64%     66.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       854009     11.24%     77.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479256      6.31%     84.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       392019      5.16%     89.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       159306      2.10%     91.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       190078      2.50%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94813      1.25%     95.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       358182      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7600450                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       358182                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26091450                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38621561                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 132091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.865514                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.865514                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.155383                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.155383                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66138020                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20128926                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19077383                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8655137                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3186281                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2594800                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214262                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1355397                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1252726                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          327149                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9589                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3521419                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17421933                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3186281                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1579875                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3658614                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1098826                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        508615                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1720964                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8569630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.504466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4911016     57.31%     57.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          197442      2.30%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          256112      2.99%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          387329      4.52%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          375330      4.38%     71.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          285573      3.33%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          169424      1.98%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          254264      2.97%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1733140     20.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8569630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368138                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.012901                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3638148                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       497452                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3525287                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        28001                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        880740                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       537807                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20840419                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1176                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        880740                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3832864                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103706                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       112054                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3354064                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       286195                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20226510                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           61                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        123549                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        90058                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28189656                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94199002                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94199002                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17467215                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10722368                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4257                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2391                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           816014                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1875678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       992155                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19817                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       426654                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18792864                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4050                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15109795                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28443                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6144141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18709585                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          638                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8569630                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763179                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.891861                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2933405     34.23%     34.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1900265     22.17%     56.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1255671     14.65%     71.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       823683      9.61%     80.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       770246      8.99%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       414683      4.84%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       304434      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        91808      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75435      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8569630                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          74560     69.92%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15151     14.21%     84.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16931     15.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12576661     83.24%     83.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       213302      1.41%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1705      0.01%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1493546      9.88%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       824581      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15109795                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.745760                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             106642                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007058                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38924303                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24941146                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14686591                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15216437                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        51446                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       722424                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          248                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           95                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       252786                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        880740                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59827                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10287                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18796919                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       129666                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1875678                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       992155                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2344                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           95                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121292                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       251498                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14822174                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1406648                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       287619                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2214733                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2075065                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            808085                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.712529                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14690767                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14686591                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9433404                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26486990                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.696864                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356152                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10231196                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12574834                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6222090                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217575                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7688890                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635455                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2931459     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2230249     29.01%     67.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       814387     10.59%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       467782      6.08%     83.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       393037      5.11%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       209228      2.72%     91.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       182817      2.38%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82173      1.07%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       377758      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7688890                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10231196                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12574834                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1892619                       # Number of memory references committed
system.switch_cpus1.commit.loads              1153250                       # Number of loads committed
system.switch_cpus1.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1803381                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11334688                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       256584                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       377758                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26108056                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38475070                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  85507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10231196                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12574834                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10231196                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845956                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845956                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182095                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182095                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66704881                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20288529                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19244772                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3412                       # number of misc regfile writes
system.l20.replacements                          1285                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          907017                       # Total number of references to valid blocks.
system.l20.sampled_refs                         66821                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.573832                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        38492.815255                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.957566                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   653.020986                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  111                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         26265.206192                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.587354                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.009964                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.001694                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.400775                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         6089                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6089                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2583                       # number of Writeback hits
system.l20.Writeback_hits::total                 2583                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         6089                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6089                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         6089                       # number of overall hits
system.l20.overall_hits::total                   6089                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1271                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1285                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1271                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1285                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1271                       # number of overall misses
system.l20.overall_misses::total                 1285                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1312752                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    117019313                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      118332065                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1312752                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    117019313                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       118332065                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1312752                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    117019313                       # number of overall miss cycles
system.l20.overall_miss_latency::total      118332065                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7360                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7374                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2583                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2583                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7360                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7374                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7360                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7374                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.172690                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.174261                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.172690                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.174261                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.172690                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.174261                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst        93768                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92068.696302                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92087.210117                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst        93768                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92068.696302                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92087.210117                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst        93768                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92068.696302                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92087.210117                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 817                       # number of writebacks
system.l20.writebacks::total                      817                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1271                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1285                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1271                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1285                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1271                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1285                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1209854                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    107567682                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    108777536                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1209854                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    107567682                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    108777536                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1209854                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    107567682                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    108777536                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.172690                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.174261                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.172690                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.174261                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.172690                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.174261                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86418.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84632.322581                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84651.778988                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86418.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84632.322581                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84651.778988                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86418.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84632.322581                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84651.778988                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           254                       # number of replacements
system.l21.tagsinuse                     65535.893324                       # Cycle average of tags in use
system.l21.total_refs                          710080                       # Total number of references to valid blocks.
system.l21.sampled_refs                         65790                       # Sample count of references to valid blocks.
system.l21.avg_refs                         10.793130                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        43893.450277                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.971548                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   123.219155                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  140                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21368.252345                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.669761                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000167                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.001880                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002136                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.326054                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5250                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5252                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2990                       # number of Writeback hits
system.l21.Writeback_hits::total                 2990                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5250                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5252                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5250                       # number of overall hits
system.l21.overall_hits::total                   5252                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          241                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  252                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          243                       # number of demand (read+write) misses
system.l21.demand_misses::total                   254                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          243                       # number of overall misses
system.l21.overall_misses::total                  254                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst       765502                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     20297271                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       21062773                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       152255                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       152255                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst       765502                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     20449526                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        21215028                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst       765502                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     20449526                       # number of overall miss cycles
system.l21.overall_miss_latency::total       21215028                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5491                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5504                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2990                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2990                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5493                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5506                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5493                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5506                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.043890                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.045785                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.044238                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.046131                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.044238                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.046131                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 69591.090909                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 84221.041494                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 83582.432540                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 76127.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 76127.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 69591.090909                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 84154.427984                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 83523.732283                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 69591.090909                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 84154.427984                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 83523.732283                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 254                       # number of writebacks
system.l21.writebacks::total                      254                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          241                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             252                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          243                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              254                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          243                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             254                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       680982                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     18408180                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     19089162                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       136448                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       136448                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       680982                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     18544628                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     19225610                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       680982                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     18544628                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     19225610                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.043890                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.045785                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.044238                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.046131                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.044238                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.046131                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61907.454545                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76382.489627                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 75750.642857                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        68224                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        68224                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 61907.454545                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 76315.341564                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 75691.377953                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 61907.454545                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 76315.341564                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 75691.377953                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.957536                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001540657                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015172.348089                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.957536                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022368                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1533040                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1533040                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1533040                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1533040                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1533040                       # number of overall hits
system.cpu0.icache.overall_hits::total        1533040                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1521022                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1521022                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1521022                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1521022                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1521022                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1521022                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1533056                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1533056                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1533056                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1533056                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1533056                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1533056                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 95063.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95063.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 95063.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95063.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 95063.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95063.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1334422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1334422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1334422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1334422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1334422                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1334422                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95315.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 95315.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 95315.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7360                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720241                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7616                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21628.182904                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.471253                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.528747                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872935                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127065                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056589                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056589                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2206                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1755899                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1755899                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1755899                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1755899                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16587                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16587                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16587                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16587                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16587                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16587                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    639852760                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    639852760                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    639852760                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    639852760                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    639852760                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    639852760                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073176                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073176                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772486                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772486                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772486                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772486                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015456                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015456                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009358                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009358                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009358                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009358                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 38575.556761                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38575.556761                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 38575.556761                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38575.556761                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 38575.556761                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38575.556761                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2583                       # number of writebacks
system.cpu0.dcache.writebacks::total             2583                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9227                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9227                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9227                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9227                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9227                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9227                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7360                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7360                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7360                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7360                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7360                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7360                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    168563940                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    168563940                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    168563940                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    168563940                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    168563940                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    168563940                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006858                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006858                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004152                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004152                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004152                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004152                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22902.709239                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22902.709239                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22902.709239                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22902.709239                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22902.709239                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22902.709239                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.966248                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999875225                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2015877.469758                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.966248                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020779                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1720949                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1720949                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1720949                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1720949                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1720949                       # number of overall hits
system.cpu1.icache.overall_hits::total        1720949                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       888901                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       888901                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       888901                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       888901                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       888901                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       888901                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1720964                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1720964                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1720964                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1720964                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1720964                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1720964                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59260.066667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59260.066667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59260.066667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59260.066667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59260.066667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59260.066667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       785472                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       785472                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       785472                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       785472                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       785472                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       785472                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60420.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60420.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60420.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60420.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60420.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60420.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5493                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157496008                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5749                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27395.374500                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.060479                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.939521                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883049                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116951                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1070529                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1070529                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       735374                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        735374                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1797                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1797                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1706                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1805903                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1805903                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1805903                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1805903                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13875                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13875                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          470                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          470                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14345                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14345                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14345                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14345                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    344705480                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    344705480                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     38434123                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     38434123                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    383139603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    383139603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    383139603                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    383139603                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1084404                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1084404                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       735844                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       735844                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1820248                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1820248                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1820248                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1820248                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012795                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000639                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000639                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007881                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007881                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007881                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007881                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24843.638198                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24843.638198                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81774.729787                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81774.729787                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26708.930150                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26708.930150                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26708.930150                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26708.930150                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       164786                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 54928.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2990                       # number of writebacks
system.cpu1.dcache.writebacks::total             2990                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8384                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8384                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          468                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          468                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8852                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8852                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8852                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8852                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5491                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5491                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5493                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5493                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5493                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5493                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     63755235                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     63755235                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       154255                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       154255                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     63909490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     63909490                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     63909490                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     63909490                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005064                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005064                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003018                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003018                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003018                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003018                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11610.860499                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11610.860499                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 77127.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77127.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11634.715092                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11634.715092                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11634.715092                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11634.715092                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
