{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556233089938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556233089938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 18:58:09 2019 " "Processing started: Thu Apr 25 18:58:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556233089938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1556233089938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off lil_procy -c lil_procy " "Command: quartus_drc --read_settings_files=off --write_settings_files=off lil_procy -c lil_procy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1556233089938 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1556233090875 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1556233090875 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1556233090875 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1556233090875 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lil_procy.sdc " "Synopsys Design Constraints File file not found: 'lil_procy.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1556233090891 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1556233090891 "|lil_procy|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst16\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst16\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1556233090907 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1556233090907 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " pll:inst16\|altpll:altpll_component\|_clk0 " "Node  \"pll:inst16\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2037 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1556233091704 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 108 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 108 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3 " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~3\"" {  } { { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2534 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"dmem:inst14\|altsyncram:altsyncram_component\|altsyncram_fcm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2530 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 6630 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " pll:inst16\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"pll:inst16\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 6626 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " exmem_reg:inst1\|regwrite_out " "Node  \"exmem_reg:inst1\|regwrite_out\"" {  } { { "exmem_reg.v" "" { Text "U:/Backup/single_cyc/exmem_reg.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 1974 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " hazard_detect:inst20\|control_sel~2 " "Node  \"hazard_detect:inst20\|control_sel~2\"" {  } { { "hazard_detect.v" "" { Text "U:/Backup/single_cyc/hazard_detect.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2599 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[6\] " "Node  \"pc:inst5\|pc\[6\]\"" {  } { { "pc.v" "" { Text "U:/Backup/single_cyc/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2051 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " hazard_detect:inst20\|control_sel~6 " "Node  \"hazard_detect:inst20\|control_sel~6\"" {  } { { "hazard_detect.v" "" { Text "U:/Backup/single_cyc/hazard_detect.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2659 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " hazard_detect:inst20\|control_sel~5 " "Node  \"hazard_detect:inst20\|control_sel~5\"" {  } { { "hazard_detect.v" "" { Text "U:/Backup/single_cyc/hazard_detect.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2613 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux8~1 " "Node  \"instruction_mem:inst\|Mux8~1\"" {  } { { "instruction_mem.v" "" { Text "U:/Backup/single_cyc/instruction_mem.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2602 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[4\] " "Node  \"pc:inst5\|pc\[4\]\"" {  } { { "pc.v" "" { Text "U:/Backup/single_cyc/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2049 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector1~2 " "Node  \"control:inst8\|Selector1~2\"" {  } { { "control.v" "" { Text "U:/Backup/single_cyc/control.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2688 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[3\] " "Node  \"pc:inst5\|pc\[3\]\"" {  } { { "pc.v" "" { Text "U:/Backup/single_cyc/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2048 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[2\] " "Node  \"pc:inst5\|pc\[2\]\"" {  } { { "pc.v" "" { Text "U:/Backup/single_cyc/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2047 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector0~7 " "Node  \"control:inst8\|Selector0~7\"" {  } { { "control.v" "" { Text "U:/Backup/single_cyc/control.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 4105 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[5\] " "Node  \"pc:inst5\|pc\[5\]\"" {  } { { "pc.v" "" { Text "U:/Backup/single_cyc/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2050 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~26 " "Node  \"registers:inst6\|Decoder0~26\"" {  } { { "registers.v" "" { Text "U:/Backup/single_cyc/registers.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 4148 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " exmem_reg:inst1\|dst_out\[2\] " "Node  \"exmem_reg:inst1\|dst_out\[2\]\"" {  } { { "exmem_reg.v" "" { Text "U:/Backup/single_cyc/exmem_reg.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 1872 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " exmem_reg:inst1\|dst_out\[3\] " "Node  \"exmem_reg:inst1\|dst_out\[3\]\"" {  } { { "exmem_reg.v" "" { Text "U:/Backup/single_cyc/exmem_reg.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 1873 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " exmem_reg:inst1\|dst_out\[1\] " "Node  \"exmem_reg:inst1\|dst_out\[1\]\"" {  } { { "exmem_reg.v" "" { Text "U:/Backup/single_cyc/exmem_reg.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 1871 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[5\]~11 " "Node  \"wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[5\]~11\"" {  } { { "db/mux_boc.tdf" "" { Text "U:/Backup/single_cyc/db/mux_boc.tdf" 32 13 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2836 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " exmem_reg:inst1\|wbselect_out\[1\] " "Node  \"exmem_reg:inst1\|wbselect_out\[1\]\"" {  } { { "exmem_reg.v" "" { Text "U:/Backup/single_cyc/exmem_reg.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 1876 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " registers:inst6\|Decoder0~18 " "Node  \"registers:inst6\|Decoder0~18\"" {  } { { "registers.v" "" { Text "U:/Backup/single_cyc/registers.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 4140 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[30\]~33 " "Node  \"wb_mux:inst15\|lpm_mux:LPM_MUX_component\|mux_boc:auto_generated\|result_node\[30\]~33\"" {  } { { "db/mux_boc.tdf" "" { Text "U:/Backup/single_cyc/db/mux_boc.tdf" 32 13 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 3117 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " exmem_reg:inst1\|wbselect_out\[0\] " "Node  \"exmem_reg:inst1\|wbselect_out\[0\]\"" {  } { { "exmem_reg.v" "" { Text "U:/Backup/single_cyc/exmem_reg.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 1875 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector3~3 " "Node  \"control:inst8\|Selector3~3\"" {  } { { "control.v" "" { Text "U:/Backup/single_cyc/control.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 3520 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector3~2 " "Node  \"control:inst8\|Selector3~2\"" {  } { { "control.v" "" { Text "U:/Backup/single_cyc/control.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2684 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux12~1 " "Node  \"instruction_mem:inst\|Mux12~1\"" {  } { { "instruction_mem.v" "" { Text "U:/Backup/single_cyc/instruction_mem.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2674 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|b_sel~0 " "Node  \"control:inst8\|b_sel~0\"" {  } { { "control.v" "" { Text "U:/Backup/single_cyc/control.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2664 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[0\]~2 " "Node  \"b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[0\]~2\"" {  } { { "db/mux_9oc.tdf" "" { Text "U:/Backup/single_cyc/db/mux_9oc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2665 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1556233091704 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1556233091704 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll:inst16\|altpll:altpll_component\|_clk0~clkctrl " "Node  \"pll:inst16\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 6626 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux8~1 " "Node  \"instruction_mem:inst\|Mux8~1\"" {  } { { "instruction_mem.v" "" { Text "U:/Backup/single_cyc/instruction_mem.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2602 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux9~1 " "Node  \"instruction_mem:inst\|Mux9~1\"" {  } { { "instruction_mem.v" "" { Text "U:/Backup/single_cyc/instruction_mem.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2607 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux11~1 " "Node  \"instruction_mem:inst\|Mux11~1\"" {  } { { "instruction_mem.v" "" { Text "U:/Backup/single_cyc/instruction_mem.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2604 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux10~1 " "Node  \"instruction_mem:inst\|Mux10~1\"" {  } { { "instruction_mem.v" "" { Text "U:/Backup/single_cyc/instruction_mem.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2609 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 6630 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux15~2 " "Node  \"instruction_mem:inst\|Mux15~2\"" {  } { { "instruction_mem.v" "" { Text "U:/Backup/single_cyc/instruction_mem.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2695 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux13~1 " "Node  \"instruction_mem:inst\|Mux13~1\"" {  } { { "instruction_mem.v" "" { Text "U:/Backup/single_cyc/instruction_mem.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2589 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux12~1 " "Node  \"instruction_mem:inst\|Mux12~1\"" {  } { { "instruction_mem.v" "" { Text "U:/Backup/single_cyc/instruction_mem.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2674 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux16~0 " "Node  \"instruction_mem:inst\|Mux16~0\"" {  } { { "instruction_mem.v" "" { Text "U:/Backup/single_cyc/instruction_mem.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2591 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector2~2 " "Node  \"control:inst8\|Selector2~2\"" {  } { { "control.v" "" { Text "U:/Backup/single_cyc/control.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2680 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " hazard_detect:inst20\|control_sel~6 " "Node  \"hazard_detect:inst20\|control_sel~6\"" {  } { { "hazard_detect.v" "" { Text "U:/Backup/single_cyc/hazard_detect.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2659 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[6\] " "Node  \"pc:inst5\|pc\[6\]\"" {  } { { "pc.v" "" { Text "U:/Backup/single_cyc/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2051 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|b_sel~0 " "Node  \"control:inst8\|b_sel~0\"" {  } { { "control.v" "" { Text "U:/Backup/single_cyc/control.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2664 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector3~3 " "Node  \"control:inst8\|Selector3~3\"" {  } { { "control.v" "" { Text "U:/Backup/single_cyc/control.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 3520 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " exmem_reg:inst1\|regwrite_out " "Node  \"exmem_reg:inst1\|regwrite_out\"" {  } { { "exmem_reg.v" "" { Text "U:/Backup/single_cyc/exmem_reg.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 1974 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[3\]~11 " "Node  \"b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[3\]~11\"" {  } { { "db/mux_9oc.tdf" "" { Text "U:/Backup/single_cyc/db/mux_9oc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2792 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[2\] " "Node  \"pc:inst5\|pc\[2\]\"" {  } { { "pc.v" "" { Text "U:/Backup/single_cyc/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2047 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector4~6 " "Node  \"control:inst8\|Selector4~6\"" {  } { { "control.v" "" { Text "U:/Backup/single_cyc/control.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 3524 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " control:inst8\|Selector1~2 " "Node  \"control:inst8\|Selector1~2\"" {  } { { "control.v" "" { Text "U:/Backup/single_cyc/control.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2688 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[2\]~14 " "Node  \"b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[2\]~14\"" {  } { { "db/mux_9oc.tdf" "" { Text "U:/Backup/single_cyc/db/mux_9oc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2821 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " data_b_mux:inst23\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[0\]~21 " "Node  \"data_b_mux:inst23\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[0\]~21\"" {  } { { "db/mux_9oc.tdf" "" { Text "U:/Backup/single_cyc/db/mux_9oc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2862 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[1\]~5 " "Node  \"b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[1\]~5\"" {  } { { "db/mux_9oc.tdf" "" { Text "U:/Backup/single_cyc/db/mux_9oc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2735 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " hazard_detect:inst20\|control_sel~2 " "Node  \"hazard_detect:inst20\|control_sel~2\"" {  } { { "hazard_detect.v" "" { Text "U:/Backup/single_cyc/hazard_detect.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2599 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[29\]~40 " "Node  \"b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[29\]~40\"" {  } { { "db/mux_9oc.tdf" "" { Text "U:/Backup/single_cyc/db/mux_9oc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 3165 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[0\]~2 " "Node  \"b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[0\]~2\"" {  } { { "db/mux_9oc.tdf" "" { Text "U:/Backup/single_cyc/db/mux_9oc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2665 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " instruction_mem:inst\|Mux7~1 " "Node  \"instruction_mem:inst\|Mux7~1\"" {  } { { "instruction_mem.v" "" { Text "U:/Backup/single_cyc/instruction_mem.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2634 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " forwarding:inst3\|b_select~0 " "Node  \"forwarding:inst3\|b_select~0\"" {  } { { "forwarding.v" "" { Text "U:/Backup/single_cyc/forwarding.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2623 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " pc:inst5\|pc\[3\] " "Node  \"pc:inst5\|pc\[3\]\"" {  } { { "pc.v" "" { Text "U:/Backup/single_cyc/pc.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2048 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_NODES_INFO" " b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[4\]~8 " "Node  \"b_mux:inst10\|lpm_mux:LPM_MUX_component\|mux_9oc:auto_generated\|result_node\[4\]~8\"" {  } { { "db/mux_9oc.tdf" "" { Text "U:/Backup/single_cyc/db/mux_9oc.tdf" 29 13 0 } } { "temporary_test_loc" "" { Generic "U:/Backup/single_cyc/" { { 0 { 0 ""} 0 2763 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556233091704 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1556233091704 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1556233091704 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "158 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 158 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1556233091719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556233092016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 18:58:12 2019 " "Processing ended: Thu Apr 25 18:58:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556233092016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556233092016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556233092016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1556233092016 ""}
