{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 11:27:01 2014 " "Info: Processing started: Tue May 20 11:27:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off L3C268 -c L3C268 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L3C268 -c L3C268 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[0\]\$latch " "Warning: Node \"hex0\[0\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[1\]\$latch " "Warning: Node \"hex0\[1\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[2\]\$latch " "Warning: Node \"hex0\[2\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[3\]\$latch " "Warning: Node \"hex0\[3\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[4\]\$latch " "Warning: Node \"hex0\[4\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[5\]\$latch " "Warning: Node \"hex0\[5\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[6\]\$latch " "Warning: Node \"hex0\[6\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[0\]\$latch " "Warning: Node \"hex1\[0\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[1\]\$latch " "Warning: Node \"hex1\[1\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[2\]\$latch " "Warning: Node \"hex1\[2\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[3\]\$latch " "Warning: Node \"hex1\[3\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[4\]\$latch " "Warning: Node \"hex1\[4\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[5\]\$latch " "Warning: Node \"hex1\[5\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[6\]\$latch " "Warning: Node \"hex1\[6\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[0\]\$latch " "Warning: Node \"hex2\[0\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[1\]\$latch " "Warning: Node \"hex2\[1\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[2\]\$latch " "Warning: Node \"hex2\[2\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[3\]\$latch " "Warning: Node \"hex2\[3\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[4\]\$latch " "Warning: Node \"hex2\[4\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[5\]\$latch " "Warning: Node \"hex2\[5\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[6\]\$latch " "Warning: Node \"hex2\[6\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[0\]\$latch " "Warning: Node \"hex3\[0\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[1\]\$latch " "Warning: Node \"hex3\[1\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[2\]\$latch " "Warning: Node \"hex3\[2\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[3\]\$latch " "Warning: Node \"hex3\[3\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[4\]\$latch " "Warning: Node \"hex3\[4\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[5\]\$latch " "Warning: Node \"hex3\[5\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[6\]\$latch " "Warning: Node \"hex3\[6\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 4 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[1\] " "Info: Assuming node \"key\[1\]\" is an undefined clock" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[9\] " "Info: Assuming node \"sw\[9\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "hex1\[0\]~1487 " "Info: Detected gated clock \"hex1\[0\]~1487\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[0\]~1487" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex2\[6\]~171 " "Info: Detected gated clock \"hex2\[6\]~171\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[6\]~171" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex0\[0\]~1332 " "Info: Detected gated clock \"hex0\[0\]~1332\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]~1332" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr45~32 " "Info: Detected gated clock \"WideOr45~32\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 164 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr45~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex0\[0\]~1331 " "Info: Detected gated clock \"hex0\[0\]~1331\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]~1331" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "totalDispensed\[6\] " "Info: Detected ripple clock \"totalDispensed\[6\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "totalDispensed\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "totalDispensed\[3\] " "Info: Detected ripple clock \"totalDispensed\[3\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "totalDispensed\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "totalDispensed\[2\] " "Info: Detected ripple clock \"totalDispensed\[2\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "totalDispensed\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "totalDispensed\[4\] " "Info: Detected ripple clock \"totalDispensed\[4\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "totalDispensed\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "totalDispensed\[5\] " "Info: Detected ripple clock \"totalDispensed\[5\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "totalDispensed\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state\[0\] " "Info: Detected ripple clock \"state\[0\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state\[1\] " "Info: Detected ripple clock \"state\[1\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register clockIndex\[0\] register count\[0\] 142.21 MHz 7.032 ns Internal " "Info: Clock \"clock\" has Internal fmax of 142.21 MHz between source register \"clockIndex\[0\]\" and destination register \"count\[0\]\" (period= 7.032 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.794 ns + Longest register register " "Info: + Longest register to register delay is 6.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clockIndex\[0\] 1 REG LCFF_X20_Y10_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y10_N7; Fanout = 2; REG Node = 'clockIndex\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockIndex[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.517 ns) 0.897 ns Add11~457 2 COMB LCCOMB_X20_Y10_N8 2 " "Info: 2: + IC(0.380 ns) + CELL(0.517 ns) = 0.897 ns; Loc. = LCCOMB_X20_Y10_N8; Fanout = 2; COMB Node = 'Add11~457'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { clockIndex[0] Add11~457 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.977 ns Add11~459 3 COMB LCCOMB_X20_Y10_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.977 ns; Loc. = LCCOMB_X20_Y10_N10; Fanout = 2; COMB Node = 'Add11~459'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~457 Add11~459 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.057 ns Add11~461 4 COMB LCCOMB_X20_Y10_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.057 ns; Loc. = LCCOMB_X20_Y10_N12; Fanout = 2; COMB Node = 'Add11~461'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~459 Add11~461 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.231 ns Add11~463 5 COMB LCCOMB_X20_Y10_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.231 ns; Loc. = LCCOMB_X20_Y10_N14; Fanout = 2; COMB Node = 'Add11~463'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add11~461 Add11~463 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.311 ns Add11~465 6 COMB LCCOMB_X20_Y10_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.311 ns; Loc. = LCCOMB_X20_Y10_N16; Fanout = 2; COMB Node = 'Add11~465'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~463 Add11~465 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.391 ns Add11~467 7 COMB LCCOMB_X20_Y10_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.391 ns; Loc. = LCCOMB_X20_Y10_N18; Fanout = 2; COMB Node = 'Add11~467'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~465 Add11~467 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.471 ns Add11~469 8 COMB LCCOMB_X20_Y10_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.471 ns; Loc. = LCCOMB_X20_Y10_N20; Fanout = 2; COMB Node = 'Add11~469'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~467 Add11~469 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.551 ns Add11~471 9 COMB LCCOMB_X20_Y10_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.551 ns; Loc. = LCCOMB_X20_Y10_N22; Fanout = 2; COMB Node = 'Add11~471'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~469 Add11~471 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.631 ns Add11~473 10 COMB LCCOMB_X20_Y10_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.631 ns; Loc. = LCCOMB_X20_Y10_N24; Fanout = 2; COMB Node = 'Add11~473'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~471 Add11~473 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.711 ns Add11~475 11 COMB LCCOMB_X20_Y10_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.711 ns; Loc. = LCCOMB_X20_Y10_N26; Fanout = 2; COMB Node = 'Add11~475'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~473 Add11~475 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.791 ns Add11~477 12 COMB LCCOMB_X20_Y10_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.791 ns; Loc. = LCCOMB_X20_Y10_N28; Fanout = 2; COMB Node = 'Add11~477'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~475 Add11~477 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.952 ns Add11~479 13 COMB LCCOMB_X20_Y10_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 1.952 ns; Loc. = LCCOMB_X20_Y10_N30; Fanout = 2; COMB Node = 'Add11~479'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add11~477 Add11~479 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.032 ns Add11~481 14 COMB LCCOMB_X20_Y9_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.032 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 2; COMB Node = 'Add11~481'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~479 Add11~481 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.112 ns Add11~483 15 COMB LCCOMB_X20_Y9_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.112 ns; Loc. = LCCOMB_X20_Y9_N2; Fanout = 2; COMB Node = 'Add11~483'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~481 Add11~483 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.192 ns Add11~485 16 COMB LCCOMB_X20_Y9_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.192 ns; Loc. = LCCOMB_X20_Y9_N4; Fanout = 2; COMB Node = 'Add11~485'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~483 Add11~485 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.272 ns Add11~487 17 COMB LCCOMB_X20_Y9_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.272 ns; Loc. = LCCOMB_X20_Y9_N6; Fanout = 2; COMB Node = 'Add11~487'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~485 Add11~487 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.352 ns Add11~489 18 COMB LCCOMB_X20_Y9_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.352 ns; Loc. = LCCOMB_X20_Y9_N8; Fanout = 2; COMB Node = 'Add11~489'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~487 Add11~489 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.810 ns Add11~490 19 COMB LCCOMB_X20_Y9_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 2.810 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 2; COMB Node = 'Add11~490'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add11~489 Add11~490 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.545 ns) 3.919 ns Equal9~251 20 COMB LCCOMB_X21_Y9_N16 1 " "Info: 20: + IC(0.564 ns) + CELL(0.545 ns) = 3.919 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'Equal9~251'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { Add11~490 Equal9~251 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.545 ns) 4.772 ns Equal9~254 21 COMB LCCOMB_X21_Y9_N22 2 " "Info: 21: + IC(0.308 ns) + CELL(0.545 ns) = 4.772 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 2; COMB Node = 'Equal9~254'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { Equal9~251 Equal9~254 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 5.251 ns count\[5\]~355 22 COMB LCCOMB_X21_Y9_N0 31 " "Info: 22: + IC(0.301 ns) + CELL(0.178 ns) = 5.251 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 31; COMB Node = 'count\[5\]~355'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Equal9~254 count[5]~355 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.758 ns) 6.794 ns count\[0\] 23 REG LCFF_X22_Y10_N5 2 " "Info: 23: + IC(0.785 ns) + CELL(0.758 ns) = 6.794 ns; Loc. = LCFF_X22_Y10_N5; Fanout = 2; REG Node = 'count\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { count[5]~355 count[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.456 ns ( 65.59 % ) " "Info: Total cell delay = 4.456 ns ( 65.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.338 ns ( 34.41 % ) " "Info: Total interconnect delay = 2.338 ns ( 34.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { clockIndex[0] Add11~457 Add11~459 Add11~461 Add11~463 Add11~465 Add11~467 Add11~469 Add11~471 Add11~473 Add11~475 Add11~477 Add11~479 Add11~481 Add11~483 Add11~485 Add11~487 Add11~489 Add11~490 Equal9~251 Equal9~254 count[5]~355 count[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { clockIndex[0] {} Add11~457 {} Add11~459 {} Add11~461 {} Add11~463 {} Add11~465 {} Add11~467 {} Add11~469 {} Add11~471 {} Add11~473 {} Add11~475 {} Add11~477 {} Add11~479 {} Add11~481 {} Add11~483 {} Add11~485 {} Add11~487 {} Add11~489 {} Add11~490 {} Equal9~251 {} Equal9~254 {} count[5]~355 {} count[0] {} } { 0.000ns 0.380ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.564ns 0.308ns 0.301ns 0.785ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.545ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.844 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 32 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.844 ns count\[0\] 3 REG LCFF_X22_Y10_N5 2 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X22_Y10_N5; Fanout = 2; REG Node = 'count\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { clock~clkctrl count[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clock clock~clkctrl count[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clock {} clock~combout {} clock~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.232ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.843 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 32 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.843 ns clockIndex\[0\] 3 REG LCFF_X20_Y10_N7 2 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X20_Y10_N7; Fanout = 2; REG Node = 'clockIndex\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clock~clkctrl clockIndex[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock clock~clkctrl clockIndex[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock {} clock~combout {} clock~clkctrl {} clockIndex[0] {} } { 0.000ns 0.000ns 0.232ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clock clock~clkctrl count[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clock {} clock~combout {} clock~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.232ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock clock~clkctrl clockIndex[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock {} clock~combout {} clock~clkctrl {} clockIndex[0] {} } { 0.000ns 0.000ns 0.232ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 135 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 135 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.794 ns" { clockIndex[0] Add11~457 Add11~459 Add11~461 Add11~463 Add11~465 Add11~467 Add11~469 Add11~471 Add11~473 Add11~475 Add11~477 Add11~479 Add11~481 Add11~483 Add11~485 Add11~487 Add11~489 Add11~490 Equal9~251 Equal9~254 count[5]~355 count[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "6.794 ns" { clockIndex[0] {} Add11~457 {} Add11~459 {} Add11~461 {} Add11~463 {} Add11~465 {} Add11~467 {} Add11~469 {} Add11~471 {} Add11~473 {} Add11~475 {} Add11~477 {} Add11~479 {} Add11~481 {} Add11~483 {} Add11~485 {} Add11~487 {} Add11~489 {} Add11~490 {} Equal9~251 {} Equal9~254 {} count[5]~355 {} count[0] {} } { 0.000ns 0.380ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.564ns 0.308ns 0.301ns 0.785ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.545ns 0.178ns 0.758ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clock clock~clkctrl count[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clock {} clock~combout {} clock~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.232ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clock clock~clkctrl clockIndex[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clock {} clock~combout {} clock~clkctrl {} clockIndex[0] {} } { 0.000ns 0.000ns 0.232ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key\[1\] register state\[1\] register change\[4\] 82.73 MHz 12.088 ns Internal " "Info: Clock \"key\[1\]\" has Internal fmax of 82.73 MHz between source register \"state\[1\]\" and destination register \"change\[4\]\" (period= 12.088 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.894 ns + Longest register register " "Info: + Longest register to register delay is 11.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[1\] 1 REG LCFF_X25_Y13_N15 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N15; Fanout = 21; REG Node = 'state\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.322 ns) 1.287 ns always1~590 2 COMB LCCOMB_X26_Y13_N6 1 " "Info: 2: + IC(0.965 ns) + CELL(0.322 ns) = 1.287 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 1; COMB Node = 'always1~590'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { state[1] always1~590 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 1.761 ns always1~591 3 COMB LCCOMB_X26_Y13_N28 2 " "Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 1.761 ns; Loc. = LCCOMB_X26_Y13_N28; Fanout = 2; COMB Node = 'always1~591'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { always1~590 always1~591 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 2.238 ns always1~593 4 COMB LCCOMB_X26_Y13_N4 1 " "Info: 4: + IC(0.299 ns) + CELL(0.178 ns) = 2.238 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 1; COMB Node = 'always1~593'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { always1~591 always1~593 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 2.856 ns deposit~2749 5 COMB LCCOMB_X26_Y13_N2 68 " "Info: 5: + IC(0.296 ns) + CELL(0.322 ns) = 2.856 ns; Loc. = LCCOMB_X26_Y13_N2; Fanout = 68; COMB Node = 'deposit~2749'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { always1~593 deposit~2749 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.517 ns) 4.328 ns Add1~899 6 COMB LCCOMB_X26_Y13_N16 2 " "Info: 6: + IC(0.955 ns) + CELL(0.517 ns) = 4.328 ns; Loc. = LCCOMB_X26_Y13_N16; Fanout = 2; COMB Node = 'Add1~899'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { deposit~2749 Add1~899 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.408 ns Add1~901 7 COMB LCCOMB_X26_Y13_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.408 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 2; COMB Node = 'Add1~901'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~899 Add1~901 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.866 ns Add1~902 8 COMB LCCOMB_X26_Y13_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 4.866 ns; Loc. = LCCOMB_X26_Y13_N20; Fanout = 1; COMB Node = 'Add1~902'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~901 Add1~902 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.322 ns) 6.232 ns Add1~917 9 COMB LCCOMB_X26_Y16_N18 1 " "Info: 9: + IC(1.044 ns) + CELL(0.322 ns) = 6.232 ns; Loc. = LCCOMB_X26_Y16_N18; Fanout = 1; COMB Node = 'Add1~917'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { Add1~902 Add1~917 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.278 ns) 7.719 ns Add1~923 10 COMB LCCOMB_X25_Y12_N16 5 " "Info: 10: + IC(1.209 ns) + CELL(0.278 ns) = 7.719 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 5; COMB Node = 'Add1~923'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { Add1~917 Add1~923 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.495 ns) 9.445 ns Add8~106 11 COMB LCCOMB_X29_Y14_N8 2 " "Info: 11: + IC(1.231 ns) + CELL(0.495 ns) = 9.445 ns; Loc. = LCCOMB_X29_Y14_N8; Fanout = 2; COMB Node = 'Add8~106'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { Add1~923 Add8~106 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.903 ns Add8~107 12 COMB LCCOMB_X29_Y14_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 9.903 ns; Loc. = LCCOMB_X29_Y14_N10; Fanout = 2; COMB Node = 'Add8~107'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add8~106 Add8~107 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.545 ns) 10.766 ns Add9~169 13 COMB LCCOMB_X29_Y14_N26 1 " "Info: 13: + IC(0.318 ns) + CELL(0.545 ns) = 10.766 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 1; COMB Node = 'Add9~169'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Add8~107 Add9~169 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.178 ns) 11.798 ns change\[4\]~497 14 COMB LCCOMB_X30_Y15_N12 1 " "Info: 14: + IC(0.854 ns) + CELL(0.178 ns) = 11.798 ns; Loc. = LCCOMB_X30_Y15_N12; Fanout = 1; COMB Node = 'change\[4\]~497'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { Add9~169 change[4]~497 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.894 ns change\[4\] 15 REG LCFF_X30_Y15_N13 26 " "Info: 15: + IC(0.000 ns) + CELL(0.096 ns) = 11.894 ns; Loc. = LCFF_X30_Y15_N13; Fanout = 26; REG Node = 'change\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { change[4]~497 change[4] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.427 ns ( 37.22 % ) " "Info: Total cell delay = 4.427 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.467 ns ( 62.78 % ) " "Info: Total interconnect delay = 7.467 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.894 ns" { state[1] always1~590 always1~591 always1~593 deposit~2749 Add1~899 Add1~901 Add1~902 Add1~917 Add1~923 Add8~106 Add8~107 Add9~169 change[4]~497 change[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "11.894 ns" { state[1] {} always1~590 {} always1~591 {} always1~593 {} deposit~2749 {} Add1~899 {} Add1~901 {} Add1~902 {} Add1~917 {} Add1~923 {} Add8~106 {} Add8~107 {} Add9~169 {} change[4]~497 {} change[4] {} } { 0.000ns 0.965ns 0.296ns 0.299ns 0.296ns 0.955ns 0.000ns 0.000ns 1.044ns 1.209ns 1.231ns 0.000ns 0.318ns 0.854ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.322ns 0.517ns 0.080ns 0.458ns 0.322ns 0.278ns 0.495ns 0.458ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.045 ns - Smallest " "Info: - Smallest clock skew is 0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 3.491 ns + Shortest register " "Info: + Shortest clock path from clock \"key\[1\]\" to destination register is 3.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.025 ns) + CELL(0.602 ns) 3.491 ns change\[4\] 2 REG LCFF_X30_Y15_N13 26 " "Info: 2: + IC(2.025 ns) + CELL(0.602 ns) = 3.491 ns; Loc. = LCFF_X30_Y15_N13; Fanout = 26; REG Node = 'change\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { key[1] change[4] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 41.99 % ) " "Info: Total cell delay = 1.466 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.025 ns ( 58.01 % ) " "Info: Total interconnect delay = 2.025 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.491 ns" { key[1] change[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.491 ns" { key[1] {} key[1]~combout {} change[4] {} } { 0.000ns 0.000ns 2.025ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 3.446 ns - Longest register " "Info: - Longest clock path from clock \"key\[1\]\" to source register is 3.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.602 ns) 3.446 ns state\[1\] 2 REG LCFF_X25_Y13_N15 21 " "Info: 2: + IC(1.980 ns) + CELL(0.602 ns) = 3.446 ns; Loc. = LCFF_X25_Y13_N15; Fanout = 21; REG Node = 'state\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { key[1] state[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 42.54 % ) " "Info: Total cell delay = 1.466 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.980 ns ( 57.46 % ) " "Info: Total interconnect delay = 1.980 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.446 ns" { key[1] state[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.446 ns" { key[1] {} key[1]~combout {} state[1] {} } { 0.000ns 0.000ns 1.980ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.491 ns" { key[1] change[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.491 ns" { key[1] {} key[1]~combout {} change[4] {} } { 0.000ns 0.000ns 2.025ns } { 0.000ns 0.864ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.446 ns" { key[1] state[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.446 ns" { key[1] {} key[1]~combout {} state[1] {} } { 0.000ns 0.000ns 1.980ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.894 ns" { state[1] always1~590 always1~591 always1~593 deposit~2749 Add1~899 Add1~901 Add1~902 Add1~917 Add1~923 Add8~106 Add8~107 Add9~169 change[4]~497 change[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "11.894 ns" { state[1] {} always1~590 {} always1~591 {} always1~593 {} deposit~2749 {} Add1~899 {} Add1~901 {} Add1~902 {} Add1~917 {} Add1~923 {} Add8~106 {} Add8~107 {} Add9~169 {} change[4]~497 {} change[4] {} } { 0.000ns 0.965ns 0.296ns 0.299ns 0.296ns 0.955ns 0.000ns 0.000ns 1.044ns 1.209ns 1.231ns 0.000ns 0.318ns 0.854ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.322ns 0.517ns 0.080ns 0.458ns 0.322ns 0.278ns 0.495ns 0.458ns 0.545ns 0.178ns 0.096ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.491 ns" { key[1] change[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.491 ns" { key[1] {} key[1]~combout {} change[4] {} } { 0.000ns 0.000ns 2.025ns } { 0.000ns 0.864ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.446 ns" { key[1] state[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.446 ns" { key[1] {} key[1]~combout {} state[1] {} } { 0.000ns 0.000ns 1.980ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "key\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"key\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "state\[1\] hex3\[6\]\$latch key\[1\] 2.702 ns " "Info: Found hold time violation between source  pin or register \"state\[1\]\" and destination pin or register \"hex3\[6\]\$latch\" for clock \"key\[1\]\" (Hold time is 2.702 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.398 ns + Largest " "Info: + Largest clock skew is 5.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 8.844 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to destination register is 8.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.879 ns) 3.723 ns state\[0\] 2 REG LCFF_X25_Y13_N9 23 " "Info: 2: + IC(1.980 ns) + CELL(0.879 ns) = 3.723 ns; Loc. = LCFF_X25_Y13_N9; Fanout = 23; REG Node = 'state\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { key[1] state[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.521 ns) 5.191 ns hex1\[0\]~1487 3 COMB LCCOMB_X23_Y13_N12 1 " "Info: 3: + IC(0.947 ns) + CELL(0.521 ns) = 5.191 ns; Loc. = LCCOMB_X23_Y13_N12; Fanout = 1; COMB Node = 'hex1\[0\]~1487'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { state[0] hex1[0]~1487 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.000 ns) 7.268 ns hex1\[0\]~1487clkctrl 4 COMB CLKCTRL_G5 14 " "Info: 4: + IC(2.077 ns) + CELL(0.000 ns) = 7.268 ns; Loc. = CLKCTRL_G5; Fanout = 14; COMB Node = 'hex1\[0\]~1487clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { hex1[0]~1487 hex1[0]~1487clkctrl } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.178 ns) 8.844 ns hex3\[6\]\$latch 5 REG LCCOMB_X23_Y13_N28 1 " "Info: 5: + IC(1.398 ns) + CELL(0.178 ns) = 8.844 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 1; REG Node = 'hex3\[6\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { hex1[0]~1487clkctrl hex3[6]$latch } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 27.61 % ) " "Info: Total cell delay = 2.442 ns ( 27.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.402 ns ( 72.39 % ) " "Info: Total interconnect delay = 6.402 ns ( 72.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.844 ns" { key[1] state[0] hex1[0]~1487 hex1[0]~1487clkctrl hex3[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.844 ns" { key[1] {} key[1]~combout {} state[0] {} hex1[0]~1487 {} hex1[0]~1487clkctrl {} hex3[6]$latch {} } { 0.000ns 0.000ns 1.980ns 0.947ns 2.077ns 1.398ns } { 0.000ns 0.864ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 3.446 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[1\]\" to source register is 3.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.602 ns) 3.446 ns state\[1\] 2 REG LCFF_X25_Y13_N15 21 " "Info: 2: + IC(1.980 ns) + CELL(0.602 ns) = 3.446 ns; Loc. = LCFF_X25_Y13_N15; Fanout = 21; REG Node = 'state\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { key[1] state[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 42.54 % ) " "Info: Total cell delay = 1.466 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.980 ns ( 57.46 % ) " "Info: Total interconnect delay = 1.980 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.446 ns" { key[1] state[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.446 ns" { key[1] {} key[1]~combout {} state[1] {} } { 0.000ns 0.000ns 1.980ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.844 ns" { key[1] state[0] hex1[0]~1487 hex1[0]~1487clkctrl hex3[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.844 ns" { key[1] {} key[1]~combout {} state[0] {} hex1[0]~1487 {} hex1[0]~1487clkctrl {} hex3[6]$latch {} } { 0.000ns 0.000ns 1.980ns 0.947ns 2.077ns 1.398ns } { 0.000ns 0.864ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.446 ns" { key[1] state[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.446 ns" { key[1] {} key[1]~combout {} state[1] {} } { 0.000ns 0.000ns 1.980ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.419 ns - Shortest register register " "Info: - Shortest register to register delay is 2.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[1\] 1 REG LCFF_X25_Y13_N15 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y13_N15; Fanout = 21; REG Node = 'state\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.521 ns) 1.802 ns hex3\[6\]~1059 2 COMB LCCOMB_X23_Y13_N14 1 " "Info: 2: + IC(1.281 ns) + CELL(0.521 ns) = 1.802 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 1; COMB Node = 'hex3\[6\]~1059'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { state[1] hex3[6]~1059 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.319 ns) 2.419 ns hex3\[6\]\$latch 3 REG LCCOMB_X23_Y13_N28 1 " "Info: 3: + IC(0.298 ns) + CELL(0.319 ns) = 2.419 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 1; REG Node = 'hex3\[6\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { hex3[6]~1059 hex3[6]$latch } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.840 ns ( 34.73 % ) " "Info: Total cell delay = 0.840 ns ( 34.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.579 ns ( 65.27 % ) " "Info: Total interconnect delay = 1.579 ns ( 65.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { state[1] hex3[6]~1059 hex3[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.419 ns" { state[1] {} hex3[6]~1059 {} hex3[6]$latch {} } { 0.000ns 1.281ns 0.298ns } { 0.000ns 0.521ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.844 ns" { key[1] state[0] hex1[0]~1487 hex1[0]~1487clkctrl hex3[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.844 ns" { key[1] {} key[1]~combout {} state[0] {} hex1[0]~1487 {} hex1[0]~1487clkctrl {} hex3[6]$latch {} } { 0.000ns 0.000ns 1.980ns 0.947ns 2.077ns 1.398ns } { 0.000ns 0.864ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.446 ns" { key[1] state[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.446 ns" { key[1] {} key[1]~combout {} state[1] {} } { 0.000ns 0.000ns 1.980ns } { 0.000ns 0.864ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { state[1] hex3[6]~1059 hex3[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.419 ns" { state[1] {} hex3[6]~1059 {} hex3[6]$latch {} } { 0.000ns 1.281ns 0.298ns } { 0.000ns 0.521ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "change\[4\] sw\[4\] key\[1\] 10.137 ns register " "Info: tsu for register \"change\[4\]\" (data pin = \"sw\[4\]\", clock pin = \"key\[1\]\") is 10.137 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.666 ns + Longest pin register " "Info: + Longest pin to register delay is 13.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns sw\[4\] 1 PIN PIN_W12 11 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 11; PIN Node = 'sw\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[4] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.483 ns) 3.059 ns always1~590 2 COMB LCCOMB_X26_Y13_N6 1 " "Info: 2: + IC(1.570 ns) + CELL(0.483 ns) = 3.059 ns; Loc. = LCCOMB_X26_Y13_N6; Fanout = 1; COMB Node = 'always1~590'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { sw[4] always1~590 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 3.533 ns always1~591 3 COMB LCCOMB_X26_Y13_N28 2 " "Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 3.533 ns; Loc. = LCCOMB_X26_Y13_N28; Fanout = 2; COMB Node = 'always1~591'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { always1~590 always1~591 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 4.010 ns always1~593 4 COMB LCCOMB_X26_Y13_N4 1 " "Info: 4: + IC(0.299 ns) + CELL(0.178 ns) = 4.010 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 1; COMB Node = 'always1~593'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { always1~591 always1~593 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 4.628 ns deposit~2749 5 COMB LCCOMB_X26_Y13_N2 68 " "Info: 5: + IC(0.296 ns) + CELL(0.322 ns) = 4.628 ns; Loc. = LCCOMB_X26_Y13_N2; Fanout = 68; COMB Node = 'deposit~2749'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { always1~593 deposit~2749 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.517 ns) 6.100 ns Add1~899 6 COMB LCCOMB_X26_Y13_N16 2 " "Info: 6: + IC(0.955 ns) + CELL(0.517 ns) = 6.100 ns; Loc. = LCCOMB_X26_Y13_N16; Fanout = 2; COMB Node = 'Add1~899'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { deposit~2749 Add1~899 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.180 ns Add1~901 7 COMB LCCOMB_X26_Y13_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 6.180 ns; Loc. = LCCOMB_X26_Y13_N18; Fanout = 2; COMB Node = 'Add1~901'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~899 Add1~901 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.638 ns Add1~902 8 COMB LCCOMB_X26_Y13_N20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 6.638 ns; Loc. = LCCOMB_X26_Y13_N20; Fanout = 1; COMB Node = 'Add1~902'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~901 Add1~902 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.322 ns) 8.004 ns Add1~917 9 COMB LCCOMB_X26_Y16_N18 1 " "Info: 9: + IC(1.044 ns) + CELL(0.322 ns) = 8.004 ns; Loc. = LCCOMB_X26_Y16_N18; Fanout = 1; COMB Node = 'Add1~917'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { Add1~902 Add1~917 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.278 ns) 9.491 ns Add1~923 10 COMB LCCOMB_X25_Y12_N16 5 " "Info: 10: + IC(1.209 ns) + CELL(0.278 ns) = 9.491 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 5; COMB Node = 'Add1~923'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { Add1~917 Add1~923 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.495 ns) 11.217 ns Add8~106 11 COMB LCCOMB_X29_Y14_N8 2 " "Info: 11: + IC(1.231 ns) + CELL(0.495 ns) = 11.217 ns; Loc. = LCCOMB_X29_Y14_N8; Fanout = 2; COMB Node = 'Add8~106'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { Add1~923 Add8~106 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.675 ns Add8~107 12 COMB LCCOMB_X29_Y14_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.675 ns; Loc. = LCCOMB_X29_Y14_N10; Fanout = 2; COMB Node = 'Add8~107'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add8~106 Add8~107 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.545 ns) 12.538 ns Add9~169 13 COMB LCCOMB_X29_Y14_N26 1 " "Info: 13: + IC(0.318 ns) + CELL(0.545 ns) = 12.538 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 1; COMB Node = 'Add9~169'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { Add8~107 Add9~169 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.178 ns) 13.570 ns change\[4\]~497 14 COMB LCCOMB_X30_Y15_N12 1 " "Info: 14: + IC(0.854 ns) + CELL(0.178 ns) = 13.570 ns; Loc. = LCCOMB_X30_Y15_N12; Fanout = 1; COMB Node = 'change\[4\]~497'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { Add9~169 change[4]~497 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 13.666 ns change\[4\] 15 REG LCFF_X30_Y15_N13 26 " "Info: 15: + IC(0.000 ns) + CELL(0.096 ns) = 13.666 ns; Loc. = LCFF_X30_Y15_N13; Fanout = 26; REG Node = 'change\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { change[4]~497 change[4] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.594 ns ( 40.93 % ) " "Info: Total cell delay = 5.594 ns ( 40.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.072 ns ( 59.07 % ) " "Info: Total interconnect delay = 8.072 ns ( 59.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.666 ns" { sw[4] always1~590 always1~591 always1~593 deposit~2749 Add1~899 Add1~901 Add1~902 Add1~917 Add1~923 Add8~106 Add8~107 Add9~169 change[4]~497 change[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "13.666 ns" { sw[4] {} sw[4]~combout {} always1~590 {} always1~591 {} always1~593 {} deposit~2749 {} Add1~899 {} Add1~901 {} Add1~902 {} Add1~917 {} Add1~923 {} Add8~106 {} Add8~107 {} Add9~169 {} change[4]~497 {} change[4] {} } { 0.000ns 0.000ns 1.570ns 0.296ns 0.299ns 0.296ns 0.955ns 0.000ns 0.000ns 1.044ns 1.209ns 1.231ns 0.000ns 0.318ns 0.854ns 0.000ns } { 0.000ns 1.006ns 0.483ns 0.178ns 0.178ns 0.322ns 0.517ns 0.080ns 0.458ns 0.322ns 0.278ns 0.495ns 0.458ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 3.491 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[1\]\" to destination register is 3.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.025 ns) + CELL(0.602 ns) 3.491 ns change\[4\] 2 REG LCFF_X30_Y15_N13 26 " "Info: 2: + IC(2.025 ns) + CELL(0.602 ns) = 3.491 ns; Loc. = LCFF_X30_Y15_N13; Fanout = 26; REG Node = 'change\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { key[1] change[4] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 41.99 % ) " "Info: Total cell delay = 1.466 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.025 ns ( 58.01 % ) " "Info: Total interconnect delay = 2.025 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.491 ns" { key[1] change[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.491 ns" { key[1] {} key[1]~combout {} change[4] {} } { 0.000ns 0.000ns 2.025ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "13.666 ns" { sw[4] always1~590 always1~591 always1~593 deposit~2749 Add1~899 Add1~901 Add1~902 Add1~917 Add1~923 Add8~106 Add8~107 Add9~169 change[4]~497 change[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "13.666 ns" { sw[4] {} sw[4]~combout {} always1~590 {} always1~591 {} always1~593 {} deposit~2749 {} Add1~899 {} Add1~901 {} Add1~902 {} Add1~917 {} Add1~923 {} Add8~106 {} Add8~107 {} Add9~169 {} change[4]~497 {} change[4] {} } { 0.000ns 0.000ns 1.570ns 0.296ns 0.299ns 0.296ns 0.955ns 0.000ns 0.000ns 1.044ns 1.209ns 1.231ns 0.000ns 0.318ns 0.854ns 0.000ns } { 0.000ns 1.006ns 0.483ns 0.178ns 0.178ns 0.322ns 0.517ns 0.080ns 0.458ns 0.322ns 0.278ns 0.495ns 0.458ns 0.545ns 0.178ns 0.096ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.491 ns" { key[1] change[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.491 ns" { key[1] {} key[1]~combout {} change[4] {} } { 0.000ns 0.000ns 2.025ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "key\[1\] hex0\[2\] hex0\[2\]\$latch 15.758 ns register " "Info: tco from clock \"key\[1\]\" to destination pin \"hex0\[2\]\" through register \"hex0\[2\]\$latch\" is 15.758 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 9.030 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to source register is 9.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.293 ns) + CELL(0.879 ns) 4.036 ns totalDispensed\[3\] 2 REG LCFF_X25_Y15_N15 15 " "Info: 2: + IC(2.293 ns) + CELL(0.879 ns) = 4.036 ns; Loc. = LCFF_X25_Y15_N15; Fanout = 15; REG Node = 'totalDispensed\[3\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.172 ns" { key[1] totalDispensed[3] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.545 ns) 5.173 ns WideOr45~32 3 COMB LCCOMB_X25_Y15_N4 1 " "Info: 3: + IC(0.592 ns) + CELL(0.545 ns) = 5.173 ns; Loc. = LCCOMB_X25_Y15_N4; Fanout = 1; COMB Node = 'WideOr45~32'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { totalDispensed[3] WideOr45~32 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.319 ns) 5.813 ns hex0\[0\]~1332 4 COMB LCCOMB_X25_Y15_N22 1 " "Info: 4: + IC(0.321 ns) + CELL(0.319 ns) = 5.813 ns; Loc. = LCCOMB_X25_Y15_N22; Fanout = 1; COMB Node = 'hex0\[0\]~1332'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { WideOr45~32 hex0[0]~1332 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.000 ns) 7.411 ns hex0\[0\]~1332clkctrl 5 COMB CLKCTRL_G9 7 " "Info: 5: + IC(1.598 ns) + CELL(0.000 ns) = 7.411 ns; Loc. = CLKCTRL_G9; Fanout = 7; COMB Node = 'hex0\[0\]~1332clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { hex0[0]~1332 hex0[0]~1332clkctrl } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.178 ns) 9.030 ns hex0\[2\]\$latch 6 REG LCCOMB_X36_Y15_N28 1 " "Info: 6: + IC(1.441 ns) + CELL(0.178 ns) = 9.030 ns; Loc. = LCCOMB_X36_Y15_N28; Fanout = 1; REG Node = 'hex0\[2\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { hex0[0]~1332clkctrl hex0[2]$latch } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.785 ns ( 30.84 % ) " "Info: Total cell delay = 2.785 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.245 ns ( 69.16 % ) " "Info: Total interconnect delay = 6.245 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.030 ns" { key[1] totalDispensed[3] WideOr45~32 hex0[0]~1332 hex0[0]~1332clkctrl hex0[2]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "9.030 ns" { key[1] {} key[1]~combout {} totalDispensed[3] {} WideOr45~32 {} hex0[0]~1332 {} hex0[0]~1332clkctrl {} hex0[2]$latch {} } { 0.000ns 0.000ns 2.293ns 0.592ns 0.321ns 1.598ns 1.441ns } { 0.000ns 0.864ns 0.879ns 0.545ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.728 ns + Longest register pin " "Info: + Longest register to pin delay is 6.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hex0\[2\]\$latch 1 REG LCCOMB_X36_Y15_N28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y15_N28; Fanout = 1; REG Node = 'hex0\[2\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[2]$latch } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.888 ns) + CELL(2.840 ns) 6.728 ns hex0\[2\] 2 PIN PIN_H2 0 " "Info: 2: + IC(3.888 ns) + CELL(2.840 ns) = 6.728 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'hex0\[2\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { hex0[2]$latch hex0[2] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 42.21 % ) " "Info: Total cell delay = 2.840 ns ( 42.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.888 ns ( 57.79 % ) " "Info: Total interconnect delay = 3.888 ns ( 57.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { hex0[2]$latch hex0[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { hex0[2]$latch {} hex0[2] {} } { 0.000ns 3.888ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.030 ns" { key[1] totalDispensed[3] WideOr45~32 hex0[0]~1332 hex0[0]~1332clkctrl hex0[2]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "9.030 ns" { key[1] {} key[1]~combout {} totalDispensed[3] {} WideOr45~32 {} hex0[0]~1332 {} hex0[0]~1332clkctrl {} hex0[2]$latch {} } { 0.000ns 0.000ns 2.293ns 0.592ns 0.321ns 1.598ns 1.441ns } { 0.000ns 0.864ns 0.879ns 0.545ns 0.319ns 0.000ns 0.178ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { hex0[2]$latch hex0[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "6.728 ns" { hex0[2]$latch {} hex0[2] {} } { 0.000ns 3.888ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "hex3\[6\]\$latch sw\[9\] key\[1\] 5.718 ns register " "Info: th for register \"hex3\[6\]\$latch\" (data pin = \"sw\[9\]\", clock pin = \"key\[1\]\") is 5.718 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 8.844 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to destination register is 8.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.879 ns) 3.723 ns state\[0\] 2 REG LCFF_X25_Y13_N9 23 " "Info: 2: + IC(1.980 ns) + CELL(0.879 ns) = 3.723 ns; Loc. = LCFF_X25_Y13_N9; Fanout = 23; REG Node = 'state\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { key[1] state[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.521 ns) 5.191 ns hex1\[0\]~1487 3 COMB LCCOMB_X23_Y13_N12 1 " "Info: 3: + IC(0.947 ns) + CELL(0.521 ns) = 5.191 ns; Loc. = LCCOMB_X23_Y13_N12; Fanout = 1; COMB Node = 'hex1\[0\]~1487'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { state[0] hex1[0]~1487 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.000 ns) 7.268 ns hex1\[0\]~1487clkctrl 4 COMB CLKCTRL_G5 14 " "Info: 4: + IC(2.077 ns) + CELL(0.000 ns) = 7.268 ns; Loc. = CLKCTRL_G5; Fanout = 14; COMB Node = 'hex1\[0\]~1487clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { hex1[0]~1487 hex1[0]~1487clkctrl } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.178 ns) 8.844 ns hex3\[6\]\$latch 5 REG LCCOMB_X23_Y13_N28 1 " "Info: 5: + IC(1.398 ns) + CELL(0.178 ns) = 8.844 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 1; REG Node = 'hex3\[6\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { hex1[0]~1487clkctrl hex3[6]$latch } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 27.61 % ) " "Info: Total cell delay = 2.442 ns ( 27.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.402 ns ( 72.39 % ) " "Info: Total interconnect delay = 6.402 ns ( 72.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.844 ns" { key[1] state[0] hex1[0]~1487 hex1[0]~1487clkctrl hex3[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.844 ns" { key[1] {} key[1]~combout {} state[0] {} hex1[0]~1487 {} hex1[0]~1487clkctrl {} hex3[6]$latch {} } { 0.000ns 0.000ns 1.980ns 0.947ns 2.077ns 1.398ns } { 0.000ns 0.864ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.126 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns sw\[9\] 1 CLK PIN_L2 25 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 25; CLK Node = 'sw\[9\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[9] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.178 ns) 2.509 ns hex3\[6\]~1059 2 COMB LCCOMB_X23_Y13_N14 1 " "Info: 2: + IC(1.305 ns) + CELL(0.178 ns) = 2.509 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 1; COMB Node = 'hex3\[6\]~1059'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { sw[9] hex3[6]~1059 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.319 ns) 3.126 ns hex3\[6\]\$latch 3 REG LCCOMB_X23_Y13_N28 1 " "Info: 3: + IC(0.298 ns) + CELL(0.319 ns) = 3.126 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 1; REG Node = 'hex3\[6\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { hex3[6]~1059 hex3[6]$latch } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 48.72 % ) " "Info: Total cell delay = 1.523 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 51.28 % ) " "Info: Total interconnect delay = 1.603 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.126 ns" { sw[9] hex3[6]~1059 hex3[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.126 ns" { sw[9] {} sw[9]~combout {} hex3[6]~1059 {} hex3[6]$latch {} } { 0.000ns 0.000ns 1.305ns 0.298ns } { 0.000ns 1.026ns 0.178ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.844 ns" { key[1] state[0] hex1[0]~1487 hex1[0]~1487clkctrl hex3[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.844 ns" { key[1] {} key[1]~combout {} state[0] {} hex1[0]~1487 {} hex1[0]~1487clkctrl {} hex3[6]$latch {} } { 0.000ns 0.000ns 1.980ns 0.947ns 2.077ns 1.398ns } { 0.000ns 0.864ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.126 ns" { sw[9] hex3[6]~1059 hex3[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.126 ns" { sw[9] {} sw[9]~combout {} hex3[6]~1059 {} hex3[6]$latch {} } { 0.000ns 0.000ns 1.305ns 0.298ns } { 0.000ns 1.026ns 0.178ns 0.319ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 32 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Allocated 164 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 11:27:01 2014 " "Info: Processing ended: Tue May 20 11:27:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
