Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/Verilog_tool/p4/one_clock_CPU_BLR/tb_isim_beh.exe" -prj "E:/Verilog_tool/p4/one_clock_CPU_BLR/tb_beh.prj" "work.tb" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/PC.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/NPC.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/MUX.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/instr_splitter.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/IM.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/GRF.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/EXT.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/DM.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/beqj.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/ALU.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/datapath.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/Controller.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/mips.v" into library work
Analyzing Verilog file "E:/Verilog_tool/p4/one_clock_CPU_BLR/tb.v" into library work
Analyzing Verilog file "E:/Verilog_tool/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159892 KB
Fuse CPU Usage: 186 ms
Compiling module MUX2_32
Compiling module ALU
Compiling module DM
Compiling module EXT
Compiling module GRF
Compiling module IM
Compiling module PC
Compiling module NPC
Compiling module MUX2_5
Compiling module beqj
Compiling module instr_splitter
Compiling module datapath
Compiling module Controller
Compiling module mips
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable E:/Verilog_tool/p4/one_clock_CPU_BLR/tb_isim_beh.exe
Fuse Memory Usage: 168276 KB
Fuse CPU Usage: 265 ms
