
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005e24  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .physicalsection 0000000b  00003000  00003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .ARM.attributes 00000028  00000000  00000000  00010010  2**0
                  CONTENTS, READONLY
  3 .comment      00000059  00000000  00000000  00010038  2**0
                  CONTENTS, READONLY
  4 .relocate     00000010  20000000  00009e24  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00001050  20000010  00009e34  00010010  2**2
                  ALLOC
  6 .stack        00002000  20001060  0000ae84  00010010  2**0
                  ALLOC
  7 .debug_info   00039add  00000000  00000000  00010091  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000058f9  00000000  00000000  00049b6e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000a85c  00000000  00000000  0004f467  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000940  00000000  00000000  00059cc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d70  00000000  00000000  0005a603  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000263ac  00000000  00000000  0005b373  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001afb9  00000000  00000000  0008171f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000a49e8  00000000  00000000  0009c6d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001710  00000000  00000000  001410c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_sfixed>:
    4000:	20003060 	.word	0x20003060
    4004:	000092e9 	.word	0x000092e9
    4008:	000092e5 	.word	0x000092e5
    400c:	000092e5 	.word	0x000092e5
	...
    402c:	000092e5 	.word	0x000092e5
	...
    4038:	000092e5 	.word	0x000092e5
    403c:	000092e5 	.word	0x000092e5
    4040:	000092e5 	.word	0x000092e5
    4044:	0000411d 	.word	0x0000411d
    4048:	000092e5 	.word	0x000092e5
    404c:	00007dc9 	.word	0x00007dc9
    4050:	000092e5 	.word	0x000092e5
    4054:	000092e5 	.word	0x000092e5
    4058:	000092e5 	.word	0x000092e5
    405c:	000092e5 	.word	0x000092e5
    4060:	000092e5 	.word	0x000092e5
    4064:	000084fd 	.word	0x000084fd
    4068:	0000850d 	.word	0x0000850d
    406c:	0000851d 	.word	0x0000851d
    4070:	0000852d 	.word	0x0000852d
    4074:	0000853d 	.word	0x0000853d
    4078:	0000854d 	.word	0x0000854d
    407c:	00004dc5 	.word	0x00004dc5
    4080:	000092e5 	.word	0x000092e5
    4084:	000092e5 	.word	0x000092e5
    4088:	000092e5 	.word	0x000092e5
    408c:	000092e5 	.word	0x000092e5
    4090:	000092e5 	.word	0x000092e5
    4094:	000092e5 	.word	0x000092e5
    4098:	000092e5 	.word	0x000092e5
    409c:	000092e5 	.word	0x000092e5
    40a0:	000092e5 	.word	0x000092e5
    40a4:	000092e5 	.word	0x000092e5
    40a8:	000092e5 	.word	0x000092e5
    40ac:	000092e5 	.word	0x000092e5
    40b0:	000092e5 	.word	0x000092e5
    40b4:	000092e5 	.word	0x000092e5
    40b8:	000092e5 	.word	0x000092e5

000040bc <__do_global_dtors_aux>:
    40bc:	b510      	push	{r4, lr}
    40be:	4c06      	ldr	r4, [pc, #24]	; (40d8 <__do_global_dtors_aux+0x1c>)
    40c0:	7823      	ldrb	r3, [r4, #0]
    40c2:	2b00      	cmp	r3, #0
    40c4:	d107      	bne.n	40d6 <__do_global_dtors_aux+0x1a>
    40c6:	4b05      	ldr	r3, [pc, #20]	; (40dc <__do_global_dtors_aux+0x20>)
    40c8:	2b00      	cmp	r3, #0
    40ca:	d002      	beq.n	40d2 <__do_global_dtors_aux+0x16>
    40cc:	4804      	ldr	r0, [pc, #16]	; (40e0 <__do_global_dtors_aux+0x24>)
    40ce:	e000      	b.n	40d2 <__do_global_dtors_aux+0x16>
    40d0:	bf00      	nop
    40d2:	2301      	movs	r3, #1
    40d4:	7023      	strb	r3, [r4, #0]
    40d6:	bd10      	pop	{r4, pc}
    40d8:	20000010 	.word	0x20000010
    40dc:	00000000 	.word	0x00000000
    40e0:	00009e24 	.word	0x00009e24

000040e4 <frame_dummy>:
    40e4:	4b08      	ldr	r3, [pc, #32]	; (4108 <frame_dummy+0x24>)
    40e6:	b510      	push	{r4, lr}
    40e8:	2b00      	cmp	r3, #0
    40ea:	d003      	beq.n	40f4 <frame_dummy+0x10>
    40ec:	4907      	ldr	r1, [pc, #28]	; (410c <frame_dummy+0x28>)
    40ee:	4808      	ldr	r0, [pc, #32]	; (4110 <frame_dummy+0x2c>)
    40f0:	e000      	b.n	40f4 <frame_dummy+0x10>
    40f2:	bf00      	nop
    40f4:	4807      	ldr	r0, [pc, #28]	; (4114 <frame_dummy+0x30>)
    40f6:	6803      	ldr	r3, [r0, #0]
    40f8:	2b00      	cmp	r3, #0
    40fa:	d100      	bne.n	40fe <frame_dummy+0x1a>
    40fc:	bd10      	pop	{r4, pc}
    40fe:	4b06      	ldr	r3, [pc, #24]	; (4118 <frame_dummy+0x34>)
    4100:	2b00      	cmp	r3, #0
    4102:	d0fb      	beq.n	40fc <frame_dummy+0x18>
    4104:	4798      	blx	r3
    4106:	e7f9      	b.n	40fc <frame_dummy+0x18>
    4108:	00000000 	.word	0x00000000
    410c:	20000014 	.word	0x20000014
    4110:	00009e24 	.word	0x00009e24
    4114:	00009e24 	.word	0x00009e24
    4118:	00000000 	.word	0x00000000

0000411c <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    411c:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    411e:	2201      	movs	r2, #1
    4120:	4b03      	ldr	r3, [pc, #12]	; (4130 <WDT_Handler+0x14>)
    4122:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
    4124:	4b03      	ldr	r3, [pc, #12]	; (4134 <WDT_Handler+0x18>)
    4126:	681b      	ldr	r3, [r3, #0]
    4128:	2b00      	cmp	r3, #0
    412a:	d000      	beq.n	412e <WDT_Handler+0x12>
		wdt_early_warning_callback();
    412c:	4798      	blx	r3
	}
}
    412e:	bd10      	pop	{r4, pc}
    4130:	40002000 	.word	0x40002000
    4134:	20000ca4 	.word	0x20000ca4

00004138 <Configure_Adc>:
#include "adc.h"

struct adc_module adc_instance;

void Configure_Adc(void)
{
    4138:	b510      	push	{r4, lr}
    413a:	b08c      	sub	sp, #48	; 0x30
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    413c:	a90b      	add	r1, sp, #44	; 0x2c
    413e:	2301      	movs	r3, #1
    4140:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    4142:	2400      	movs	r4, #0
    4144:	708c      	strb	r4, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    4146:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(PIN_PB06, &pin_conf);
    4148:	2026      	movs	r0, #38	; 0x26
    414a:	4b13      	ldr	r3, [pc, #76]	; (4198 <Configure_Adc+0x60>)
    414c:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    414e:	2240      	movs	r2, #64	; 0x40
    4150:	4b12      	ldr	r3, [pc, #72]	; (419c <Configure_Adc+0x64>)
    4152:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(PIN_PB06, false);
	
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    4154:	4668      	mov	r0, sp
    4156:	4b12      	ldr	r3, [pc, #72]	; (41a0 <Configure_Adc+0x68>)
    4158:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_AREFA;
    415a:	2303      	movs	r3, #3
    415c:	466a      	mov	r2, sp
    415e:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
    4160:	7114      	strb	r4, [r2, #4]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
    4162:	2307      	movs	r3, #7
    4164:	7093      	strb	r3, [r2, #2]
	adc_init(&adc_instance, ADC0, &config_adc);
    4166:	4c0f      	ldr	r4, [pc, #60]	; (41a4 <Configure_Adc+0x6c>)
    4168:	490f      	ldr	r1, [pc, #60]	; (41a8 <Configure_Adc+0x70>)
    416a:	0020      	movs	r0, r4
    416c:	4b0f      	ldr	r3, [pc, #60]	; (41ac <Configure_Adc+0x74>)
    416e:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    4170:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
    4172:	8c13      	ldrh	r3, [r2, #32]
    4174:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4176:	2b00      	cmp	r3, #0
    4178:	d1fb      	bne.n	4172 <Configure_Adc+0x3a>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    417a:	3307      	adds	r3, #7
    417c:	7113      	strb	r3, [r2, #4]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    417e:	7193      	strb	r3, [r2, #6]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    4180:	7811      	ldrb	r1, [r2, #0]
    4182:	3b05      	subs	r3, #5
    4184:	430b      	orrs	r3, r1
    4186:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    4188:	4b06      	ldr	r3, [pc, #24]	; (41a4 <Configure_Adc+0x6c>)
    418a:	681a      	ldr	r2, [r3, #0]

	if (adc_module->SYNCBUSY.reg) {
    418c:	8c13      	ldrh	r3, [r2, #32]
    418e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4190:	2b00      	cmp	r3, #0
    4192:	d1fb      	bne.n	418c <Configure_Adc+0x54>
	adc_enable(&adc_instance);
}
    4194:	b00c      	add	sp, #48	; 0x30
    4196:	bd10      	pop	{r4, pc}
    4198:	0000829d 	.word	0x0000829d
    419c:	41000080 	.word	0x41000080
    41a0:	00007421 	.word	0x00007421
    41a4:	20000ca8 	.word	0x20000ca8
    41a8:	42004400 	.word	0x42004400
    41ac:	00007465 	.word	0x00007465

000041b0 <vAPI_IndexNtcTemp>:
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    41b0:	4b09      	ldr	r3, [pc, #36]	; (41d8 <vAPI_IndexNtcTemp+0x28>)
    41b2:	4298      	cmp	r0, r3
    41b4:	d80b      	bhi.n	41ce <vAPI_IndexNtcTemp+0x1e>
    41b6:	4a09      	ldr	r2, [pc, #36]	; (41dc <vAPI_IndexNtcTemp+0x2c>)
    41b8:	3202      	adds	r2, #2
		{
            break;
        } 
		else 
		{
            low++;
    41ba:	2301      	movs	r3, #1
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    41bc:	8811      	ldrh	r1, [r2, #0]
    41be:	4281      	cmp	r1, r0
    41c0:	d906      	bls.n	41d0 <vAPI_IndexNtcTemp+0x20>
		{
            break;
        } 
		else 
		{
            low++;
    41c2:	3301      	adds	r3, #1
    41c4:	b2db      	uxtb	r3, r3
    41c6:	3202      	adds	r2, #2
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
    41c8:	2b8d      	cmp	r3, #141	; 0x8d
    41ca:	d1f7      	bne.n	41bc <vAPI_IndexNtcTemp+0xc>
    41cc:	e000      	b.n	41d0 <vAPI_IndexNtcTemp+0x20>
UPDATE			:
DATE			: 14/10/21
 *****************************************************************************/
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    41ce:	2300      	movs	r3, #0
		else 
		{
            low++;
        }
    }
    return TEMP_TABLE[low];
    41d0:	4a03      	ldr	r2, [pc, #12]	; (41e0 <vAPI_IndexNtcTemp+0x30>)
    41d2:	56d0      	ldrsb	r0, [r2, r3]
}
    41d4:	4770      	bx	lr
    41d6:	46c0      	nop			; (mov r8, r8)
    41d8:	00003b98 	.word	0x00003b98
    41dc:	000097d4 	.word	0x000097d4
    41e0:	000098f0 	.word	0x000098f0

000041e4 <vAPI_ADC_Read_Data_bal_1>:
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_1(void) 
{
    41e4:	b570      	push	{r4, r5, r6, lr}
//        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    41e6:	4c25      	ldr	r4, [pc, #148]	; (427c <vAPI_ADC_Read_Data_bal_1+0x98>)
    41e8:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    41ea:	5ce0      	ldrb	r0, [r4, r3]
    41ec:	0200      	lsls	r0, r0, #8
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    41ee:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    41f0:	5ce3      	ldrb	r3, [r4, r3]
    41f2:	1818      	adds	r0, r3, r0
    41f4:	b280      	uxth	r0, r0
    41f6:	4d22      	ldr	r5, [pc, #136]	; (4280 <vAPI_ADC_Read_Data_bal_1+0x9c>)
    41f8:	47a8      	blx	r5
    41fa:	4b22      	ldr	r3, [pc, #136]	; (4284 <vAPI_ADC_Read_Data_bal_1+0xa0>)
    41fc:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    41fe:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    4200:	5ce0      	ldrb	r0, [r4, r3]
    4202:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    4204:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    4206:	5ce3      	ldrb	r3, [r4, r3]
    4208:	1818      	adds	r0, r3, r0
    420a:	b280      	uxth	r0, r0
    420c:	47a8      	blx	r5
    420e:	4b1e      	ldr	r3, [pc, #120]	; (4288 <vAPI_ADC_Read_Data_bal_1+0xa4>)
    4210:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    4212:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    4214:	5ce0      	ldrb	r0, [r4, r3]
    4216:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    4218:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    421a:	5ce3      	ldrb	r3, [r4, r3]
    421c:	1818      	adds	r0, r3, r0
    421e:	b280      	uxth	r0, r0
    4220:	47a8      	blx	r5
    4222:	4b1a      	ldr	r3, [pc, #104]	; (428c <vAPI_ADC_Read_Data_bal_1+0xa8>)
    4224:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    4226:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4228:	5ce0      	ldrb	r0, [r4, r3]
    422a:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    422c:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    422e:	5ce3      	ldrb	r3, [r4, r3]
    4230:	1818      	adds	r0, r3, r0
    4232:	b280      	uxth	r0, r0
    4234:	47a8      	blx	r5
    4236:	4b16      	ldr	r3, [pc, #88]	; (4290 <vAPI_ADC_Read_Data_bal_1+0xac>)
    4238:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    423a:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    423c:	5ce0      	ldrb	r0, [r4, r3]
    423e:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    4240:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    4242:	5ce3      	ldrb	r3, [r4, r3]
    4244:	1818      	adds	r0, r3, r0
    4246:	b280      	uxth	r0, r0
    4248:	47a8      	blx	r5
    424a:	4b12      	ldr	r3, [pc, #72]	; (4294 <vAPI_ADC_Read_Data_bal_1+0xb0>)
    424c:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    424e:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    4250:	5ce3      	ldrb	r3, [r4, r3]
    4252:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    4254:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    4256:	5ca2      	ldrb	r2, [r4, r2]
    4258:	18d3      	adds	r3, r2, r3
    425a:	4a0f      	ldr	r2, [pc, #60]	; (4298 <vAPI_ADC_Read_Data_bal_1+0xb4>)
    425c:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    425e:	2386      	movs	r3, #134	; 0x86
    4260:	5ce3      	ldrb	r3, [r4, r3]
    4262:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    4264:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4266:	5ca2      	ldrb	r2, [r4, r2]
    4268:	18d3      	adds	r3, r2, r3
    426a:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    426c:	4a0b      	ldr	r2, [pc, #44]	; (429c <vAPI_ADC_Read_Data_bal_1+0xb8>)
    426e:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    4270:	4a0b      	ldr	r2, [pc, #44]	; (42a0 <vAPI_ADC_Read_Data_bal_1+0xbc>)
    4272:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    4274:	4a0b      	ldr	r2, [pc, #44]	; (42a4 <vAPI_ADC_Read_Data_bal_1+0xc0>)
    4276:	8013      	strh	r3, [r2, #0]
//    vAPI_CalcCell();      //第二部分使用
//    vAPI_CalcTempture();
//    vAPI_Uart_Load();
//    His_Data_Save();
    //	vAPI_CalcFetTh();
}
    4278:	bd70      	pop	{r4, r5, r6, pc}
    427a:	46c0      	nop			; (mov r8, r8)
    427c:	20000d90 	.word	0x20000d90
    4280:	000041b1 	.word	0x000041b1
    4284:	20000d8e 	.word	0x20000d8e
    4288:	20000e4d 	.word	0x20000e4d
    428c:	20000e7e 	.word	0x20000e7e
    4290:	20000e46 	.word	0x20000e46
    4294:	20000e44 	.word	0x20000e44
    4298:	20000eaa 	.word	0x20000eaa
    429c:	20000e7c 	.word	0x20000e7c
    42a0:	20000032 	.word	0x20000032
    42a4:	2000002e 	.word	0x2000002e

000042a8 <vAPI_CalcCell>:
UPDATE			:
DATE			: 14/09/11
 *****************************************************************************/

void vAPI_CalcCell(void) 
{
    42a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    42aa:	b089      	sub	sp, #36	; 0x24
    uint8_t i, j;
    uint16_t temp;
    uint16_t Cell_Volt_temp[16];
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
    42ac:	4b4d      	ldr	r3, [pc, #308]	; (43e4 <vAPI_CalcCell+0x13c>)
    42ae:	781b      	ldrb	r3, [r3, #0]
    42b0:	2b00      	cmp	r3, #0
    42b2:	d116      	bne.n	42e2 <vAPI_CalcCell+0x3a>
	{
        cell_first_read = 1;
    42b4:	2201      	movs	r2, #1
    42b6:	4b4b      	ldr	r3, [pc, #300]	; (43e4 <vAPI_CalcCell+0x13c>)
    42b8:	701a      	strb	r2, [r3, #0]
    42ba:	4a4b      	ldr	r2, [pc, #300]	; (43e8 <vAPI_CalcCell+0x140>)
    42bc:	494b      	ldr	r1, [pc, #300]	; (43ec <vAPI_CalcCell+0x144>)
    42be:	0008      	movs	r0, r1
    42c0:	3040      	adds	r0, #64	; 0x40
    42c2:	0015      	movs	r5, r2
    42c4:	3520      	adds	r5, #32
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
            }
            nADC_Cell_Value[i] = 0;
    42c6:	2400      	movs	r4, #0
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
    42c8:	8813      	ldrh	r3, [r2, #0]
    42ca:	089b      	lsrs	r3, r3, #2
    42cc:	800b      	strh	r3, [r1, #0]
    42ce:	840b      	strh	r3, [r1, #32]
    42d0:	8003      	strh	r3, [r0, #0]
    42d2:	8403      	strh	r3, [r0, #32]
            }
            nADC_Cell_Value[i] = 0;
    42d4:	8014      	strh	r4, [r2, #0]
    42d6:	3202      	adds	r2, #2
    42d8:	3102      	adds	r1, #2
    42da:	3002      	adds	r0, #2
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
	{
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
    42dc:	42aa      	cmp	r2, r5
    42de:	d1f3      	bne.n	42c8 <vAPI_CalcCell+0x20>
    42e0:	e00f      	b.n	4302 <vAPI_CalcCell+0x5a>
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    42e2:	4b43      	ldr	r3, [pc, #268]	; (43f0 <vAPI_CalcCell+0x148>)
    42e4:	7818      	ldrb	r0, [r3, #0]
    42e6:	0140      	lsls	r0, r0, #5
    42e8:	4b40      	ldr	r3, [pc, #256]	; (43ec <vAPI_CalcCell+0x144>)
    42ea:	18c0      	adds	r0, r0, r3
    42ec:	2300      	movs	r3, #0
    42ee:	4d3e      	ldr	r5, [pc, #248]	; (43e8 <vAPI_CalcCell+0x140>)
            nADC_Cell_Value[i] = 0;
    42f0:	2400      	movs	r4, #0
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    42f2:	1959      	adds	r1, r3, r5
    42f4:	880a      	ldrh	r2, [r1, #0]
    42f6:	0892      	lsrs	r2, r2, #2
    42f8:	52c2      	strh	r2, [r0, r3]
            nADC_Cell_Value[i] = 0;
    42fa:	800c      	strh	r4, [r1, #0]
    42fc:	3302      	adds	r3, #2
            nADC_Cell_Value[i] = 0;
        }
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
    42fe:	2b20      	cmp	r3, #32
    4300:	d1f7      	bne.n	42f2 <vAPI_CalcCell+0x4a>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    4302:	4b3b      	ldr	r3, [pc, #236]	; (43f0 <vAPI_CalcCell+0x148>)
    4304:	781b      	ldrb	r3, [r3, #0]
    4306:	3301      	adds	r3, #1
    4308:	b2db      	uxtb	r3, r3
    if (cell_index > 3) 
    430a:	2b03      	cmp	r3, #3
    430c:	d802      	bhi.n	4314 <vAPI_CalcCell+0x6c>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    430e:	4a38      	ldr	r2, [pc, #224]	; (43f0 <vAPI_CalcCell+0x148>)
    4310:	7013      	strb	r3, [r2, #0]
    4312:	e002      	b.n	431a <vAPI_CalcCell+0x72>
    if (cell_index > 3) 
	{
        cell_index = 0;
    4314:	2200      	movs	r2, #0
    4316:	4b36      	ldr	r3, [pc, #216]	; (43f0 <vAPI_CalcCell+0x148>)
    4318:	701a      	strb	r2, [r3, #0]
    431a:	4834      	ldr	r0, [pc, #208]	; (43ec <vAPI_CalcCell+0x144>)
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    431c:	2100      	movs	r1, #0
    431e:	0007      	movs	r7, r0
    4320:	4e31      	ldr	r6, [pc, #196]	; (43e8 <vAPI_CalcCell+0x140>)
    4322:	19ca      	adds	r2, r1, r7

    for (i = 0; i < 16; i++) 
	{
        for (j = 0; j < 4; j++) 
		{
            nADC_Cell_Value[i] += Cell_Value[j][i];
    4324:	8c04      	ldrh	r4, [r0, #32]
    4326:	8803      	ldrh	r3, [r0, #0]
    4328:	18e3      	adds	r3, r4, r3
    432a:	198d      	adds	r5, r1, r6
    432c:	882c      	ldrh	r4, [r5, #0]
    432e:	191b      	adds	r3, r3, r4
    4330:	0014      	movs	r4, r2
    4332:	3440      	adds	r4, #64	; 0x40
    4334:	8824      	ldrh	r4, [r4, #0]
    4336:	191b      	adds	r3, r3, r4
    4338:	3260      	adds	r2, #96	; 0x60
    433a:	8812      	ldrh	r2, [r2, #0]
    433c:	189b      	adds	r3, r3, r2
    433e:	b29b      	uxth	r3, r3
    4340:	802b      	strh	r3, [r5, #0]
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    4342:	466a      	mov	r2, sp
    4344:	528b      	strh	r3, [r1, r2]
    4346:	3102      	adds	r1, #2
    4348:	3002      	adds	r0, #2
    if (cell_index > 3) 
	{
        cell_index = 0;
    }

    for (i = 0; i < 16; i++) 
    434a:	2920      	cmp	r1, #32
    434c:	d1e9      	bne.n	4322 <vAPI_CalcCell+0x7a>
    434e:	270f      	movs	r7, #15
    4350:	e014      	b.n	437c <vAPI_CalcCell+0xd4>
    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
		{
            if (Cell_Volt_temp[j] > Cell_Volt_temp[j + 1]) 
    4352:	0051      	lsls	r1, r2, #1
    4354:	4668      	mov	r0, sp
    4356:	5a08      	ldrh	r0, [r1, r0]
    4358:	1c51      	adds	r1, r2, #1
    435a:	004d      	lsls	r5, r1, #1
    435c:	466c      	mov	r4, sp
    435e:	5b2d      	ldrh	r5, [r5, r4]
    4360:	42a8      	cmp	r0, r5
    4362:	d903      	bls.n	436c <vAPI_CalcCell+0xc4>
			{
                temp = Cell_Volt_temp[j];
                Cell_Volt_temp[j] = Cell_Volt_temp[j + 1];
    4364:	0052      	lsls	r2, r2, #1
    4366:	5315      	strh	r5, [r2, r4]
                Cell_Volt_temp[j + 1] = temp;
    4368:	0049      	lsls	r1, r1, #1
    436a:	5308      	strh	r0, [r1, r4]
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
    436c:	3301      	adds	r3, #1
    436e:	b2db      	uxtb	r3, r3
    4370:	1e1a      	subs	r2, r3, #0
    4372:	42b2      	cmp	r2, r6
    4374:	dbed      	blt.n	4352 <vAPI_CalcCell+0xaa>
    4376:	3f01      	subs	r7, #1
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    4378:	2f00      	cmp	r7, #0
    437a:	d005      	beq.n	4388 <vAPI_CalcCell+0xe0>
    {
        for (j = 0; j < 15 - i; j++) 
    437c:	003e      	movs	r6, r7
    437e:	2200      	movs	r2, #0
    4380:	2300      	movs	r3, #0
    4382:	2f00      	cmp	r7, #0
    4384:	dce5      	bgt.n	4352 <vAPI_CalcCell+0xaa>
    4386:	e7f6      	b.n	4376 <vAPI_CalcCell+0xce>
    4388:	466b      	mov	r3, sp
    438a:	3306      	adds	r3, #6
    438c:	a908      	add	r1, sp, #32
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    438e:	2000      	movs	r0, #0
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    {
        total_volt += Cell_Volt_temp[i];
    4390:	881a      	ldrh	r2, [r3, #0]
    4392:	1880      	adds	r0, r0, r2
    4394:	3302      	adds	r3, #2
                Cell_Volt_temp[j + 1] = temp;
            }
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    4396:	4299      	cmp	r1, r3
    4398:	d1fa      	bne.n	4390 <vAPI_CalcCell+0xe8>
    {
        total_volt += Cell_Volt_temp[i];
    }
    Total_VBAT = total_volt / 13; //zzy20161020 
    439a:	210d      	movs	r1, #13
    439c:	4b15      	ldr	r3, [pc, #84]	; (43f4 <vAPI_CalcCell+0x14c>)
    439e:	4798      	blx	r3
    43a0:	4b15      	ldr	r3, [pc, #84]	; (43f8 <vAPI_CalcCell+0x150>)
    43a2:	8018      	strh	r0, [r3, #0]
    nADC_CELL_MAX = Cell_Volt_temp[15]; // max cell voltage
    43a4:	466b      	mov	r3, sp
    43a6:	8bda      	ldrh	r2, [r3, #30]
    43a8:	4b14      	ldr	r3, [pc, #80]	; (43fc <vAPI_CalcCell+0x154>)
    43aa:	801a      	strh	r2, [r3, #0]
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
    43ac:	466b      	mov	r3, sp
    43ae:	88da      	ldrh	r2, [r3, #6]
    43b0:	4b13      	ldr	r3, [pc, #76]	; (4400 <vAPI_CalcCell+0x158>)
    43b2:	801a      	strh	r2, [r3, #0]
	
    // 平均电流
    if (nADC_CURRENT < 0) 
    43b4:	4b13      	ldr	r3, [pc, #76]	; (4404 <vAPI_CalcCell+0x15c>)
    43b6:	2200      	movs	r2, #0
    43b8:	5e9b      	ldrsh	r3, [r3, r2]
    43ba:	2b00      	cmp	r3, #0
    43bc:	da10      	bge.n	43e0 <vAPI_CalcCell+0x138>
	{
        ave_cnt++;
    43be:	4a12      	ldr	r2, [pc, #72]	; (4408 <vAPI_CalcCell+0x160>)
    43c0:	7812      	ldrb	r2, [r2, #0]
    43c2:	3201      	adds	r2, #1
    43c4:	b2d2      	uxtb	r2, r2
        if (ave_cnt > 3) 
    43c6:	2a03      	cmp	r2, #3
    43c8:	d802      	bhi.n	43d0 <vAPI_CalcCell+0x128>
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
	
    // 平均电流
    if (nADC_CURRENT < 0) 
	{
        ave_cnt++;
    43ca:	490f      	ldr	r1, [pc, #60]	; (4408 <vAPI_CalcCell+0x160>)
    43cc:	700a      	strb	r2, [r1, #0]
    43ce:	e002      	b.n	43d6 <vAPI_CalcCell+0x12e>
        if (ave_cnt > 3) 
		{
            ave_cnt = 0;
    43d0:	2100      	movs	r1, #0
    43d2:	4a0d      	ldr	r2, [pc, #52]	; (4408 <vAPI_CalcCell+0x160>)
    43d4:	7011      	strb	r1, [r2, #0]
        }
        AVE_CURRENT[ave_cnt] = nADC_CURRENT;
    43d6:	4a0c      	ldr	r2, [pc, #48]	; (4408 <vAPI_CalcCell+0x160>)
    43d8:	7812      	ldrb	r2, [r2, #0]
    43da:	0052      	lsls	r2, r2, #1
    43dc:	490b      	ldr	r1, [pc, #44]	; (440c <vAPI_CalcCell+0x164>)
    43de:	5253      	strh	r3, [r2, r1]
    }
}
    43e0:	b009      	add	sp, #36	; 0x24
    43e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43e4:	2000002c 	.word	0x2000002c
    43e8:	20001040 	.word	0x20001040
    43ec:	20000cb0 	.word	0x20000cb0
    43f0:	20000031 	.word	0x20000031
    43f4:	00009479 	.word	0x00009479
    43f8:	20000e48 	.word	0x20000e48
    43fc:	20000e84 	.word	0x20000e84
    4400:	20000e4a 	.word	0x20000e4a
    4404:	20000eaa 	.word	0x20000eaa
    4408:	20000030 	.word	0x20000030
    440c:	20000ef4 	.word	0x20000ef4

00004410 <vAPI_CalcTempture>:
DATE			: 14/10/21
#endif
 *****************************************************************************/
void vAPI_CalcTempture(void) 
{
    if (TEMP_1_PCB > TEMP_2_PCB) 
    4410:	4b2f      	ldr	r3, [pc, #188]	; (44d0 <vAPI_CalcTempture+0xc0>)
    4412:	2200      	movs	r2, #0
    4414:	569a      	ldrsb	r2, [r3, r2]
    4416:	4b2f      	ldr	r3, [pc, #188]	; (44d4 <vAPI_CalcTempture+0xc4>)
    4418:	781b      	ldrb	r3, [r3, #0]
    441a:	b25b      	sxtb	r3, r3
    441c:	429a      	cmp	r2, r3
    441e:	dd02      	ble.n	4426 <vAPI_CalcTempture+0x16>
	{
        nADC_TMONI_PCB_MAX = TEMP_1_PCB;
    4420:	4b2d      	ldr	r3, [pc, #180]	; (44d8 <vAPI_CalcTempture+0xc8>)
    4422:	801a      	strh	r2, [r3, #0]
    4424:	e001      	b.n	442a <vAPI_CalcTempture+0x1a>
        //nADC_TMONI_PCB_MIN = TEMP_2_PCB;
    } else 
	{
        nADC_TMONI_PCB_MAX = TEMP_2_PCB;
    4426:	4a2c      	ldr	r2, [pc, #176]	; (44d8 <vAPI_CalcTempture+0xc8>)
    4428:	8013      	strh	r3, [r2, #0]
        //nADC_TMONI_PCB_MIN = TEMP_1_PCB;
    }
    if (TEMP_3_BAT > TEMP_4_BAT) 
    442a:	4b2c      	ldr	r3, [pc, #176]	; (44dc <vAPI_CalcTempture+0xcc>)
    442c:	2200      	movs	r2, #0
    442e:	569a      	ldrsb	r2, [r3, r2]
    4430:	4b2b      	ldr	r3, [pc, #172]	; (44e0 <vAPI_CalcTempture+0xd0>)
    4432:	781b      	ldrb	r3, [r3, #0]
    4434:	b25b      	sxtb	r3, r3
    4436:	429a      	cmp	r2, r3
    4438:	dd0a      	ble.n	4450 <vAPI_CalcTempture+0x40>
	{
        if (TEMP_3_BAT > TEMP_5_BAT) 
    443a:	492a      	ldr	r1, [pc, #168]	; (44e4 <vAPI_CalcTempture+0xd4>)
    443c:	7809      	ldrb	r1, [r1, #0]
    443e:	b249      	sxtb	r1, r1
    4440:	428a      	cmp	r2, r1
    4442:	dd02      	ble.n	444a <vAPI_CalcTempture+0x3a>
		{
            nADC_TMONI_BAT_MAX = TEMP_3_BAT;
    4444:	4928      	ldr	r1, [pc, #160]	; (44e8 <vAPI_CalcTempture+0xd8>)
    4446:	800a      	strh	r2, [r1, #0]
    4448:	e00c      	b.n	4464 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    444a:	4827      	ldr	r0, [pc, #156]	; (44e8 <vAPI_CalcTempture+0xd8>)
    444c:	8001      	strh	r1, [r0, #0]
    444e:	e009      	b.n	4464 <vAPI_CalcTempture+0x54>
        }
    } 
	else 
	{
        if (TEMP_4_BAT > TEMP_5_BAT) 
    4450:	4924      	ldr	r1, [pc, #144]	; (44e4 <vAPI_CalcTempture+0xd4>)
    4452:	7809      	ldrb	r1, [r1, #0]
    4454:	b249      	sxtb	r1, r1
    4456:	428b      	cmp	r3, r1
    4458:	dd02      	ble.n	4460 <vAPI_CalcTempture+0x50>
		{
            nADC_TMONI_BAT_MAX = TEMP_4_BAT;
    445a:	4923      	ldr	r1, [pc, #140]	; (44e8 <vAPI_CalcTempture+0xd8>)
    445c:	800b      	strh	r3, [r1, #0]
    445e:	e001      	b.n	4464 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    4460:	4821      	ldr	r0, [pc, #132]	; (44e8 <vAPI_CalcTempture+0xd8>)
    4462:	8001      	strh	r1, [r0, #0]
        }
    }
    if (TEMP_3_BAT <-28) 
    4464:	321c      	adds	r2, #28
    4466:	da01      	bge.n	446c <vAPI_CalcTempture+0x5c>
	{
        TEMP_3_BAT = TEMP_4_BAT;
    4468:	4a1c      	ldr	r2, [pc, #112]	; (44dc <vAPI_CalcTempture+0xcc>)
    446a:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_4_BAT <-28) 
    446c:	331c      	adds	r3, #28
    446e:	da03      	bge.n	4478 <vAPI_CalcTempture+0x68>
	{
        TEMP_4_BAT = TEMP_5_BAT;
    4470:	4b1c      	ldr	r3, [pc, #112]	; (44e4 <vAPI_CalcTempture+0xd4>)
    4472:	781a      	ldrb	r2, [r3, #0]
    4474:	4b1a      	ldr	r3, [pc, #104]	; (44e0 <vAPI_CalcTempture+0xd0>)
    4476:	701a      	strb	r2, [r3, #0]
    }
    if (TEMP_5_BAT <-28) 
    4478:	4b1a      	ldr	r3, [pc, #104]	; (44e4 <vAPI_CalcTempture+0xd4>)
    447a:	781b      	ldrb	r3, [r3, #0]
    447c:	b25b      	sxtb	r3, r3
    447e:	001a      	movs	r2, r3
    4480:	321c      	adds	r2, #28
    4482:	da0a      	bge.n	449a <vAPI_CalcTempture+0x8a>
	{
        TEMP_5_BAT = TEMP_4_BAT;
    4484:	4b16      	ldr	r3, [pc, #88]	; (44e0 <vAPI_CalcTempture+0xd0>)
    4486:	781b      	ldrb	r3, [r3, #0]
    4488:	b25b      	sxtb	r3, r3
    448a:	4a16      	ldr	r2, [pc, #88]	; (44e4 <vAPI_CalcTempture+0xd4>)
    448c:	7013      	strb	r3, [r2, #0]
    }
    if (TEMP_3_BAT < TEMP_4_BAT) 
    448e:	4a13      	ldr	r2, [pc, #76]	; (44dc <vAPI_CalcTempture+0xcc>)
    4490:	7812      	ldrb	r2, [r2, #0]
    4492:	b252      	sxtb	r2, r2
    4494:	4293      	cmp	r3, r2
    4496:	dc0d      	bgt.n	44b4 <vAPI_CalcTempture+0xa4>
    4498:	e017      	b.n	44ca <vAPI_CalcTempture+0xba>
    449a:	4a10      	ldr	r2, [pc, #64]	; (44dc <vAPI_CalcTempture+0xcc>)
    449c:	7812      	ldrb	r2, [r2, #0]
    449e:	b252      	sxtb	r2, r2
    44a0:	490f      	ldr	r1, [pc, #60]	; (44e0 <vAPI_CalcTempture+0xd0>)
    44a2:	7809      	ldrb	r1, [r1, #0]
    44a4:	b249      	sxtb	r1, r1
    44a6:	428a      	cmp	r2, r1
    44a8:	da0a      	bge.n	44c0 <vAPI_CalcTempture+0xb0>
	{
        if (TEMP_3_BAT < TEMP_5_BAT) 
    44aa:	4b0e      	ldr	r3, [pc, #56]	; (44e4 <vAPI_CalcTempture+0xd4>)
    44ac:	781b      	ldrb	r3, [r3, #0]
    44ae:	b25b      	sxtb	r3, r3
    44b0:	429a      	cmp	r2, r3
    44b2:	da02      	bge.n	44ba <vAPI_CalcTempture+0xaa>
		{
            nADC_TMONI_BAT_MIN = TEMP_3_BAT;
    44b4:	4b0d      	ldr	r3, [pc, #52]	; (44ec <vAPI_CalcTempture+0xdc>)
    44b6:	801a      	strh	r2, [r3, #0]
    44b8:	e009      	b.n	44ce <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    44ba:	4a0c      	ldr	r2, [pc, #48]	; (44ec <vAPI_CalcTempture+0xdc>)
    44bc:	8013      	strh	r3, [r2, #0]
    44be:	e006      	b.n	44ce <vAPI_CalcTempture+0xbe>
        }
    } 
	else 
	{
        if (TEMP_4_BAT < TEMP_5_BAT) 
    44c0:	428b      	cmp	r3, r1
    44c2:	dd02      	ble.n	44ca <vAPI_CalcTempture+0xba>
		{
            nADC_TMONI_BAT_MIN = TEMP_4_BAT;
    44c4:	4b09      	ldr	r3, [pc, #36]	; (44ec <vAPI_CalcTempture+0xdc>)
    44c6:	8019      	strh	r1, [r3, #0]
    44c8:	e001      	b.n	44ce <vAPI_CalcTempture+0xbe>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    44ca:	4a08      	ldr	r2, [pc, #32]	; (44ec <vAPI_CalcTempture+0xdc>)
    44cc:	8013      	strh	r3, [r2, #0]
        }
    }
}
    44ce:	4770      	bx	lr
    44d0:	20000d8e 	.word	0x20000d8e
    44d4:	20000e4d 	.word	0x20000e4d
    44d8:	2000101c 	.word	0x2000101c
    44dc:	20000e7e 	.word	0x20000e7e
    44e0:	20000e46 	.word	0x20000e46
    44e4:	20000e44 	.word	0x20000e44
    44e8:	20001010 	.word	0x20001010
    44ec:	20000d8c 	.word	0x20000d8c

000044f0 <vAPI_ADC_Read_Data_bal_2>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_2(void) 
{
    44f0:	b510      	push	{r4, lr}
    44f2:	4a0a      	ldr	r2, [pc, #40]	; (451c <vAPI_ADC_Read_Data_bal_2+0x2c>)
    44f4:	490a      	ldr	r1, [pc, #40]	; (4520 <vAPI_ADC_Read_Data_bal_2+0x30>)
    44f6:	0014      	movs	r4, r2
    44f8:	3420      	adds	r4, #32
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
	{
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    44fa:	7813      	ldrb	r3, [r2, #0]
    44fc:	021b      	lsls	r3, r3, #8
    44fe:	7850      	ldrb	r0, [r2, #1]
    4500:	18c3      	adds	r3, r0, r3
    4502:	800b      	strh	r3, [r1, #0]
    4504:	3202      	adds	r2, #2
    4506:	3102      	adds	r1, #2
{
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
    4508:	42a2      	cmp	r2, r4
    450a:	d1f6      	bne.n	44fa <vAPI_ADC_Read_Data_bal_2+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    
    vAPI_CalcCell();
    450c:	4b05      	ldr	r3, [pc, #20]	; (4524 <vAPI_ADC_Read_Data_bal_2+0x34>)
    450e:	4798      	blx	r3
    vAPI_CalcTempture();
    4510:	4b05      	ldr	r3, [pc, #20]	; (4528 <vAPI_ADC_Read_Data_bal_2+0x38>)
    4512:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    4514:	4b05      	ldr	r3, [pc, #20]	; (452c <vAPI_ADC_Read_Data_bal_2+0x3c>)
    4516:	4798      	blx	r3
}
    4518:	bd10      	pop	{r4, pc}
    451a:	46c0      	nop			; (mov r8, r8)
    451c:	20000df6 	.word	0x20000df6
    4520:	20001040 	.word	0x20001040
    4524:	000042a9 	.word	0x000042a9
    4528:	00004411 	.word	0x00004411
    452c:	00005821 	.word	0x00005821

00004530 <vAPI_ADC_Read_Data>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data(void) {
    4530:	b570      	push	{r4, r5, r6, lr}
    4532:	4a2e      	ldr	r2, [pc, #184]	; (45ec <vAPI_ADC_Read_Data+0xbc>)
    4534:	492e      	ldr	r1, [pc, #184]	; (45f0 <vAPI_ADC_Read_Data+0xc0>)
    4536:	0014      	movs	r4, r2
    4538:	3420      	adds	r4, #32

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    453a:	7813      	ldrb	r3, [r2, #0]
    453c:	021b      	lsls	r3, r3, #8
    453e:	7850      	ldrb	r0, [r2, #1]
    4540:	18c3      	adds	r3, r0, r3
    4542:	800b      	strh	r3, [r1, #0]
    4544:	3202      	adds	r2, #2
    4546:	3102      	adds	r1, #2
void vAPI_ADC_Read_Data(void) {
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
    4548:	42a2      	cmp	r2, r4
    454a:	d1f6      	bne.n	453a <vAPI_ADC_Read_Data+0xa>
	//#ifdef OS_DEBUG
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    454c:	4c29      	ldr	r4, [pc, #164]	; (45f4 <vAPI_ADC_Read_Data+0xc4>)
    454e:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    4550:	5ce0      	ldrb	r0, [r4, r3]
    4552:	0200      	lsls	r0, r0, #8
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    4554:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    4556:	5ce3      	ldrb	r3, [r4, r3]
    4558:	1818      	adds	r0, r3, r0
    455a:	b280      	uxth	r0, r0
    455c:	4d26      	ldr	r5, [pc, #152]	; (45f8 <vAPI_ADC_Read_Data+0xc8>)
    455e:	47a8      	blx	r5
    4560:	4b26      	ldr	r3, [pc, #152]	; (45fc <vAPI_ADC_Read_Data+0xcc>)
    4562:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    4564:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    4566:	5ce0      	ldrb	r0, [r4, r3]
    4568:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    456a:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    456c:	5ce3      	ldrb	r3, [r4, r3]
    456e:	1818      	adds	r0, r3, r0
    4570:	b280      	uxth	r0, r0
    4572:	47a8      	blx	r5
    4574:	4b22      	ldr	r3, [pc, #136]	; (4600 <vAPI_ADC_Read_Data+0xd0>)
    4576:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    4578:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    457a:	5ce0      	ldrb	r0, [r4, r3]
    457c:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    457e:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    4580:	5ce3      	ldrb	r3, [r4, r3]
    4582:	1818      	adds	r0, r3, r0
    4584:	b280      	uxth	r0, r0
    4586:	47a8      	blx	r5
    4588:	4b1e      	ldr	r3, [pc, #120]	; (4604 <vAPI_ADC_Read_Data+0xd4>)
    458a:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    458c:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    458e:	5ce0      	ldrb	r0, [r4, r3]
    4590:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    4592:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4594:	5ce3      	ldrb	r3, [r4, r3]
    4596:	1818      	adds	r0, r3, r0
    4598:	b280      	uxth	r0, r0
    459a:	47a8      	blx	r5
    459c:	4b1a      	ldr	r3, [pc, #104]	; (4608 <vAPI_ADC_Read_Data+0xd8>)
    459e:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    45a0:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    45a2:	5ce0      	ldrb	r0, [r4, r3]
    45a4:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    45a6:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    45a8:	5ce3      	ldrb	r3, [r4, r3]
    45aa:	1818      	adds	r0, r3, r0
    45ac:	b280      	uxth	r0, r0
    45ae:	47a8      	blx	r5
    45b0:	4b16      	ldr	r3, [pc, #88]	; (460c <vAPI_ADC_Read_Data+0xdc>)
    45b2:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    45b4:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    45b6:	5ce3      	ldrb	r3, [r4, r3]
    45b8:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    45ba:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    45bc:	5ca2      	ldrb	r2, [r4, r2]
    45be:	18d3      	adds	r3, r2, r3
    45c0:	4a13      	ldr	r2, [pc, #76]	; (4610 <vAPI_ADC_Read_Data+0xe0>)
    45c2:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    45c4:	2386      	movs	r3, #134	; 0x86
    45c6:	5ce3      	ldrb	r3, [r4, r3]
    45c8:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    45ca:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    45cc:	5ca2      	ldrb	r2, [r4, r2]
    45ce:	18d3      	adds	r3, r2, r3
    45d0:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    45d2:	4a10      	ldr	r2, [pc, #64]	; (4614 <vAPI_ADC_Read_Data+0xe4>)
    45d4:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    45d6:	4a10      	ldr	r2, [pc, #64]	; (4618 <vAPI_ADC_Read_Data+0xe8>)
    45d8:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    45da:	4a10      	ldr	r2, [pc, #64]	; (461c <vAPI_ADC_Read_Data+0xec>)
    45dc:	8013      	strh	r3, [r2, #0]
    vAPI_CalcCell();
    45de:	4b10      	ldr	r3, [pc, #64]	; (4620 <vAPI_ADC_Read_Data+0xf0>)
    45e0:	4798      	blx	r3
    vAPI_CalcTempture();
    45e2:	4b10      	ldr	r3, [pc, #64]	; (4624 <vAPI_ADC_Read_Data+0xf4>)
    45e4:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    45e6:	4b10      	ldr	r3, [pc, #64]	; (4628 <vAPI_ADC_Read_Data+0xf8>)
    45e8:	4798      	blx	r3
    //	vAPI_CalcFetTh();
}
    45ea:	bd70      	pop	{r4, r5, r6, pc}
    45ec:	20000df6 	.word	0x20000df6
    45f0:	20001040 	.word	0x20001040
    45f4:	20000d90 	.word	0x20000d90
    45f8:	000041b1 	.word	0x000041b1
    45fc:	20000d8e 	.word	0x20000d8e
    4600:	20000e4d 	.word	0x20000e4d
    4604:	20000e7e 	.word	0x20000e7e
    4608:	20000e46 	.word	0x20000e46
    460c:	20000e44 	.word	0x20000e44
    4610:	20000eaa 	.word	0x20000eaa
    4614:	20000e7c 	.word	0x20000e7c
    4618:	20000032 	.word	0x20000032
    461c:	2000002e 	.word	0x2000002e
    4620:	000042a9 	.word	0x000042a9
    4624:	00004411 	.word	0x00004411
    4628:	00005821 	.word	0x00005821

0000462c <AFE_HardwareProtection_Write>:
OUTPUT			: 完成标志,0为完成
NOTICE			: 仅操作一次以免出现某次操作异常,需要写入后读取校对
DATE			: 2016/06/24
*****************************************************************************/
uint8_t AFE_HardwareProtection_Write(void)
{
    462c:	b570      	push	{r4, r5, r6, lr}
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    462e:	4a42      	ldr	r2, [pc, #264]	; (4738 <AFE_HardwareProtection_Write+0x10c>)
    4630:	210b      	movs	r1, #11
    4632:	20e0      	movs	r0, #224	; 0xe0
    4634:	4c41      	ldr	r4, [pc, #260]	; (473c <AFE_HardwareProtection_Write+0x110>)
    4636:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL1_ADDR,AFE_HARDWARE_ALARM_EN);   // en SCD OCD OCC CP  假如BIT15 = 1,那么只针对短路告警
    4638:	220f      	movs	r2, #15
    463a:	2111      	movs	r1, #17
    463c:	20e0      	movs	r0, #224	; 0xe0
    463e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_AMARM2_EN);   //enable GPIO5 ADIR&GPIO6 ALARM2
    4640:	4a3f      	ldr	r2, [pc, #252]	; (4740 <AFE_HardwareProtection_Write+0x114>)
    4642:	2117      	movs	r1, #23
    4644:	20e0      	movs	r0, #224	; 0xe0
    4646:	47a0      	blx	r4
	
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL2_ADDR,AFE_200A_75A_40A);   //zzy20161026 50mV/DIV 50A SCD/短路  25mV/DIV 25A OCD/过流 10A OCC/充电过流  10mV/DIV   默认值，不设置
    4648:	4a3e      	ldr	r2, [pc, #248]	; (4744 <AFE_HardwareProtection_Write+0x118>)
    464a:	2112      	movs	r1, #18
    464c:	20e0      	movs	r0, #224	; 0xe0
    464e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL3_ADDR,AFE_50us_1ms_1ms);   //保护时间  544  00000 50us SCD   0000 1ms OCD  0000 1ms  OCC                 默认值，不设置
    4650:	22f0      	movs	r2, #240	; 0xf0
    4652:	32ff      	adds	r2, #255	; 0xff
    4654:	2113      	movs	r1, #19
    4656:	20e0      	movs	r0, #224	; 0xe0
    4658:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_H420V_L275V);   //  10110 50mV/DIV 4.2V  10110 2.7V
    465a:	4a3b      	ldr	r2, [pc, #236]	; (4748 <AFE_HardwareProtection_Write+0x11c>)
    465c:	2106      	movs	r1, #6
    465e:	20e0      	movs	r0, #224	; 0xe0
    4660:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_UV_350mV_1S);   //  延迟和解除值  默认100mV 1S
    4662:	22c0      	movs	r2, #192	; 0xc0
    4664:	0092      	lsls	r2, r2, #2
    4666:	2107      	movs	r1, #7
    4668:	20e0      	movs	r0, #224	; 0xe0
    466a:	47a0      	blx	r4
	//15S --
	ucSPI_Write(MAC_SPI_DEV,CVSEL_ADDR,AFE_CELL13S);   //  15S       zzy20161020
    466c:	4a37      	ldr	r2, [pc, #220]	; (474c <AFE_HardwareProtection_Write+0x120>)
    466e:	2104      	movs	r1, #4
    4670:	20e0      	movs	r0, #224	; 0xe0
    4672:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    4674:	25e0      	movs	r5, #224	; 0xe0
    4676:	006d      	lsls	r5, r5, #1
    4678:	002a      	movs	r2, r5
    467a:	2108      	movs	r1, #8
    467c:	20e0      	movs	r0, #224	; 0xe0
    467e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    4680:	002a      	movs	r2, r5
    4682:	2109      	movs	r1, #9
    4684:	20e0      	movs	r0, #224	; 0xe0
    4686:	47a0      	blx	r4
	//15S END
	//FET CONTROL
	ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //  硬件保护开启
    4688:	2280      	movs	r2, #128	; 0x80
    468a:	0212      	lsls	r2, r2, #8
    468c:	2103      	movs	r1, #3
    468e:	20e0      	movs	r0, #224	; 0xe0
    4690:	47a0      	blx	r4
	
	ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value);
    4692:	4d2f      	ldr	r5, [pc, #188]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    4694:	002a      	movs	r2, r5
    4696:	2101      	movs	r1, #1
    4698:	20e0      	movs	r0, #224	; 0xe0
    469a:	4e2e      	ldr	r6, [pc, #184]	; (4754 <AFE_HardwareProtection_Write+0x128>)
    469c:	47b0      	blx	r6
	PWR_VALUE = spi_read_value[0]|AFE_ADC_EN_CONT;
    469e:	882b      	ldrh	r3, [r5, #0]
    46a0:	22d2      	movs	r2, #210	; 0xd2
    46a2:	0092      	lsls	r2, r2, #2
    46a4:	431a      	orrs	r2, r3
    46a6:	4b2c      	ldr	r3, [pc, #176]	; (4758 <AFE_HardwareProtection_Write+0x12c>)
    46a8:	801a      	strh	r2, [r3, #0]
	ucSPI_Write(MAC_SPI_DEV,PWR_CTRL_ADDR,PWR_VALUE);   //enable AD conti
    46aa:	2101      	movs	r1, #1
    46ac:	20e0      	movs	r0, #224	; 0xe0
    46ae:	47a0      	blx	r4
	
	
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    46b0:	2200      	movs	r2, #0
    46b2:	210b      	movs	r1, #11
    46b4:	20e0      	movs	r0, #224	; 0xe0
    46b6:	47a0      	blx	r4
	
	delay_us(100);
    46b8:	2064      	movs	r0, #100	; 0x64
    46ba:	4b28      	ldr	r3, [pc, #160]	; (475c <AFE_HardwareProtection_Write+0x130>)
    46bc:	4798      	blx	r3
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    46be:	002a      	movs	r2, r5
    46c0:	2103      	movs	r1, #3
    46c2:	20e0      	movs	r0, #224	; 0xe0
    46c4:	47b0      	blx	r6
    46c6:	2800      	cmp	r0, #0
    46c8:	d105      	bne.n	46d6 <AFE_HardwareProtection_Write+0xaa>
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    46ca:	4b21      	ldr	r3, [pc, #132]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46cc:	2200      	movs	r2, #0
    46ce:	5e9b      	ldrsh	r3, [r3, r2]
		{
			return 1;
    46d0:	3001      	adds	r0, #1
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
	
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    46d2:	2b00      	cmp	r3, #0
    46d4:	da2e      	bge.n	4734 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
    46d6:	4a1e      	ldr	r2, [pc, #120]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46d8:	2111      	movs	r1, #17
    46da:	20e0      	movs	r0, #224	; 0xe0
    46dc:	4b1d      	ldr	r3, [pc, #116]	; (4754 <AFE_HardwareProtection_Write+0x128>)
    46de:	4798      	blx	r3
    46e0:	2800      	cmp	r0, #0
    46e2:	d104      	bne.n	46ee <AFE_HardwareProtection_Write+0xc2>
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    46e4:	4b1a      	ldr	r3, [pc, #104]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46e6:	881b      	ldrh	r3, [r3, #0]
		{
			return 1;
    46e8:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    46ea:	071b      	lsls	r3, r3, #28
    46ec:	d022      	beq.n	4734 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
    46ee:	4a18      	ldr	r2, [pc, #96]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46f0:	2101      	movs	r1, #1
    46f2:	20e0      	movs	r0, #224	; 0xe0
    46f4:	4b17      	ldr	r3, [pc, #92]	; (4754 <AFE_HardwareProtection_Write+0x128>)
    46f6:	4798      	blx	r3
    46f8:	2800      	cmp	r0, #0
    46fa:	d106      	bne.n	470a <AFE_HardwareProtection_Write+0xde>
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    46fc:	4b14      	ldr	r3, [pc, #80]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    46fe:	881a      	ldrh	r2, [r3, #0]
		{
			return 1;
    4700:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    4702:	23d2      	movs	r3, #210	; 0xd2
    4704:	009b      	lsls	r3, r3, #2
    4706:	421a      	tst	r2, r3
    4708:	d014      	beq.n	4734 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
    470a:	22d2      	movs	r2, #210	; 0xd2
    470c:	0092      	lsls	r2, r2, #2
    470e:	4b12      	ldr	r3, [pc, #72]	; (4758 <AFE_HardwareProtection_Write+0x12c>)
    4710:	801a      	strh	r2, [r3, #0]
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    4712:	4a0f      	ldr	r2, [pc, #60]	; (4750 <AFE_HardwareProtection_Write+0x124>)
    4714:	2106      	movs	r1, #6
    4716:	20e0      	movs	r0, #224	; 0xe0
    4718:	4b0e      	ldr	r3, [pc, #56]	; (4754 <AFE_HardwareProtection_Write+0x128>)
    471a:	4798      	blx	r3
    471c:	0003      	movs	r3, r0
		else
		{
			return 1;
		}
	}
	return 1;
    471e:	2001      	movs	r0, #1
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    4720:	2b00      	cmp	r3, #0
    4722:	d107      	bne.n	4734 <AFE_HardwareProtection_Write+0x108>
	{
		if(spi_read_value[0] == AFE_H420V_L275V)
    4724:	4b0a      	ldr	r3, [pc, #40]	; (4750 <AFE_HardwareProtection_Write+0x124>)
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
		{
			return 1;
    4726:	8818      	ldrh	r0, [r3, #0]
    4728:	4b0d      	ldr	r3, [pc, #52]	; (4760 <AFE_HardwareProtection_Write+0x134>)
    472a:	469c      	mov	ip, r3
    472c:	4460      	add	r0, ip
    472e:	1e43      	subs	r3, r0, #1
    4730:	4198      	sbcs	r0, r3
    4732:	b2c0      	uxtb	r0, r0
		{
			return 1;
		}
	}
	return 1;
}
    4734:	bd70      	pop	{r4, r5, r6, pc}
    4736:	46c0      	nop			; (mov r8, r8)
    4738:	0000e3b5 	.word	0x0000e3b5
    473c:	00007061 	.word	0x00007061
    4740:	00002442 	.word	0x00002442
    4744:	00000c43 	.word	0x00000c43
    4748:	00002e2d 	.word	0x00002e2d
    474c:	0000fe3f 	.word	0x0000fe3f
    4750:	20000e9c 	.word	0x20000e9c
    4754:	0000713d 	.word	0x0000713d
    4758:	2000101a 	.word	0x2000101a
    475c:	0000739d 	.word	0x0000739d
    4760:	ffffd1d3 	.word	0xffffd1d3

00004764 <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
    4764:	b510      	push	{r4, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    4766:	4a0d      	ldr	r2, [pc, #52]	; (479c <AFE_Init+0x38>)
    4768:	210b      	movs	r1, #11
    476a:	20e0      	movs	r0, #224	; 0xe0
    476c:	4c0c      	ldr	r4, [pc, #48]	; (47a0 <AFE_Init+0x3c>)
    476e:	47a0      	blx	r4
    //上电清AD值
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
    4770:	22f8      	movs	r2, #248	; 0xf8
    4772:	0152      	lsls	r2, r2, #5
    4774:	210f      	movs	r1, #15
    4776:	20e0      	movs	r0, #224	; 0xe0
    4778:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
    477a:	4a0a      	ldr	r2, [pc, #40]	; (47a4 <AFE_Init+0x40>)
    477c:	2105      	movs	r1, #5
    477e:	20e0      	movs	r0, #224	; 0xe0
    4780:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
    4782:	4a09      	ldr	r2, [pc, #36]	; (47a8 <AFE_Init+0x44>)
    4784:	210c      	movs	r1, #12
    4786:	20e0      	movs	r0, #224	; 0xe0
    4788:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
    478a:	4a08      	ldr	r2, [pc, #32]	; (47ac <AFE_Init+0x48>)
    478c:	211a      	movs	r1, #26
    478e:	20e0      	movs	r0, #224	; 0xe0
    4790:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    4792:	2200      	movs	r2, #0
    4794:	210b      	movs	r1, #11
    4796:	20e0      	movs	r0, #224	; 0xe0
    4798:	47a0      	blx	r4
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
    479a:	bd10      	pop	{r4, pc}
    479c:	0000e3b5 	.word	0x0000e3b5
    47a0:	00007061 	.word	0x00007061
    47a4:	00000fff 	.word	0x00000fff
    47a8:	00000703 	.word	0x00000703
    47ac:	00001032 	.word	0x00001032

000047b0 <Cells_Bal_Close>:
NOTICE			: 设置关闭、取消电池电芯选定、关闭平衡、开启OVUV、设置5VLDO为低功耗
                    设置活动模式还是休眠模式
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Close(void)
{
    47b0:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    47b2:	4a12      	ldr	r2, [pc, #72]	; (47fc <Cells_Bal_Close+0x4c>)
    47b4:	210b      	movs	r1, #11
    47b6:	20e0      	movs	r0, #224	; 0xe0
    47b8:	4c11      	ldr	r4, [pc, #68]	; (4800 <Cells_Bal_Close+0x50>)
    47ba:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH );   //设置关闭             
    47bc:	4a11      	ldr	r2, [pc, #68]	; (4804 <Cells_Bal_Close+0x54>)
    47be:	210a      	movs	r1, #10
    47c0:	20e0      	movs	r0, #224	; 0xe0
    47c2:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,0x0000 );            //取消电池选定  
    47c4:	2200      	movs	r2, #0
    47c6:	2115      	movs	r1, #21
    47c8:	20e0      	movs	r0, #224	; 0xe0
    47ca:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_Dis );  //关闭均衡       
    47cc:	2201      	movs	r2, #1
    47ce:	2114      	movs	r1, #20
    47d0:	20e0      	movs	r0, #224	; 0xe0
    47d2:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV
    47d4:	25e0      	movs	r5, #224	; 0xe0
    47d6:	006d      	lsls	r5, r5, #1
    47d8:	002a      	movs	r2, r5
    47da:	2108      	movs	r1, #8
    47dc:	20e0      	movs	r0, #224	; 0xe0
    47de:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV        
    47e0:	002a      	movs	r2, r5
    47e2:	2109      	movs	r1, #9
    47e4:	20e0      	movs	r0, #224	; 0xe0
    47e6:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //NM50_EN   AFE_SPI_NM50
    47e8:	4a07      	ldr	r2, [pc, #28]	; (4808 <Cells_Bal_Close+0x58>)
    47ea:	2118      	movs	r1, #24
    47ec:	20e0      	movs	r0, #224	; 0xe0
    47ee:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    47f0:	2200      	movs	r2, #0
    47f2:	210b      	movs	r1, #11
    47f4:	20e0      	movs	r0, #224	; 0xe0
    47f6:	47a0      	blx	r4
}
    47f8:	bd70      	pop	{r4, r5, r6, pc}
    47fa:	46c0      	nop			; (mov r8, r8)
    47fc:	0000e3b5 	.word	0x0000e3b5
    4800:	00007061 	.word	0x00007061
    4804:	00004007 	.word	0x00004007
    4808:	00000711 	.word	0x00000711

0000480c <AFE_ONE_VPC_ADC>:
OUTPUT			: None
NOTICE			: 读取的AD值为开启预充电150ms以后的AD值（猜测）
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
    480c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    480e:	24c8      	movs	r4, #200	; 0xc8
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4810:	4d12      	ldr	r5, [pc, #72]	; (485c <AFE_ONE_VPC_ADC+0x50>)
    4812:	4e13      	ldr	r6, [pc, #76]	; (4860 <AFE_ONE_VPC_ADC+0x54>)
			delay_ms(10);
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
			vpc = spi_read_value[0];
			break;
		}
		delay_ms(1);
    4814:	4f13      	ldr	r7, [pc, #76]	; (4864 <AFE_ONE_VPC_ADC+0x58>)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4816:	002a      	movs	r2, r5
    4818:	2130      	movs	r1, #48	; 0x30
    481a:	20e0      	movs	r0, #224	; 0xe0
    481c:	47b0      	blx	r6
		if(spi_read_value[0]&0x0001)
    481e:	882b      	ldrh	r3, [r5, #0]
    4820:	07db      	lsls	r3, r3, #31
    4822:	d513      	bpl.n	484c <AFE_ONE_VPC_ADC+0x40>
		{
			ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,0x0001);   //clear VAD_DONE
    4824:	2201      	movs	r2, #1
    4826:	2130      	movs	r1, #48	; 0x30
    4828:	20e0      	movs	r0, #224	; 0xe0
    482a:	4c0f      	ldr	r4, [pc, #60]	; (4868 <AFE_ONE_VPC_ADC+0x5c>)
    482c:	47a0      	blx	r4
			ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,0x4001);   //END AD
    482e:	4a0f      	ldr	r2, [pc, #60]	; (486c <AFE_ONE_VPC_ADC+0x60>)
    4830:	210a      	movs	r1, #10
    4832:	20e0      	movs	r0, #224	; 0xe0
    4834:	47a0      	blx	r4
			delay_ms(10);
    4836:	200a      	movs	r0, #10
    4838:	4b0a      	ldr	r3, [pc, #40]	; (4864 <AFE_ONE_VPC_ADC+0x58>)
    483a:	4798      	blx	r3
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
    483c:	4c07      	ldr	r4, [pc, #28]	; (485c <AFE_ONE_VPC_ADC+0x50>)
    483e:	0022      	movs	r2, r4
    4840:	214a      	movs	r1, #74	; 0x4a
    4842:	20e0      	movs	r0, #224	; 0xe0
    4844:	4b06      	ldr	r3, [pc, #24]	; (4860 <AFE_ONE_VPC_ADC+0x54>)
    4846:	4798      	blx	r3
			vpc = spi_read_value[0];
    4848:	8820      	ldrh	r0, [r4, #0]
			break;
    484a:	e006      	b.n	485a <AFE_ONE_VPC_ADC+0x4e>
		}
		delay_ms(1);
    484c:	2001      	movs	r0, #1
    484e:	47b8      	blx	r7
    4850:	3c01      	subs	r4, #1
    4852:	b2e4      	uxtb	r4, r4
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
    4854:	2c00      	cmp	r4, #0
    4856:	d1de      	bne.n	4816 <AFE_ONE_VPC_ADC+0xa>
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
    4858:	2000      	movs	r0, #0
			break;
		}
		delay_ms(1);
	}
	return vpc;
}
    485a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    485c:	20000e9c 	.word	0x20000e9c
    4860:	0000713d 	.word	0x0000713d
    4864:	000073c9 	.word	0x000073c9
    4868:	00007061 	.word	0x00007061
    486c:	00004001 	.word	0x00004001

00004870 <SPI_AllReg_WR>:
NOTICE			: 收到电流完成标志--退出STB模式--开启通信--读取AD完成标志,清除，判断--读取AD值
DATE			: 2016/06/24
*****************************************************************************/

void SPI_AllReg_WR(void)
{
    4870:	b570      	push	{r4, r5, r6, lr}
    if(sys_flags.val.afe_adirq2_flag == 1)
    4872:	4b48      	ldr	r3, [pc, #288]	; (4994 <SPI_AllReg_WR+0x124>)
    4874:	785b      	ldrb	r3, [r3, #1]
    4876:	07db      	lsls	r3, r3, #31
    4878:	d400      	bmi.n	487c <SPI_AllReg_WR+0xc>
    487a:	e08a      	b.n	4992 <SPI_AllReg_WR+0x122>
		//else printf("SOV 低. \r\n");
		//uint16_t adc_value = 0;
		//Adc_Read_AdcValue(&adc_value);
		//printf("ADC = %d. \r\n",adc_value);
		#endif
		Time_update();
    487c:	4b46      	ldr	r3, [pc, #280]	; (4998 <SPI_AllReg_WR+0x128>)
    487e:	4798      	blx	r3
	    sys_flags.val.afe_adirq2_flag =0;
    4880:	4b44      	ldr	r3, [pc, #272]	; (4994 <SPI_AllReg_WR+0x124>)
    4882:	785a      	ldrb	r2, [r3, #1]
    4884:	2101      	movs	r1, #1
    4886:	438a      	bics	r2, r1
    4888:	705a      	strb	r2, [r3, #1]
	    sys_flags.val.afe_connect_flag =0;
    488a:	781a      	ldrb	r2, [r3, #0]
    488c:	438a      	bics	r2, r1
    488e:	701a      	strb	r2, [r3, #0]
    4890:	2280      	movs	r2, #128	; 0x80
    4892:	00d2      	lsls	r2, r2, #3
    4894:	2382      	movs	r3, #130	; 0x82
    4896:	05db      	lsls	r3, r3, #23
    4898:	615a      	str	r2, [r3, #20]
	    //Wdt_Clear(); //应该在AFE响应一次以后喂狗，以防AFE复位导致芯片无法跟AFE契合工作
		STB_Low();
		SPI_Slave_High();		//开启通信需要延迟2ms以上
    489a:	4b40      	ldr	r3, [pc, #256]	; (499c <SPI_AllReg_WR+0x12c>)
    489c:	4798      	blx	r3
	    delay_ms(3);
    489e:	2003      	movs	r0, #3
    48a0:	4b3f      	ldr	r3, [pc, #252]	; (49a0 <SPI_AllReg_WR+0x130>)
    48a2:	4798      	blx	r3

	    sleep_delay_cycle++; //休眠延迟,第一次读取不一定是正确值,防止错误进入休眠无法唤醒
    48a4:	4a3f      	ldr	r2, [pc, #252]	; (49a4 <SPI_AllReg_WR+0x134>)
    48a6:	7813      	ldrb	r3, [r2, #0]
    48a8:	3301      	adds	r3, #1
    48aa:	b2db      	uxtb	r3, r3
    48ac:	7013      	strb	r3, [r2, #0]
	    if(afe_flags.val.afe_CellBalance == 1)
    48ae:	4b3e      	ldr	r3, [pc, #248]	; (49a8 <SPI_AllReg_WR+0x138>)
    48b0:	785b      	ldrb	r3, [r3, #1]
    48b2:	065b      	lsls	r3, r3, #25
    48b4:	d533      	bpl.n	491e <SPI_AllReg_WR+0xae>
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启
    48b6:	4a3d      	ldr	r2, [pc, #244]	; (49ac <SPI_AllReg_WR+0x13c>)
    48b8:	210a      	movs	r1, #10
    48ba:	20e0      	movs	r0, #224	; 0xe0
    48bc:	4d3c      	ldr	r5, [pc, #240]	; (49b0 <SPI_AllReg_WR+0x140>)
    48be:	47a8      	blx	r5
		    Cells_Bal_Close();
    48c0:	4b3c      	ldr	r3, [pc, #240]	; (49b4 <SPI_AllReg_WR+0x144>)
    48c2:	4798      	blx	r3
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    48c4:	4c3c      	ldr	r4, [pc, #240]	; (49b8 <SPI_AllReg_WR+0x148>)
    48c6:	0022      	movs	r2, r4
    48c8:	2130      	movs	r1, #48	; 0x30
    48ca:	20e0      	movs	r0, #224	; 0xe0
    48cc:	4b3b      	ldr	r3, [pc, #236]	; (49bc <SPI_AllReg_WR+0x14c>)
    48ce:	4798      	blx	r3
		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    48d0:	2207      	movs	r2, #7
    48d2:	2130      	movs	r1, #48	; 0x30
    48d4:	20e0      	movs	r0, #224	; 0xe0
    48d6:	47a8      	blx	r5
		    delay_us(100);
    48d8:	2064      	movs	r0, #100	; 0x64
    48da:	4b39      	ldr	r3, [pc, #228]	; (49c0 <SPI_AllReg_WR+0x150>)
    48dc:	4798      	blx	r3
		    //确实是AD完成,读取数据
		    if((spi_read_value[0]&0x0005) == 0x0005)
    48de:	8823      	ldrh	r3, [r4, #0]
    48e0:	2205      	movs	r2, #5
    48e2:	4013      	ands	r3, r2
    48e4:	2b05      	cmp	r3, #5
    48e6:	d106      	bne.n	48f6 <SPI_AllReg_WR+0x86>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    48e8:	3251      	adds	r2, #81	; 0x51
    48ea:	2101      	movs	r1, #1
    48ec:	20e0      	movs	r0, #224	; 0xe0
    48ee:	4b35      	ldr	r3, [pc, #212]	; (49c4 <SPI_AllReg_WR+0x154>)
    48f0:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_1();
    48f2:	4b35      	ldr	r3, [pc, #212]	; (49c8 <SPI_AllReg_WR+0x158>)
    48f4:	4798      	blx	r3
		    }
		    delay_us(200);
    48f6:	20c8      	movs	r0, #200	; 0xc8
    48f8:	4b31      	ldr	r3, [pc, #196]	; (49c0 <SPI_AllReg_WR+0x150>)
    48fa:	4798      	blx	r3
		    delay_ms(1);
    48fc:	2001      	movs	r0, #1
    48fe:	4b28      	ldr	r3, [pc, #160]	; (49a0 <SPI_AllReg_WR+0x130>)
    4900:	4798      	blx	r3
		    AFE_ONE_VPC_ADC();
    4902:	4b32      	ldr	r3, [pc, #200]	; (49cc <SPI_AllReg_WR+0x15c>)
    4904:	4798      	blx	r3
		    if((spi_read_value[0]&0x0001) == 0x0001)
    4906:	4b2c      	ldr	r3, [pc, #176]	; (49b8 <SPI_AllReg_WR+0x148>)
    4908:	881b      	ldrh	r3, [r3, #0]
    490a:	07db      	lsls	r3, r3, #31
    490c:	d525      	bpl.n	495a <SPI_AllReg_WR+0xea>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    490e:	2256      	movs	r2, #86	; 0x56
    4910:	2101      	movs	r1, #1
    4912:	20e0      	movs	r0, #224	; 0xe0
    4914:	4b2b      	ldr	r3, [pc, #172]	; (49c4 <SPI_AllReg_WR+0x154>)
    4916:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_2();
    4918:	4b2d      	ldr	r3, [pc, #180]	; (49d0 <SPI_AllReg_WR+0x160>)
    491a:	4798      	blx	r3
    491c:	e01d      	b.n	495a <SPI_AllReg_WR+0xea>
		    }
	    }
	    else
	    {	
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    491e:	4a2d      	ldr	r2, [pc, #180]	; (49d4 <SPI_AllReg_WR+0x164>)
    4920:	210a      	movs	r1, #10
    4922:	20e0      	movs	r0, #224	; 0xe0
    4924:	4d22      	ldr	r5, [pc, #136]	; (49b0 <SPI_AllReg_WR+0x140>)
    4926:	47a8      	blx	r5
		    
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4928:	4c23      	ldr	r4, [pc, #140]	; (49b8 <SPI_AllReg_WR+0x148>)
    492a:	0022      	movs	r2, r4
    492c:	2130      	movs	r1, #48	; 0x30
    492e:	20e0      	movs	r0, #224	; 0xe0
    4930:	4b22      	ldr	r3, [pc, #136]	; (49bc <SPI_AllReg_WR+0x14c>)
    4932:	4798      	blx	r3

		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    4934:	2207      	movs	r2, #7
    4936:	2130      	movs	r1, #48	; 0x30
    4938:	20e0      	movs	r0, #224	; 0xe0
    493a:	47a8      	blx	r5
		    delay_us(100);
    493c:	2064      	movs	r0, #100	; 0x64
    493e:	4b20      	ldr	r3, [pc, #128]	; (49c0 <SPI_AllReg_WR+0x150>)
    4940:	4798      	blx	r3
		    //确实是AD完成,读取数据

		    if((spi_read_value[0]&0x0005) == 0x0005)
    4942:	8823      	ldrh	r3, [r4, #0]
    4944:	2205      	movs	r2, #5
    4946:	4013      	ands	r3, r2
    4948:	2b05      	cmp	r3, #5
    494a:	d106      	bne.n	495a <SPI_AllReg_WR+0xea>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    494c:	3251      	adds	r2, #81	; 0x51
    494e:	2101      	movs	r1, #1
    4950:	20e0      	movs	r0, #224	; 0xe0
    4952:	4b1c      	ldr	r3, [pc, #112]	; (49c4 <SPI_AllReg_WR+0x154>)
    4954:	4798      	blx	r3
			    vAPI_ADC_Read_Data();
    4956:	4b20      	ldr	r3, [pc, #128]	; (49d8 <SPI_AllReg_WR+0x168>)
    4958:	4798      	blx	r3
		    }
	    }
	    AFE_Init();
    495a:	4b20      	ldr	r3, [pc, #128]	; (49dc <SPI_AllReg_WR+0x16c>)
    495c:	4798      	blx	r3
	    AFE_Control();
    495e:	4b20      	ldr	r3, [pc, #128]	; (49e0 <SPI_AllReg_WR+0x170>)
    4960:	4798      	blx	r3

	    if(afe_flags.val.afe_CellBalance == 1)
    4962:	4b11      	ldr	r3, [pc, #68]	; (49a8 <SPI_AllReg_WR+0x138>)
    4964:	785b      	ldrb	r3, [r3, #1]
    4966:	065b      	lsls	r3, r3, #25
    4968:	d505      	bpl.n	4976 <SPI_AllReg_WR+0x106>
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    496a:	4a1e      	ldr	r2, [pc, #120]	; (49e4 <SPI_AllReg_WR+0x174>)
    496c:	2118      	movs	r1, #24
    496e:	20e0      	movs	r0, #224	; 0xe0
    4970:	4b0f      	ldr	r3, [pc, #60]	; (49b0 <SPI_AllReg_WR+0x140>)
    4972:	4798      	blx	r3
    4974:	e004      	b.n	4980 <SPI_AllReg_WR+0x110>
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    4976:	4a1c      	ldr	r2, [pc, #112]	; (49e8 <SPI_AllReg_WR+0x178>)
    4978:	2118      	movs	r1, #24
    497a:	20e0      	movs	r0, #224	; 0xe0
    497c:	4b0c      	ldr	r3, [pc, #48]	; (49b0 <SPI_AllReg_WR+0x140>)
    497e:	4798      	blx	r3
	    }
	    SPI_Slave_Low();
    4980:	4b1a      	ldr	r3, [pc, #104]	; (49ec <SPI_AllReg_WR+0x17c>)
    4982:	4798      	blx	r3
	    delay_ms(3);
    4984:	2003      	movs	r0, #3
    4986:	4b06      	ldr	r3, [pc, #24]	; (49a0 <SPI_AllReg_WR+0x130>)
    4988:	4798      	blx	r3
    
	    NormalCapacityProc();//容量更新
    498a:	4b19      	ldr	r3, [pc, #100]	; (49f0 <SPI_AllReg_WR+0x180>)
    498c:	4798      	blx	r3
	    Sys_250ms_tick();    //系统250ms更新
    498e:	4b19      	ldr	r3, [pc, #100]	; (49f4 <SPI_AllReg_WR+0x184>)
    4990:	4798      	blx	r3
	    //        if(low_power_cnt>8)         //zzy20161101  运行3次（11-8）
	    //            {
	    //                low_power_cnt++;
	    //            }
    }
}
    4992:	bd70      	pop	{r4, r5, r6, pc}
    4994:	20000eac 	.word	0x20000eac
    4998:	00005d05 	.word	0x00005d05
    499c:	00006fed 	.word	0x00006fed
    49a0:	000073c9 	.word	0x000073c9
    49a4:	20000ea8 	.word	0x20000ea8
    49a8:	20001018 	.word	0x20001018
    49ac:	00004107 	.word	0x00004107
    49b0:	00007061 	.word	0x00007061
    49b4:	000047b1 	.word	0x000047b1
    49b8:	20000e9c 	.word	0x20000e9c
    49bc:	0000713d 	.word	0x0000713d
    49c0:	0000739d 	.word	0x0000739d
    49c4:	00007235 	.word	0x00007235
    49c8:	000041e5 	.word	0x000041e5
    49cc:	0000480d 	.word	0x0000480d
    49d0:	000044f1 	.word	0x000044f1
    49d4:	00004007 	.word	0x00004007
    49d8:	00004531 	.word	0x00004531
    49dc:	00004765 	.word	0x00004765
    49e0:	000062fd 	.word	0x000062fd
    49e4:	00000701 	.word	0x00000701
    49e8:	00000711 	.word	0x00000711
    49ec:	00006e71 	.word	0x00006e71
    49f0:	00006cd1 	.word	0x00006cd1
    49f4:	000063fd 	.word	0x000063fd

000049f8 <AFE_Reg_Read>:
 *                     将SPI读取到的内容处理以及分类和校准
 *                                ↓
 *                           再次回到开头→↑
******************************************************************************/
void AFE_Reg_Read(void)
{
    49f8:	b510      	push	{r4, lr}
	SPI_AllReg_WR();        //zzy20161101 除此之外为增加项目
    49fa:	4b01      	ldr	r3, [pc, #4]	; (4a00 <AFE_Reg_Read+0x8>)
    49fc:	4798      	blx	r3
}
    49fe:	bd10      	pop	{r4, pc}
    4a00:	00004871 	.word	0x00004871

00004a04 <AFE_HardwareProtection_Read>:
NOTICE			: 直接读取STAT寄存器,OV,UV属于电压达到自动解除,所以定期清除标志
*                 SCD,OCD,OCC为硬件保护,软件清除,需要软件锁住放电,再清除标志位,硬件恢复完毕,软件开启放电
DATE			: 2016/06/24
*****************************************************************************/
void AFE_HardwareProtection_Read(void)
{
    4a04:	b570      	push	{r4, r5, r6, lr}
	uint16_t flag;
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
    4a06:	4a7c      	ldr	r2, [pc, #496]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
    4a08:	7853      	ldrb	r3, [r2, #1]
    4a0a:	2104      	movs	r1, #4
    4a0c:	438b      	bics	r3, r1
    4a0e:	7053      	strb	r3, [r2, #1]
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
    4a10:	4a7a      	ldr	r2, [pc, #488]	; (4bfc <AFE_HardwareProtection_Read+0x1f8>)
    4a12:	312c      	adds	r1, #44	; 0x2c
    4a14:	20e0      	movs	r0, #224	; 0xe0
    4a16:	4b7a      	ldr	r3, [pc, #488]	; (4c00 <AFE_HardwareProtection_Read+0x1fc>)
    4a18:	4798      	blx	r3
    4a1a:	2800      	cmp	r0, #0
    4a1c:	d123      	bne.n	4a66 <AFE_HardwareProtection_Read+0x62>
	{
		flag = spi_read_value[0]&ST_PROTECT;
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4a1e:	4c76      	ldr	r4, [pc, #472]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
	{
		flag = spi_read_value[0]&ST_PROTECT;
    4a20:	4b76      	ldr	r3, [pc, #472]	; (4bfc <AFE_HardwareProtection_Read+0x1f8>)
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4a22:	8819      	ldrh	r1, [r3, #0]
    4a24:	23dc      	movs	r3, #220	; 0xdc
    4a26:	009b      	lsls	r3, r3, #2
    4a28:	4019      	ands	r1, r3
    4a2a:	8823      	ldrh	r3, [r4, #0]
    4a2c:	4a75      	ldr	r2, [pc, #468]	; (4c04 <AFE_HardwareProtection_Read+0x200>)
    4a2e:	4013      	ands	r3, r2
    4a30:	430b      	orrs	r3, r1
    4a32:	8023      	strh	r3, [r4, #0]
		//保护恢复
		ucSPI_Write(MAC_SPI_DEV,OVL_STAT_ADDR,0x0000);   //clear OV
    4a34:	2200      	movs	r2, #0
    4a36:	2152      	movs	r1, #82	; 0x52
    4a38:	30e0      	adds	r0, #224	; 0xe0
    4a3a:	4d73      	ldr	r5, [pc, #460]	; (4c08 <AFE_HardwareProtection_Read+0x204>)
    4a3c:	47a8      	blx	r5
		ucSPI_Write(MAC_SPI_DEV,UVL_STAT_ADDR,0x0000);   //clear UV
    4a3e:	2200      	movs	r2, #0
    4a40:	2153      	movs	r1, #83	; 0x53
    4a42:	20e0      	movs	r0, #224	; 0xe0
    4a44:	47a8      	blx	r5
		if((afe_flags.val.afe_ov_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    4a46:	7863      	ldrb	r3, [r4, #1]
    4a48:	079b      	lsls	r3, r3, #30
    4a4a:	d100      	bne.n	4a4e <AFE_HardwareProtection_Read+0x4a>
    4a4c:	e0cc      	b.n	4be8 <AFE_HardwareProtection_Read+0x1e4>
		{
			sys_flags.val.afe_volt_protect_flag = 1;
    4a4e:	4a6f      	ldr	r2, [pc, #444]	; (4c0c <AFE_HardwareProtection_Read+0x208>)
    4a50:	7851      	ldrb	r1, [r2, #1]
    4a52:	2308      	movs	r3, #8
    4a54:	430b      	orrs	r3, r1
    4a56:	7053      	strb	r3, [r2, #1]
    4a58:	e00a      	b.n	4a70 <AFE_HardwareProtection_Read+0x6c>
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
			{
				sys_flags.val.afe_volt_protect_flag =0;
    4a5a:	4a6c      	ldr	r2, [pc, #432]	; (4c0c <AFE_HardwareProtection_Read+0x208>)
    4a5c:	7853      	ldrb	r3, [r2, #1]
    4a5e:	2108      	movs	r1, #8
    4a60:	438b      	bics	r3, r1
    4a62:	7053      	strb	r3, [r2, #1]
    4a64:	e004      	b.n	4a70 <AFE_HardwareProtection_Read+0x6c>
			}
		}
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4a66:	4a64      	ldr	r2, [pc, #400]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
    4a68:	7851      	ldrb	r1, [r2, #1]
    4a6a:	2304      	movs	r3, #4
    4a6c:	430b      	orrs	r3, r1
    4a6e:	7053      	strb	r3, [r2, #1]
	//                }
	//            }
	//        }
	//    }
	
	if(afe_flags.VAL&AFE_SCD_OCD_OCC)
    4a70:	4b61      	ldr	r3, [pc, #388]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
    4a72:	881b      	ldrh	r3, [r3, #0]
    4a74:	2270      	movs	r2, #112	; 0x70
    4a76:	421a      	tst	r2, r3
    4a78:	d100      	bne.n	4a7c <AFE_HardwareProtection_Read+0x78>
    4a7a:	e080      	b.n	4b7e <AFE_HardwareProtection_Read+0x17a>
	{
		//保护恢复
		if(AFE_OC_DELAY_CNT >40) //250ms * 4 = 1S
    4a7c:	4b64      	ldr	r3, [pc, #400]	; (4c10 <AFE_HardwareProtection_Read+0x20c>)
    4a7e:	781b      	ldrb	r3, [r3, #0]
    4a80:	b2db      	uxtb	r3, r3
    4a82:	2b28      	cmp	r3, #40	; 0x28
    4a84:	d925      	bls.n	4ad2 <AFE_HardwareProtection_Read+0xce>
		{
			if(AFE_OC_DELAY_CNT_LIMIT <6)
    4a86:	4b63      	ldr	r3, [pc, #396]	; (4c14 <AFE_HardwareProtection_Read+0x210>)
    4a88:	781b      	ldrb	r3, [r3, #0]
    4a8a:	b2db      	uxtb	r3, r3
    4a8c:	2b05      	cmp	r3, #5
    4a8e:	d81d      	bhi.n	4acc <AFE_HardwareProtection_Read+0xc8>
			{
				AFE_OC_DELAY_CNT_LIMIT++;
    4a90:	4a60      	ldr	r2, [pc, #384]	; (4c14 <AFE_HardwareProtection_Read+0x210>)
    4a92:	7813      	ldrb	r3, [r2, #0]
    4a94:	3301      	adds	r3, #1
    4a96:	b2db      	uxtb	r3, r3
    4a98:	7013      	strb	r3, [r2, #0]
				AFE_OC_DELAY_CNT =0;
    4a9a:	2200      	movs	r2, #0
    4a9c:	4b5c      	ldr	r3, [pc, #368]	; (4c10 <AFE_HardwareProtection_Read+0x20c>)
    4a9e:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4aa0:	22a0      	movs	r2, #160	; 0xa0
    4aa2:	0212      	lsls	r2, r2, #8
    4aa4:	2103      	movs	r1, #3
    4aa6:	20e0      	movs	r0, #224	; 0xe0
    4aa8:	4c57      	ldr	r4, [pc, #348]	; (4c08 <AFE_HardwareProtection_Read+0x204>)
    4aaa:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4aac:	22dc      	movs	r2, #220	; 0xdc
    4aae:	0092      	lsls	r2, r2, #2
    4ab0:	2130      	movs	r1, #48	; 0x30
    4ab2:	20e0      	movs	r0, #224	; 0xe0
    4ab4:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4ab6:	2580      	movs	r5, #128	; 0x80
    4ab8:	022d      	lsls	r5, r5, #8
    4aba:	002a      	movs	r2, r5
    4abc:	2103      	movs	r1, #3
    4abe:	20e0      	movs	r0, #224	; 0xe0
    4ac0:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4ac2:	002a      	movs	r2, r5
    4ac4:	2103      	movs	r1, #3
    4ac6:	20e0      	movs	r0, #224	; 0xe0
    4ac8:	47a0      	blx	r4
    4aca:	e002      	b.n	4ad2 <AFE_HardwareProtection_Read+0xce>
			}
			else
			{
				AFE_OC_DELAY_CNT = 41;
    4acc:	2229      	movs	r2, #41	; 0x29
    4ace:	4b50      	ldr	r3, [pc, #320]	; (4c10 <AFE_HardwareProtection_Read+0x20c>)
    4ad0:	701a      	strb	r2, [r3, #0]
			}

		}
		if(AFE_SCD_DELAY_CNT >80)
    4ad2:	4b51      	ldr	r3, [pc, #324]	; (4c18 <AFE_HardwareProtection_Read+0x214>)
    4ad4:	781b      	ldrb	r3, [r3, #0]
    4ad6:	b2db      	uxtb	r3, r3
    4ad8:	2b50      	cmp	r3, #80	; 0x50
    4ada:	d925      	bls.n	4b28 <AFE_HardwareProtection_Read+0x124>
		{
			if(AFE_SCD_DELAY_CNT_LIMIT <6)
    4adc:	4b4f      	ldr	r3, [pc, #316]	; (4c1c <AFE_HardwareProtection_Read+0x218>)
    4ade:	781b      	ldrb	r3, [r3, #0]
    4ae0:	b2db      	uxtb	r3, r3
    4ae2:	2b05      	cmp	r3, #5
    4ae4:	d81d      	bhi.n	4b22 <AFE_HardwareProtection_Read+0x11e>
			{
				AFE_SCD_DELAY_CNT_LIMIT++;
    4ae6:	4a4d      	ldr	r2, [pc, #308]	; (4c1c <AFE_HardwareProtection_Read+0x218>)
    4ae8:	7813      	ldrb	r3, [r2, #0]
    4aea:	3301      	adds	r3, #1
    4aec:	b2db      	uxtb	r3, r3
    4aee:	7013      	strb	r3, [r2, #0]
				AFE_SCD_DELAY_CNT =0;
    4af0:	2200      	movs	r2, #0
    4af2:	4b49      	ldr	r3, [pc, #292]	; (4c18 <AFE_HardwareProtection_Read+0x214>)
    4af4:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4af6:	22a0      	movs	r2, #160	; 0xa0
    4af8:	0212      	lsls	r2, r2, #8
    4afa:	2103      	movs	r1, #3
    4afc:	20e0      	movs	r0, #224	; 0xe0
    4afe:	4c42      	ldr	r4, [pc, #264]	; (4c08 <AFE_HardwareProtection_Read+0x204>)
    4b00:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4b02:	22dc      	movs	r2, #220	; 0xdc
    4b04:	0092      	lsls	r2, r2, #2
    4b06:	2130      	movs	r1, #48	; 0x30
    4b08:	20e0      	movs	r0, #224	; 0xe0
    4b0a:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4b0c:	2580      	movs	r5, #128	; 0x80
    4b0e:	022d      	lsls	r5, r5, #8
    4b10:	002a      	movs	r2, r5
    4b12:	2103      	movs	r1, #3
    4b14:	20e0      	movs	r0, #224	; 0xe0
    4b16:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4b18:	002a      	movs	r2, r5
    4b1a:	2103      	movs	r1, #3
    4b1c:	20e0      	movs	r0, #224	; 0xe0
    4b1e:	47a0      	blx	r4
    4b20:	e002      	b.n	4b28 <AFE_HardwareProtection_Read+0x124>
			}
			else
			{
				AFE_SCD_DELAY_CNT = 41;
    4b22:	2229      	movs	r2, #41	; 0x29
    4b24:	4b3c      	ldr	r3, [pc, #240]	; (4c18 <AFE_HardwareProtection_Read+0x214>)
    4b26:	701a      	strb	r2, [r3, #0]
			}
		}
		if(AFE_OCC_DELAY_CNT >40)
    4b28:	4b3d      	ldr	r3, [pc, #244]	; (4c20 <AFE_HardwareProtection_Read+0x21c>)
    4b2a:	781b      	ldrb	r3, [r3, #0]
    4b2c:	b2db      	uxtb	r3, r3
    4b2e:	2b28      	cmp	r3, #40	; 0x28
    4b30:	d925      	bls.n	4b7e <AFE_HardwareProtection_Read+0x17a>
		{
			if(AFE_OCC_DELAY_CNT_LIMIT <6)
    4b32:	4b3c      	ldr	r3, [pc, #240]	; (4c24 <AFE_HardwareProtection_Read+0x220>)
    4b34:	781b      	ldrb	r3, [r3, #0]
    4b36:	b2db      	uxtb	r3, r3
    4b38:	2b05      	cmp	r3, #5
    4b3a:	d81d      	bhi.n	4b78 <AFE_HardwareProtection_Read+0x174>
			{
				AFE_OCC_DELAY_CNT_LIMIT++;
    4b3c:	4a39      	ldr	r2, [pc, #228]	; (4c24 <AFE_HardwareProtection_Read+0x220>)
    4b3e:	7813      	ldrb	r3, [r2, #0]
    4b40:	3301      	adds	r3, #1
    4b42:	b2db      	uxtb	r3, r3
    4b44:	7013      	strb	r3, [r2, #0]
				AFE_OCC_DELAY_CNT =0;
    4b46:	2200      	movs	r2, #0
    4b48:	4b35      	ldr	r3, [pc, #212]	; (4c20 <AFE_HardwareProtection_Read+0x21c>)
    4b4a:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4b4c:	22a0      	movs	r2, #160	; 0xa0
    4b4e:	0212      	lsls	r2, r2, #8
    4b50:	2103      	movs	r1, #3
    4b52:	20e0      	movs	r0, #224	; 0xe0
    4b54:	4c2c      	ldr	r4, [pc, #176]	; (4c08 <AFE_HardwareProtection_Read+0x204>)
    4b56:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4b58:	22dc      	movs	r2, #220	; 0xdc
    4b5a:	0092      	lsls	r2, r2, #2
    4b5c:	2130      	movs	r1, #48	; 0x30
    4b5e:	20e0      	movs	r0, #224	; 0xe0
    4b60:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4b62:	2580      	movs	r5, #128	; 0x80
    4b64:	022d      	lsls	r5, r5, #8
    4b66:	002a      	movs	r2, r5
    4b68:	2103      	movs	r1, #3
    4b6a:	20e0      	movs	r0, #224	; 0xe0
    4b6c:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR     _LIMIT
    4b6e:	002a      	movs	r2, r5
    4b70:	2103      	movs	r1, #3
    4b72:	20e0      	movs	r0, #224	; 0xe0
    4b74:	47a0      	blx	r4
    4b76:	e002      	b.n	4b7e <AFE_HardwareProtection_Read+0x17a>
			}
			else
			{
				AFE_OCC_DELAY_CNT = 41;
    4b78:	2229      	movs	r2, #41	; 0x29
    4b7a:	4b29      	ldr	r3, [pc, #164]	; (4c20 <AFE_HardwareProtection_Read+0x21c>)
    4b7c:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    4b7e:	4a1f      	ldr	r2, [pc, #124]	; (4bfc <AFE_HardwareProtection_Read+0x1f8>)
    4b80:	2103      	movs	r1, #3
    4b82:	20e0      	movs	r0, #224	; 0xe0
    4b84:	4b1e      	ldr	r3, [pc, #120]	; (4c00 <AFE_HardwareProtection_Read+0x1fc>)
    4b86:	4798      	blx	r3
    4b88:	2800      	cmp	r0, #0
    4b8a:	d115      	bne.n	4bb8 <AFE_HardwareProtection_Read+0x1b4>
	{
		if((spi_read_value[0]&AFE_FET_CLR_BIT) ==0)//xxy zzy
    4b8c:	4b1b      	ldr	r3, [pc, #108]	; (4bfc <AFE_HardwareProtection_Read+0x1f8>)
    4b8e:	881b      	ldrh	r3, [r3, #0]
    4b90:	049b      	lsls	r3, r3, #18
    4b92:	d405      	bmi.n	4ba0 <AFE_HardwareProtection_Read+0x19c>
		{
			
			afe_flags.val.afe_FET_CLR_BIT=0;
    4b94:	4a18      	ldr	r2, [pc, #96]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
    4b96:	7853      	ldrb	r3, [r2, #1]
    4b98:	217f      	movs	r1, #127	; 0x7f
    4b9a:	400b      	ands	r3, r1
    4b9c:	7053      	strb	r3, [r2, #1]
    4b9e:	e00b      	b.n	4bb8 <AFE_HardwareProtection_Read+0x1b4>
		}
		else
		{
			afe_flags.val.afe_FET_CLR_BIT=1;
    4ba0:	4a15      	ldr	r2, [pc, #84]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
    4ba2:	7853      	ldrb	r3, [r2, #1]
    4ba4:	2180      	movs	r1, #128	; 0x80
    4ba6:	4249      	negs	r1, r1
    4ba8:	430b      	orrs	r3, r1
    4baa:	7053      	strb	r3, [r2, #1]
			ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4bac:	2280      	movs	r2, #128	; 0x80
    4bae:	0212      	lsls	r2, r2, #8
    4bb0:	3183      	adds	r1, #131	; 0x83
    4bb2:	20e0      	movs	r0, #224	; 0xe0
    4bb4:	4b14      	ldr	r3, [pc, #80]	; (4c08 <AFE_HardwareProtection_Read+0x204>)
    4bb6:	4798      	blx	r3
		}
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
    4bb8:	4a10      	ldr	r2, [pc, #64]	; (4bfc <AFE_HardwareProtection_Read+0x1f8>)
    4bba:	2155      	movs	r1, #85	; 0x55
    4bbc:	20e0      	movs	r0, #224	; 0xe0
    4bbe:	4b10      	ldr	r3, [pc, #64]	; (4c00 <AFE_HardwareProtection_Read+0x1fc>)
    4bc0:	4798      	blx	r3
    4bc2:	2800      	cmp	r0, #0
    4bc4:	d10a      	bne.n	4bdc <AFE_HardwareProtection_Read+0x1d8>
	{
		flag = spi_read_value[0]&0x000C;
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4bc6:	490c      	ldr	r1, [pc, #48]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
	{
		flag = spi_read_value[0]&0x000C;
    4bc8:	4b0c      	ldr	r3, [pc, #48]	; (4bfc <AFE_HardwareProtection_Read+0x1f8>)
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4bca:	881b      	ldrh	r3, [r3, #0]
    4bcc:	071b      	lsls	r3, r3, #28
    4bce:	0f9b      	lsrs	r3, r3, #30
    4bd0:	880a      	ldrh	r2, [r1, #0]
    4bd2:	3003      	adds	r0, #3
    4bd4:	4382      	bics	r2, r0
    4bd6:	4313      	orrs	r3, r2
    4bd8:	800b      	strh	r3, [r1, #0]
    4bda:	e00b      	b.n	4bf4 <AFE_HardwareProtection_Read+0x1f0>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4bdc:	4a06      	ldr	r2, [pc, #24]	; (4bf8 <AFE_HardwareProtection_Read+0x1f4>)
    4bde:	7851      	ldrb	r1, [r2, #1]
    4be0:	2304      	movs	r3, #4
    4be2:	430b      	orrs	r3, r1
    4be4:	7053      	strb	r3, [r2, #1]
	}
}
    4be6:	e005      	b.n	4bf4 <AFE_HardwareProtection_Read+0x1f0>
			sys_flags.val.afe_volt_protect_flag = 1;
		}
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
    4be8:	4b08      	ldr	r3, [pc, #32]	; (4c0c <AFE_HardwareProtection_Read+0x208>)
    4bea:	785b      	ldrb	r3, [r3, #1]
    4bec:	071b      	lsls	r3, r3, #28
    4bee:	d500      	bpl.n	4bf2 <AFE_HardwareProtection_Read+0x1ee>
    4bf0:	e733      	b.n	4a5a <AFE_HardwareProtection_Read+0x56>
    4bf2:	e73d      	b.n	4a70 <AFE_HardwareProtection_Read+0x6c>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
	}
}
    4bf4:	bd70      	pop	{r4, r5, r6, pc}
    4bf6:	46c0      	nop			; (mov r8, r8)
    4bf8:	20001018 	.word	0x20001018
    4bfc:	20000e9c 	.word	0x20000e9c
    4c00:	0000713d 	.word	0x0000713d
    4c04:	fffffc8f 	.word	0xfffffc8f
    4c08:	00007061 	.word	0x00007061
    4c0c:	20000eac 	.word	0x20000eac
    4c10:	2000103f 	.word	0x2000103f
    4c14:	20000036 	.word	0x20000036
    4c18:	2000103e 	.word	0x2000103e
    4c1c:	20000035 	.word	0x20000035
    4c20:	20001016 	.word	0x20001016
    4c24:	20000034 	.word	0x20000034

00004c28 <configure_can>:
	
uint8_t address_assign_flag = 1;
uint8_t address_conflict = 0;

void configure_can(void)
{
    4c28:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c2a:	4647      	mov	r7, r8
    4c2c:	b480      	push	{r7}
    4c2e:	b08a      	sub	sp, #40	; 0x28
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4c30:	ae09      	add	r6, sp, #36	; 0x24
    4c32:	2400      	movs	r4, #0
    4c34:	7074      	strb	r4, [r6, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4c36:	2501      	movs	r5, #1
    4c38:	70b5      	strb	r5, [r6, #2]
	config->powersave    = false;
    4c3a:	70f4      	strb	r4, [r6, #3]
	/* Set up the CAN TX/RX pins */
	struct system_pinmux_config pin_config;
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = CAN_TX_MUX_SETTING;
    4c3c:	2306      	movs	r3, #6
    4c3e:	4698      	mov	r8, r3
    4c40:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_TX_PIN, &pin_config);
    4c42:	0031      	movs	r1, r6
    4c44:	2018      	movs	r0, #24
    4c46:	4f20      	ldr	r7, [pc, #128]	; (4cc8 <configure_can+0xa0>)
    4c48:	47b8      	blx	r7
	pin_config.mux_position = CAN_RX_MUX_SETTING;
    4c4a:	4643      	mov	r3, r8
    4c4c:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_RX_PIN, &pin_config);
    4c4e:	0031      	movs	r1, r6
    4c50:	2019      	movs	r0, #25
    4c52:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->clock_source = GCLK_GENERATOR_8;
    4c54:	2308      	movs	r3, #8
    4c56:	466a      	mov	r2, sp
    4c58:	7013      	strb	r3, [r2, #0]
	config->run_in_standby = false;
    4c5a:	7054      	strb	r4, [r2, #1]
	config->watchdog_configuration = 0x00;
    4c5c:	7094      	strb	r4, [r2, #2]
	config->transmit_pause = true;
    4c5e:	70d5      	strb	r5, [r2, #3]
	config->edge_filtering = true;
    4c60:	7115      	strb	r5, [r2, #4]
	config->protocol_exception_handling = true;
    4c62:	7155      	strb	r5, [r2, #5]
	config->automatic_retransmission = true;
    4c64:	7195      	strb	r5, [r2, #6]
	config->clock_stop_request = false;
    4c66:	71d4      	strb	r4, [r2, #7]
	config->clock_stop_acknowledge = false;
    4c68:	7214      	strb	r4, [r2, #8]
	config->timestamp_prescaler = 0;
    4c6a:	7254      	strb	r4, [r2, #9]
	config->timeout_period = 0xFFFF;
    4c6c:	2301      	movs	r3, #1
    4c6e:	425b      	negs	r3, r3
    4c70:	8153      	strh	r3, [r2, #10]
	config->timeout_mode = CAN_TIMEOUT_CONTINUES;
    4c72:	7314      	strb	r4, [r2, #12]
	config->timeout_enable = false;
    4c74:	7354      	strb	r4, [r2, #13]
	config->tdc_enable = false;
    4c76:	7394      	strb	r4, [r2, #14]
	config->delay_compensation_offset = 0;
    4c78:	73d4      	strb	r4, [r2, #15]
	config->delay_compensation_filter_window_length = 0;
    4c7a:	7414      	strb	r4, [r2, #16]
	config->nonmatching_frames_action_standard = CAN_NONMATCHING_FRAMES_REJECT;
    4c7c:	2302      	movs	r3, #2
    4c7e:	7453      	strb	r3, [r2, #17]
	config->nonmatching_frames_action_extended = CAN_NONMATCHING_FRAMES_REJECT;
    4c80:	7493      	strb	r3, [r2, #18]
	config->remote_frames_standard_reject = true;
    4c82:	74d5      	strb	r5, [r2, #19]
	config->remote_frames_extended_reject = true;
    4c84:	7515      	strb	r5, [r2, #20]
	config->extended_id_mask = 0x1FFFFFFF;
    4c86:	4b11      	ldr	r3, [pc, #68]	; (4ccc <configure_can+0xa4>)
    4c88:	9306      	str	r3, [sp, #24]
	config->rx_fifo_0_overwrite = true;
    4c8a:	7715      	strb	r5, [r2, #28]
	config->rx_fifo_0_watermark = 0;
    4c8c:	7754      	strb	r4, [r2, #29]
	config->rx_fifo_1_overwrite = true;
    4c8e:	7795      	strb	r5, [r2, #30]
	config->rx_fifo_1_watermark = 0;
    4c90:	77d4      	strb	r4, [r2, #31]
	config->tx_queue_mode = false;
    4c92:	2320      	movs	r3, #32
    4c94:	54d4      	strb	r4, [r2, r3]
	config->tx_event_fifo_watermark = 0;
    4c96:	3301      	adds	r3, #1
    4c98:	54d4      	strb	r4, [r2, r3]

	/* Initialize the module. */
	struct can_config config_can;
	can_get_config_defaults(&config_can);
	can_init(&can_instance, CAN_MODULE, &config_can);
    4c9a:	4c0d      	ldr	r4, [pc, #52]	; (4cd0 <configure_can+0xa8>)
    4c9c:	490d      	ldr	r1, [pc, #52]	; (4cd4 <configure_can+0xac>)
    4c9e:	0020      	movs	r0, r4
    4ca0:	4b0d      	ldr	r3, [pc, #52]	; (4cd8 <configure_can+0xb0>)
    4ca2:	4798      	blx	r3

	can_start(&can_instance);
    4ca4:	0020      	movs	r0, r4
    4ca6:	4b0d      	ldr	r3, [pc, #52]	; (4cdc <configure_can+0xb4>)
    4ca8:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4caa:	2280      	movs	r2, #128	; 0x80
    4cac:	0212      	lsls	r2, r2, #8
    4cae:	4b0c      	ldr	r3, [pc, #48]	; (4ce0 <configure_can+0xb8>)
    4cb0:	601a      	str	r2, [r3, #0]
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    4cb2:	6822      	ldr	r2, [r4, #0]
    4cb4:	6d53      	ldr	r3, [r2, #84]	; 0x54
    4cb6:	21c0      	movs	r1, #192	; 0xc0
    4cb8:	0549      	lsls	r1, r1, #21
    4cba:	430b      	orrs	r3, r1
    4cbc:	6553      	str	r3, [r2, #84]	; 0x54

	/* Enable interrupts for this CAN module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_CAN0);
	can_enable_interrupt(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
	| CAN_PROTOCOL_ERROR_DATA);
}
    4cbe:	b00a      	add	sp, #40	; 0x28
    4cc0:	bc04      	pop	{r2}
    4cc2:	4690      	mov	r8, r2
    4cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4cc6:	46c0      	nop			; (mov r8, r8)
    4cc8:	00009289 	.word	0x00009289
    4ccc:	1fffffff 	.word	0x1fffffff
    4cd0:	2000008c 	.word	0x2000008c
    4cd4:	42001c00 	.word	0x42001c00
    4cd8:	00007969 	.word	0x00007969
    4cdc:	00007c69 	.word	0x00007c69
    4ce0:	e000e100 	.word	0xe000e100

00004ce4 <can_set_standard_filter_1>:

void can_set_standard_filter_1(void)
{
    4ce4:	b510      	push	{r4, lr}
    4ce6:	b082      	sub	sp, #8
 * \param[out] sd_filter  Pointer to standard filter element struct to initialize to default values
 */
static inline void can_get_standard_message_filter_element_default(
		struct can_standard_message_filter_element *sd_filter)
{
	sd_filter->S0.reg = CAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID2_Msk |
    4ce8:	4b0a      	ldr	r3, [pc, #40]	; (4d14 <can_set_standard_filter_1+0x30>)
    4cea:	9301      	str	r3, [sp, #4]
	struct can_standard_message_filter_element sd_filter;

	can_get_standard_message_filter_element_default(&sd_filter);
	sd_filter.S0.bit.SFID1 = CAN_RX_STANDARD_FILTER_ID_1;
    4cec:	9a01      	ldr	r2, [sp, #4]
    4cee:	4b0a      	ldr	r3, [pc, #40]	; (4d18 <can_set_standard_filter_1+0x34>)
    4cf0:	4013      	ands	r3, r2
    4cf2:	2280      	movs	r2, #128	; 0x80
    4cf4:	0252      	lsls	r2, r2, #9
    4cf6:	4313      	orrs	r3, r2
    4cf8:	9301      	str	r3, [sp, #4]

	can_set_rx_standard_filter(&can_instance, &sd_filter,
    4cfa:	4c08      	ldr	r4, [pc, #32]	; (4d1c <can_set_standard_filter_1+0x38>)
    4cfc:	2201      	movs	r2, #1
    4cfe:	a901      	add	r1, sp, #4
    4d00:	0020      	movs	r0, r4
    4d02:	4b07      	ldr	r3, [pc, #28]	; (4d20 <can_set_standard_filter_1+0x3c>)
    4d04:	4798      	blx	r3
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    4d06:	6822      	ldr	r2, [r4, #0]
    4d08:	6d51      	ldr	r1, [r2, #84]	; 0x54
    4d0a:	2301      	movs	r3, #1
    4d0c:	430b      	orrs	r3, r1
    4d0e:	6553      	str	r3, [r2, #84]	; 0x54
	CAN_RX_STANDARD_FILTER_INDEX_1);
	can_enable_interrupt(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
}
    4d10:	b002      	add	sp, #8
    4d12:	bd10      	pop	{r4, pc}
    4d14:	880007ff 	.word	0x880007ff
    4d18:	f800ffff 	.word	0xf800ffff
    4d1c:	2000008c 	.word	0x2000008c
    4d20:	00007c81 	.word	0x00007c81

00004d24 <can_send_standard_message>:

void can_send_standard_message(uint32_t id_value, uint8_t *data,uint32_t data_length)
{
    4d24:	b510      	push	{r4, lr}
    4d26:	b084      	sub	sp, #16
 * \param[out] tx_element  Pointer to transfer element struct to initialize to default values
 */
static inline void can_get_tx_buffer_element_defaults(
		struct can_tx_element *tx_element)
{
	tx_element->T0.reg = 0;
    4d28:	2300      	movs	r3, #0
    4d2a:	9300      	str	r3, [sp, #0]
	tx_element->T1.reg = CAN_TX_ELEMENT_T1_EFC |
    4d2c:	2388      	movs	r3, #136	; 0x88
    4d2e:	041b      	lsls	r3, r3, #16
    4d30:	9301      	str	r3, [sp, #4]
	uint32_t i;
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
    4d32:	9b00      	ldr	r3, [sp, #0]
    4d34:	0480      	lsls	r0, r0, #18
    4d36:	4c12      	ldr	r4, [pc, #72]	; (4d80 <can_send_standard_message+0x5c>)
    4d38:	4020      	ands	r0, r4
    4d3a:	4318      	orrs	r0, r3
    4d3c:	9000      	str	r0, [sp, #0]
	tx_element.T1.bit.DLC = data_length;
    4d3e:	9c01      	ldr	r4, [sp, #4]
    4d40:	200f      	movs	r0, #15
    4d42:	4010      	ands	r0, r2
    4d44:	0400      	lsls	r0, r0, #16
    4d46:	4b0f      	ldr	r3, [pc, #60]	; (4d84 <can_send_standard_message+0x60>)
    4d48:	4023      	ands	r3, r4
    4d4a:	4303      	orrs	r3, r0
    4d4c:	9301      	str	r3, [sp, #4]
	for (i = 0; i < data_length; i++) {
    4d4e:	2a00      	cmp	r2, #0
    4d50:	d007      	beq.n	4d62 <can_send_standard_message+0x3e>
    4d52:	ab02      	add	r3, sp, #8
    4d54:	188a      	adds	r2, r1, r2
		tx_element.data[i] = *data;
    4d56:	7808      	ldrb	r0, [r1, #0]
    4d58:	7018      	strb	r0, [r3, #0]
		data++;
    4d5a:	3101      	adds	r1, #1
    4d5c:	3301      	adds	r3, #1
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
	tx_element.T1.bit.DLC = data_length;
	for (i = 0; i < data_length; i++) {
    4d5e:	4291      	cmp	r1, r2
    4d60:	d1f9      	bne.n	4d56 <can_send_standard_message+0x32>
		tx_element.data[i] = *data;
		data++;
	}

	can_set_tx_buffer_element(&can_instance, &tx_element,
    4d62:	4c09      	ldr	r4, [pc, #36]	; (4d88 <can_send_standard_message+0x64>)
    4d64:	2200      	movs	r2, #0
    4d66:	4669      	mov	r1, sp
    4d68:	0020      	movs	r0, r4
    4d6a:	4b08      	ldr	r3, [pc, #32]	; (4d8c <can_send_standard_message+0x68>)
    4d6c:	4798      	blx	r3
 *  \retval STATUS_BUSY The module is in configuration.
 */
static inline enum status_code can_tx_transfer_request(
		struct can_module *const module_inst, uint32_t trig_mask)
{
	if (module_inst->hw->CCCR.reg & CAN_CCCR_CCE) {
    4d6e:	6823      	ldr	r3, [r4, #0]
    4d70:	699a      	ldr	r2, [r3, #24]
    4d72:	0792      	lsls	r2, r2, #30
    4d74:	d402      	bmi.n	4d7c <can_send_standard_message+0x58>
		return STATUS_BUSY;
	}
	module_inst->hw->TXBAR.reg = trig_mask;
    4d76:	2101      	movs	r1, #1
    4d78:	22d0      	movs	r2, #208	; 0xd0
    4d7a:	5099      	str	r1, [r3, r2]
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}
    4d7c:	b004      	add	sp, #16
    4d7e:	bd10      	pop	{r4, pc}
    4d80:	1ffc0000 	.word	0x1ffc0000
    4d84:	fff0ffff 	.word	0xfff0ffff
    4d88:	2000008c 	.word	0x2000008c
    4d8c:	00007d09 	.word	0x00007d09

00004d90 <buff_init>:
	}
}

void buff_init(void)
{
	readOffset = 0;
    4d90:	2300      	movs	r3, #0
    4d92:	4a02      	ldr	r2, [pc, #8]	; (4d9c <buff_init+0xc>)
    4d94:	6013      	str	r3, [r2, #0]
	writeOffset = 0;
    4d96:	4a02      	ldr	r2, [pc, #8]	; (4da0 <buff_init+0x10>)
    4d98:	6013      	str	r3, [r2, #0]
}
    4d9a:	4770      	bx	lr
    4d9c:	20000048 	.word	0x20000048
    4da0:	20000090 	.word	0x20000090

00004da4 <write_byte>:

void write_byte(uint8_t byte)
{
	callback_buffer[writeOffset++] = byte;
    4da4:	4b05      	ldr	r3, [pc, #20]	; (4dbc <write_byte+0x18>)
    4da6:	681a      	ldr	r2, [r3, #0]
    4da8:	1c51      	adds	r1, r2, #1
    4daa:	6019      	str	r1, [r3, #0]
    4dac:	4904      	ldr	r1, [pc, #16]	; (4dc0 <write_byte+0x1c>)
    4dae:	5488      	strb	r0, [r1, r2]
	writeOffset &= XMODEM_BUFLEN - 1;
    4db0:	681a      	ldr	r2, [r3, #0]
    4db2:	21ff      	movs	r1, #255	; 0xff
    4db4:	400a      	ands	r2, r1
    4db6:	601a      	str	r2, [r3, #0]
}
    4db8:	4770      	bx	lr
    4dba:	46c0      	nop			; (mov r8, r8)
    4dbc:	20000090 	.word	0x20000090
    4dc0:	20000098 	.word	0x20000098

00004dc4 <CAN0_Handler>:
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}

void CAN0_Handler(void)
{
    4dc4:	b530      	push	{r4, r5, lr}
    4dc6:	b083      	sub	sp, #12
 * \param[in] module_inst  Pointer to the CAN software instance struct
 */
static inline uint32_t can_read_interrupt_status(
		struct can_module *const module_inst)
{
	return module_inst->hw->IR.reg;
    4dc8:	4b24      	ldr	r3, [pc, #144]	; (4e5c <CAN0_Handler+0x98>)
    4dca:	681b      	ldr	r3, [r3, #0]
    4dcc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
	volatile uint32_t status, i;
	status = can_read_interrupt_status(&can_instance);
    4dce:	9201      	str	r2, [sp, #4]
	//printf("\r\n\r\n");
	//}
	//}
	//}

	if (status & CAN_RX_FIFO_0_NEW_MESSAGE) {
    4dd0:	9a01      	ldr	r2, [sp, #4]
    4dd2:	07d2      	lsls	r2, r2, #31
    4dd4:	d52f      	bpl.n	4e36 <CAN0_Handler+0x72>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    4dd6:	2201      	movs	r2, #1
    4dd8:	651a      	str	r2, [r3, #80]	; 0x50
		can_clear_interrupt_status(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
		can_get_rx_fifo_0_element(&can_instance, &rx_element_fifo_0,
    4dda:	4c21      	ldr	r4, [pc, #132]	; (4e60 <CAN0_Handler+0x9c>)
    4ddc:	6822      	ldr	r2, [r4, #0]
    4dde:	4d1f      	ldr	r5, [pc, #124]	; (4e5c <CAN0_Handler+0x98>)
    4de0:	4920      	ldr	r1, [pc, #128]	; (4e64 <CAN0_Handler+0xa0>)
    4de2:	0028      	movs	r0, r5
    4de4:	4b20      	ldr	r3, [pc, #128]	; (4e68 <CAN0_Handler+0xa4>)
    4de6:	4798      	blx	r3
		standard_receive_index);
		can_rx_fifo_acknowledge(&can_instance, 0,
    4de8:	6823      	ldr	r3, [r4, #0]
 */
static inline void can_rx_fifo_acknowledge(
		struct can_module *const module_inst, bool fifo_number, uint32_t index)
{
	if (!fifo_number) {
		module_inst->hw->RXF0A.reg = CAN_RXF0A_F0AI(index);
    4dea:	6829      	ldr	r1, [r5, #0]
    4dec:	223f      	movs	r2, #63	; 0x3f
    4dee:	4013      	ands	r3, r2
    4df0:	3269      	adds	r2, #105	; 0x69
    4df2:	508b      	str	r3, [r1, r2]
		standard_receive_index);
		standard_receive_index++;
    4df4:	6823      	ldr	r3, [r4, #0]
    4df6:	3301      	adds	r3, #1
    4df8:	6023      	str	r3, [r4, #0]
		if (standard_receive_index == CONF_CAN0_RX_FIFO_0_NUM) {
    4dfa:	6823      	ldr	r3, [r4, #0]
    4dfc:	2b20      	cmp	r3, #32
    4dfe:	d102      	bne.n	4e06 <CAN0_Handler+0x42>
			standard_receive_index = 0;
    4e00:	2200      	movs	r2, #0
    4e02:	4b17      	ldr	r3, [pc, #92]	; (4e60 <CAN0_Handler+0x9c>)
    4e04:	601a      	str	r2, [r3, #0]
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    4e06:	2300      	movs	r3, #0
    4e08:	9300      	str	r3, [sp, #0]
    4e0a:	4b16      	ldr	r3, [pc, #88]	; (4e64 <CAN0_Handler+0xa0>)
    4e0c:	685b      	ldr	r3, [r3, #4]
    4e0e:	031b      	lsls	r3, r3, #12
    4e10:	0f1b      	lsrs	r3, r3, #28
    4e12:	9a00      	ldr	r2, [sp, #0]
    4e14:	4293      	cmp	r3, r2
    4e16:	d90e      	bls.n	4e36 <CAN0_Handler+0x72>
			write_byte(rx_element_fifo_0.data[i]);
    4e18:	4c12      	ldr	r4, [pc, #72]	; (4e64 <CAN0_Handler+0xa0>)
    4e1a:	4d14      	ldr	r5, [pc, #80]	; (4e6c <CAN0_Handler+0xa8>)
    4e1c:	9b00      	ldr	r3, [sp, #0]
    4e1e:	18e3      	adds	r3, r4, r3
    4e20:	7a18      	ldrb	r0, [r3, #8]
    4e22:	47a8      	blx	r5
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    4e24:	9b00      	ldr	r3, [sp, #0]
    4e26:	3301      	adds	r3, #1
    4e28:	9300      	str	r3, [sp, #0]
    4e2a:	6863      	ldr	r3, [r4, #4]
    4e2c:	031b      	lsls	r3, r3, #12
    4e2e:	0f1b      	lsrs	r3, r3, #28
    4e30:	9a00      	ldr	r2, [sp, #0]
    4e32:	4293      	cmp	r3, r2
    4e34:	d8f2      	bhi.n	4e1c <CAN0_Handler+0x58>
	////printf("  %d",rx_element_fifo_1.data[i]);
	////}
	////printf("\r\n\r\n");
	//}

	if ((status & CAN_PROTOCOL_ERROR_ARBITRATION)
    4e36:	9b01      	ldr	r3, [sp, #4]
    4e38:	011b      	lsls	r3, r3, #4
    4e3a:	d402      	bmi.n	4e42 <CAN0_Handler+0x7e>
	|| (status & CAN_PROTOCOL_ERROR_DATA)) {
    4e3c:	9b01      	ldr	r3, [sp, #4]
    4e3e:	00db      	lsls	r3, r3, #3
    4e40:	d509      	bpl.n	4e56 <CAN0_Handler+0x92>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    4e42:	4b06      	ldr	r3, [pc, #24]	; (4e5c <CAN0_Handler+0x98>)
    4e44:	681b      	ldr	r3, [r3, #0]
    4e46:	22c0      	movs	r2, #192	; 0xc0
    4e48:	0552      	lsls	r2, r2, #21
    4e4a:	651a      	str	r2, [r3, #80]	; 0x50
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    4e4c:	2280      	movs	r2, #128	; 0x80
    4e4e:	0512      	lsls	r2, r2, #20
    4e50:	2382      	movs	r3, #130	; 0x82
    4e52:	05db      	lsls	r3, r3, #23
    4e54:	61da      	str	r2, [r3, #28]
		can_clear_interrupt_status(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
		| CAN_PROTOCOL_ERROR_DATA);
		port_pin_toggle_output_level(PIN_PA27);
		//printf("Protocol error, please double check the clock in two boards. \r\n\r\n");
	}
}
    4e56:	b003      	add	sp, #12
    4e58:	bd30      	pop	{r4, r5, pc}
    4e5a:	46c0      	nop			; (mov r8, r8)
    4e5c:	2000008c 	.word	0x2000008c
    4e60:	20000198 	.word	0x20000198
    4e64:	20000038 	.word	0x20000038
    4e68:	00007cbd 	.word	0x00007cbd
    4e6c:	00004da5 	.word	0x00004da5

00004e70 <read_bytes>:
	callback_buffer[writeOffset++] = byte;
	writeOffset &= XMODEM_BUFLEN - 1;
}

void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
    4e70:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e72:	4657      	mov	r7, sl
    4e74:	464e      	mov	r6, r9
    4e76:	4645      	mov	r5, r8
    4e78:	b4e0      	push	{r5, r6, r7}
    4e7a:	4682      	mov	sl, r0
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4e7c:	2900      	cmp	r1, #0
    4e7e:	d104      	bne.n	4e8a <read_bytes+0x1a>
    4e80:	e01e      	b.n	4ec0 <read_bytes+0x50>
    4e82:	3c01      	subs	r4, #1
	{
		//wdt_reset_count();
		i++;
		if (i == 10000)
    4e84:	2c00      	cmp	r4, #0
    4e86:	d109      	bne.n	4e9c <read_bytes+0x2c>
    4e88:	e01a      	b.n	4ec0 <read_bytes+0x50>
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4e8a:	4c10      	ldr	r4, [pc, #64]	; (4ecc <read_bytes+0x5c>)
    4e8c:	2300      	movs	r3, #0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    4e8e:	4f10      	ldr	r7, [pc, #64]	; (4ed0 <read_bytes+0x60>)
    4e90:	4e10      	ldr	r6, [pc, #64]	; (4ed4 <read_bytes+0x64>)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    4e92:	003a      	movs	r2, r7
    4e94:	4810      	ldr	r0, [pc, #64]	; (4ed8 <read_bytes+0x68>)
    4e96:	4680      	mov	r8, r0
			readOffset &= XMODEM_BUFLEN - 1;
    4e98:	20ff      	movs	r0, #255	; 0xff
    4e9a:	4684      	mov	ip, r0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    4e9c:	6838      	ldr	r0, [r7, #0]
    4e9e:	6835      	ldr	r5, [r6, #0]
    4ea0:	42a8      	cmp	r0, r5
    4ea2:	d00b      	beq.n	4ebc <read_bytes+0x4c>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    4ea4:	6815      	ldr	r5, [r2, #0]
    4ea6:	1c68      	adds	r0, r5, #1
    4ea8:	6010      	str	r0, [r2, #0]
    4eaa:	4640      	mov	r0, r8
    4eac:	5d45      	ldrb	r5, [r0, r5]
    4eae:	4650      	mov	r0, sl
    4eb0:	54c5      	strb	r5, [r0, r3]
			readOffset &= XMODEM_BUFLEN - 1;
    4eb2:	6815      	ldr	r5, [r2, #0]
    4eb4:	4660      	mov	r0, ip
    4eb6:	4005      	ands	r5, r0
    4eb8:	6015      	str	r5, [r2, #0]
			break;
		}
		
		if (readOffset != writeOffset)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    4eba:	3301      	adds	r3, #1
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4ebc:	428b      	cmp	r3, r1
    4ebe:	d1e0      	bne.n	4e82 <read_bytes+0x12>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
			readOffset &= XMODEM_BUFLEN - 1;
		}
	}
}
    4ec0:	bc1c      	pop	{r2, r3, r4}
    4ec2:	4690      	mov	r8, r2
    4ec4:	4699      	mov	r9, r3
    4ec6:	46a2      	mov	sl, r4
    4ec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4eca:	46c0      	nop			; (mov r8, r8)
    4ecc:	0000270f 	.word	0x0000270f
    4ed0:	20000048 	.word	0x20000048
    4ed4:	20000090 	.word	0x20000090
    4ed8:	20000098 	.word	0x20000098

00004edc <check_sum>:
		//}
	//}
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
    4edc:	b510      	push	{r4, lr}
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    4ede:	3901      	subs	r1, #1
    4ee0:	2900      	cmp	r1, #0
    4ee2:	dd09      	ble.n	4ef8 <check_sum+0x1c>
    4ee4:	2200      	movs	r2, #0
    4ee6:	2300      	movs	r3, #0
	{
		checksum += buffer[i];
    4ee8:	5cc4      	ldrb	r4, [r0, r3]
    4eea:	1912      	adds	r2, r2, r4
    4eec:	b2d2      	uxtb	r2, r2

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    4eee:	3301      	adds	r3, #1
    4ef0:	b2db      	uxtb	r3, r3
    4ef2:	428b      	cmp	r3, r1
    4ef4:	dbf8      	blt.n	4ee8 <check_sum+0xc>
    4ef6:	e000      	b.n	4efa <check_sum+0x1e>
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
    4ef8:	2200      	movs	r2, #0
	for (i = 0; i < idx-1;i++)
	{
		checksum += buffer[i];
	}
	return 0x100-checksum;
    4efa:	4250      	negs	r0, r2
    4efc:	b2c0      	uxtb	r0, r0
}
    4efe:	bd10      	pop	{r4, pc}

00004f00 <send_message>:

void send_message(uint8_t * buffer, uint8_t idx)
{
    4f00:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f02:	4657      	mov	r7, sl
    4f04:	464e      	mov	r6, r9
    4f06:	4645      	mov	r5, r8
    4f08:	b4e0      	push	{r5, r6, r7}
    4f0a:	0007      	movs	r7, r0
    4f0c:	000d      	movs	r5, r1
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    4f0e:	1e4e      	subs	r6, r1, #1
    4f10:	10f6      	asrs	r6, r6, #3
    4f12:	3601      	adds	r6, #1
    4f14:	2e00      	cmp	r6, #0
    4f16:	dd1d      	ble.n	4f54 <send_message+0x54>
    4f18:	2100      	movs	r1, #0
    4f1a:	2400      	movs	r4, #0
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
			length = length - 8;
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    4f1c:	4b10      	ldr	r3, [pc, #64]	; (4f60 <send_message+0x60>)
    4f1e:	469a      	mov	sl, r3
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    4f20:	4699      	mov	r9, r3
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
    4f22:	4b10      	ldr	r3, [pc, #64]	; (4f64 <send_message+0x64>)
    4f24:	4698      	mov	r8, r3
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
    4f26:	2d08      	cmp	r5, #8
    4f28:	d907      	bls.n	4f3a <send_message+0x3a>
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    4f2a:	00c9      	lsls	r1, r1, #3
    4f2c:	1879      	adds	r1, r7, r1
    4f2e:	2208      	movs	r2, #8
    4f30:	2001      	movs	r0, #1
    4f32:	47c8      	blx	r9
			length = length - 8;
    4f34:	3d08      	subs	r5, #8
    4f36:	b2ed      	uxtb	r5, r5
    4f38:	e004      	b.n	4f44 <send_message+0x44>
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    4f3a:	00c9      	lsls	r1, r1, #3
    4f3c:	1879      	adds	r1, r7, r1
    4f3e:	002a      	movs	r2, r5
    4f40:	2001      	movs	r0, #1
    4f42:	47d0      	blx	sl
		}
		//delay_us(250);
		delay_us(500);
    4f44:	20fa      	movs	r0, #250	; 0xfa
    4f46:	0040      	lsls	r0, r0, #1
    4f48:	47c0      	blx	r8

void send_message(uint8_t * buffer, uint8_t idx)
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    4f4a:	3401      	adds	r4, #1
    4f4c:	b2e4      	uxtb	r4, r4
    4f4e:	1e21      	subs	r1, r4, #0
    4f50:	42b1      	cmp	r1, r6
    4f52:	dbe8      	blt.n	4f26 <send_message+0x26>
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
	}
}
    4f54:	bc1c      	pop	{r2, r3, r4}
    4f56:	4690      	mov	r8, r2
    4f58:	4699      	mov	r9, r3
    4f5a:	46a2      	mov	sl, r4
    4f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4f5e:	46c0      	nop			; (mov r8, r8)
    4f60:	00004d25 	.word	0x00004d25
    4f64:	0000739d 	.word	0x0000739d

00004f68 <address_answer>:
		}
	}
}

void address_answer(void)
{
    4f68:	b510      	push	{r4, lr}
    4f6a:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    4f6c:	ac01      	add	r4, sp, #4
    4f6e:	2355      	movs	r3, #85	; 0x55
    4f70:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    4f72:	4b0b      	ldr	r3, [pc, #44]	; (4fa0 <address_answer+0x38>)
    4f74:	781b      	ldrb	r3, [r3, #0]
    4f76:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    4f78:	4a0a      	ldr	r2, [pc, #40]	; (4fa4 <address_answer+0x3c>)
    4f7a:	7812      	ldrb	r2, [r2, #0]
    4f7c:	70a2      	strb	r2, [r4, #2]
	Send_buffer[3] = 0x01;
    4f7e:	2201      	movs	r2, #1
    4f80:	70e2      	strb	r2, [r4, #3]
	Send_buffer[4] = 0x58;
    4f82:	3257      	adds	r2, #87	; 0x57
    4f84:	7122      	strb	r2, [r4, #4]
	Send_buffer[5] = ID_address;    // 数据开始
    4f86:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    4f88:	2104      	movs	r1, #4
    4f8a:	466b      	mov	r3, sp
    4f8c:	1dd8      	adds	r0, r3, #7
    4f8e:	4b06      	ldr	r3, [pc, #24]	; (4fa8 <address_answer+0x40>)
    4f90:	4798      	blx	r3
    4f92:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    4f94:	2107      	movs	r1, #7
    4f96:	0020      	movs	r0, r4
    4f98:	4b04      	ldr	r3, [pc, #16]	; (4fac <address_answer+0x44>)
    4f9a:	4798      	blx	r3
}
    4f9c:	b004      	add	sp, #16
    4f9e:	bd10      	pop	{r4, pc}
    4fa0:	20000e45 	.word	0x20000e45
    4fa4:	20000ea0 	.word	0x20000ea0
    4fa8:	00004edd 	.word	0x00004edd
    4fac:	00004f01 	.word	0x00004f01

00004fb0 <battery_answer>:
{
	;
}

void battery_answer(void)
{
    4fb0:	b510      	push	{r4, lr}
	send_message(battery_data,55);
    4fb2:	2137      	movs	r1, #55	; 0x37
    4fb4:	4801      	ldr	r0, [pc, #4]	; (4fbc <battery_answer+0xc>)
    4fb6:	4b02      	ldr	r3, [pc, #8]	; (4fc0 <battery_answer+0x10>)
    4fb8:	4798      	blx	r3
}
    4fba:	bd10      	pop	{r4, pc}
    4fbc:	2000004c 	.word	0x2000004c
    4fc0:	00004f01 	.word	0x00004f01

00004fc4 <battery_load>:
{
	
}

void battery_load(void)
{
    4fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4fc6:	4647      	mov	r7, r8
    4fc8:	b480      	push	{r7}
	int16_t current_temp = 0;
	uint16_t V_temp = 0;
	
	battery_data[0] = 0x55;
    4fca:	4c5b      	ldr	r4, [pc, #364]	; (5138 <battery_load+0x174>)
    4fcc:	2355      	movs	r3, #85	; 0x55
    4fce:	7023      	strb	r3, [r4, #0]
	battery_data[1] = ID_address;
    4fd0:	4b5a      	ldr	r3, [pc, #360]	; (513c <battery_load+0x178>)
    4fd2:	781b      	ldrb	r3, [r3, #0]
    4fd4:	7063      	strb	r3, [r4, #1]
	battery_data[2] = Sequence_ID;
    4fd6:	4b5a      	ldr	r3, [pc, #360]	; (5140 <battery_load+0x17c>)
    4fd8:	781b      	ldrb	r3, [r3, #0]
    4fda:	70a3      	strb	r3, [r4, #2]
	battery_data[3] = 49;
    4fdc:	2631      	movs	r6, #49	; 0x31
    4fde:	70e6      	strb	r6, [r4, #3]
	battery_data[4] = 0xD5;
    4fe0:	23d5      	movs	r3, #213	; 0xd5
    4fe2:	7123      	strb	r3, [r4, #4]
	battery_data[5] = Latch_id; // 数据开始 latch id
    4fe4:	4b57      	ldr	r3, [pc, #348]	; (5144 <battery_load+0x180>)
    4fe6:	781b      	ldrb	r3, [r3, #0]
    4fe8:	7163      	strb	r3, [r4, #5]
	battery_data[6] = g_sys_cap.val.full_cap;//满充电容量
    4fea:	4b57      	ldr	r3, [pc, #348]	; (5148 <battery_load+0x184>)
    4fec:	881a      	ldrh	r2, [r3, #0]
    4fee:	71a2      	strb	r2, [r4, #6]
	battery_data[7] = g_sys_cap.val.full_cap >> 8;	
    4ff0:	881a      	ldrh	r2, [r3, #0]
    4ff2:	0a12      	lsrs	r2, r2, #8
    4ff4:	71e2      	strb	r2, [r4, #7]
	battery_data[8] = g_sys_cap.val.cap_val;//剩余容量
    4ff6:	685a      	ldr	r2, [r3, #4]
    4ff8:	7222      	strb	r2, [r4, #8]
	battery_data[9] = g_sys_cap.val.cap_val>>8;
    4ffa:	685a      	ldr	r2, [r3, #4]
    4ffc:	1212      	asrs	r2, r2, #8
    4ffe:	7262      	strb	r2, [r4, #9]
	battery_data[10] = g_sys_cap.val.bat_cycle_cnt;//循环次数
    5000:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    5002:	72a2      	strb	r2, [r4, #10]
	battery_data[11] = g_sys_cap.val.bat_cycle_cnt>>8;
    5004:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    5006:	0a1b      	lsrs	r3, r3, #8
    5008:	72e3      	strb	r3, [r4, #11]
	current_temp = nADC_CURRENT *1800/32768;//电流
    500a:	4b50      	ldr	r3, [pc, #320]	; (514c <battery_load+0x188>)
    500c:	2200      	movs	r2, #0
    500e:	5e9a      	ldrsh	r2, [r3, r2]
    5010:	23e1      	movs	r3, #225	; 0xe1
    5012:	00db      	lsls	r3, r3, #3
    5014:	435a      	muls	r2, r3
    5016:	17d3      	asrs	r3, r2, #31
    5018:	045b      	lsls	r3, r3, #17
    501a:	0c5b      	lsrs	r3, r3, #17
    501c:	189b      	adds	r3, r3, r2
    501e:	13db      	asrs	r3, r3, #15
	battery_data[12] =  current_temp;
    5020:	7323      	strb	r3, [r4, #12]
	battery_data[13] =  current_temp>>8;
    5022:	121b      	asrs	r3, r3, #8
    5024:	7363      	strb	r3, [r4, #13]
	battery_data[14] =  ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3;//平均电池温度
    5026:	4b4a      	ldr	r3, [pc, #296]	; (5150 <battery_load+0x18c>)
    5028:	2000      	movs	r0, #0
    502a:	5618      	ldrsb	r0, [r3, r0]
    502c:	4b49      	ldr	r3, [pc, #292]	; (5154 <battery_load+0x190>)
    502e:	781b      	ldrb	r3, [r3, #0]
    5030:	b25b      	sxtb	r3, r3
    5032:	18c0      	adds	r0, r0, r3
    5034:	4b48      	ldr	r3, [pc, #288]	; (5158 <battery_load+0x194>)
    5036:	781b      	ldrb	r3, [r3, #0]
    5038:	b25b      	sxtb	r3, r3
    503a:	18c0      	adds	r0, r0, r3
    503c:	4f47      	ldr	r7, [pc, #284]	; (515c <battery_load+0x198>)
    503e:	2103      	movs	r1, #3
    5040:	47b8      	blx	r7
    5042:	73a0      	strb	r0, [r4, #14]
	battery_data[15] = nADC_TMONI_BAT_MIN;//最低电池温度
    5044:	4b46      	ldr	r3, [pc, #280]	; (5160 <battery_load+0x19c>)
    5046:	881b      	ldrh	r3, [r3, #0]
    5048:	73e3      	strb	r3, [r4, #15]
	battery_data[16] = nADC_TMONI_BAT_MAX;//最高电池温度
    504a:	4b46      	ldr	r3, [pc, #280]	; (5164 <battery_load+0x1a0>)
    504c:	881b      	ldrh	r3, [r3, #0]
    504e:	7423      	strb	r3, [r4, #16]
	battery_data[17] = 0; //检流电阻温度
    5050:	2500      	movs	r5, #0
    5052:	7465      	strb	r5, [r4, #17]
	battery_data[18] = 0; //连接部温度
    5054:	74a5      	strb	r5, [r4, #18]
	V_temp = nADC_VPACK *6104 / 10000;
    5056:	4b44      	ldr	r3, [pc, #272]	; (5168 <battery_load+0x1a4>)
    5058:	8818      	ldrh	r0, [r3, #0]
    505a:	4b44      	ldr	r3, [pc, #272]	; (516c <battery_load+0x1a8>)
    505c:	4358      	muls	r0, r3
    505e:	4944      	ldr	r1, [pc, #272]	; (5170 <battery_load+0x1ac>)
    5060:	47b8      	blx	r7
	battery_data[19] = V_temp; // 电池组电压
    5062:	74e0      	strb	r0, [r4, #19]
	battery_data[20] = V_temp >> 8;
    5064:	0a00      	lsrs	r0, r0, #8
    5066:	7520      	strb	r0, [r4, #20]
	V_temp = Total_VBAT *305 / 10000;
    5068:	4b42      	ldr	r3, [pc, #264]	; (5174 <battery_load+0x1b0>)
    506a:	8818      	ldrh	r0, [r3, #0]
    506c:	2332      	movs	r3, #50	; 0x32
    506e:	33ff      	adds	r3, #255	; 0xff
    5070:	4698      	mov	r8, r3
    5072:	4358      	muls	r0, r3
    5074:	493e      	ldr	r1, [pc, #248]	; (5170 <battery_load+0x1ac>)
    5076:	47b8      	blx	r7
	battery_data[21] = V_temp; // 平均电芯电压
    5078:	7560      	strb	r0, [r4, #21]
	battery_data[22] = V_temp >> 8;
    507a:	0a00      	lsrs	r0, r0, #8
    507c:	75a0      	strb	r0, [r4, #22]
	V_temp = nADC_CELL_MIN *305 / 10000;
    507e:	4b3e      	ldr	r3, [pc, #248]	; (5178 <battery_load+0x1b4>)
    5080:	8818      	ldrh	r0, [r3, #0]
    5082:	4643      	mov	r3, r8
    5084:	4358      	muls	r0, r3
    5086:	493a      	ldr	r1, [pc, #232]	; (5170 <battery_load+0x1ac>)
    5088:	47b8      	blx	r7
	battery_data[23] = V_temp; // 最小电芯电压
    508a:	75e0      	strb	r0, [r4, #23]
	battery_data[24] = V_temp >> 8;	
    508c:	0a00      	lsrs	r0, r0, #8
    508e:	7620      	strb	r0, [r4, #24]
	V_temp = nADC_CELL_MAX *305 / 10000;
    5090:	4b3a      	ldr	r3, [pc, #232]	; (517c <battery_load+0x1b8>)
    5092:	8818      	ldrh	r0, [r3, #0]
    5094:	4643      	mov	r3, r8
    5096:	4358      	muls	r0, r3
    5098:	4935      	ldr	r1, [pc, #212]	; (5170 <battery_load+0x1ac>)
    509a:	47b8      	blx	r7
	battery_data[25] = V_temp; // 最大电芯电压
    509c:	7660      	strb	r0, [r4, #25]
	battery_data[26] = V_temp >> 8;
    509e:	0a00      	lsrs	r0, r0, #8
    50a0:	76a0      	strb	r0, [r4, #26]
	
	battery_data[27] = DCH_Val;    //累积放电量
    50a2:	4b37      	ldr	r3, [pc, #220]	; (5180 <battery_load+0x1bc>)
    50a4:	681b      	ldr	r3, [r3, #0]
    50a6:	76e3      	strb	r3, [r4, #27]
	battery_data[28] = DCH_Val>>8;
    50a8:	0a1a      	lsrs	r2, r3, #8
    50aa:	7722      	strb	r2, [r4, #28]
	battery_data[29] = DCH_Val>>16;
    50ac:	0c1a      	lsrs	r2, r3, #16
    50ae:	7762      	strb	r2, [r4, #29]
	battery_data[30] = DCH_Val>>24;
    50b0:	0e1b      	lsrs	r3, r3, #24
    50b2:	77a3      	strb	r3, [r4, #30]
	
	battery_data[31] = CHG_Val;    //累积充电量
    50b4:	4b33      	ldr	r3, [pc, #204]	; (5184 <battery_load+0x1c0>)
    50b6:	681b      	ldr	r3, [r3, #0]
    50b8:	77e3      	strb	r3, [r4, #31]
	battery_data[32] = CHG_Val>>8;
    50ba:	0a19      	lsrs	r1, r3, #8
    50bc:	2220      	movs	r2, #32
    50be:	54a1      	strb	r1, [r4, r2]
	battery_data[33] = CHG_Val>>16;
    50c0:	0c19      	lsrs	r1, r3, #16
    50c2:	3201      	adds	r2, #1
    50c4:	54a1      	strb	r1, [r4, r2]
	battery_data[34] = CHG_Val>>24;	
    50c6:	0e1b      	lsrs	r3, r3, #24
    50c8:	3201      	adds	r2, #1
    50ca:	54a3      	strb	r3, [r4, r2]
	
	battery_data[35] = Time_Val;    //累积利用时间
    50cc:	4b2e      	ldr	r3, [pc, #184]	; (5188 <battery_load+0x1c4>)
    50ce:	681b      	ldr	r3, [r3, #0]
    50d0:	3201      	adds	r2, #1
    50d2:	54a3      	strb	r3, [r4, r2]
	battery_data[36] = Time_Val>>8;
    50d4:	0a19      	lsrs	r1, r3, #8
    50d6:	3201      	adds	r2, #1
    50d8:	54a1      	strb	r1, [r4, r2]
	battery_data[37] = Time_Val>>16;
    50da:	0c19      	lsrs	r1, r3, #16
    50dc:	3201      	adds	r2, #1
    50de:	54a1      	strb	r1, [r4, r2]
	battery_data[38] = Time_Val>>24;	
    50e0:	0e1b      	lsrs	r3, r3, #24
    50e2:	3201      	adds	r2, #1
    50e4:	54a3      	strb	r3, [r4, r2]
	
	battery_data[39] = 0;    //电芯充电限制电压
    50e6:	2327      	movs	r3, #39	; 0x27
    50e8:	54e5      	strb	r5, [r4, r3]
	battery_data[40] = 0;
    50ea:	3301      	adds	r3, #1
    50ec:	54e5      	strb	r5, [r4, r3]

	battery_data[41] = 0;    //充电限制电流
    50ee:	3301      	adds	r3, #1
    50f0:	54e5      	strb	r5, [r4, r3]
	battery_data[42] = 0;
    50f2:	3301      	adds	r3, #1
    50f4:	54e5      	strb	r5, [r4, r3]
	
	battery_data[43] = 0;    //放电限制电流
    50f6:	3301      	adds	r3, #1
    50f8:	54e5      	strb	r5, [r4, r3]
	battery_data[44] = 0;
    50fa:	3301      	adds	r3, #1
    50fc:	54e5      	strb	r5, [r4, r3]
	
	battery_data[45] = 0;    //TD Flag
    50fe:	3301      	adds	r3, #1
    5100:	54e5      	strb	r5, [r4, r3]
	
	battery_data[46] = 0;    //异常 Flag
    5102:	3301      	adds	r3, #1
    5104:	54e5      	strb	r5, [r4, r3]
	battery_data[47] = 0;    //异常 Flag
    5106:	3301      	adds	r3, #1
    5108:	54e5      	strb	r5, [r4, r3]
	battery_data[48] = 0;    //异常 Flag
    510a:	3301      	adds	r3, #1
    510c:	54e5      	strb	r5, [r4, r3]
	
	battery_data[49] = 0;    //电池状态
    510e:	55a5      	strb	r5, [r4, r6]
	
	battery_data[50] = 0;    //过冲电保护等级3电压
    5110:	3302      	adds	r3, #2
    5112:	54e5      	strb	r5, [r4, r3]
	battery_data[51] = 0;
    5114:	3301      	adds	r3, #1
    5116:	54e5      	strb	r5, [r4, r3]
	
	battery_data[52] = 3445&0xff;    //电芯8%电压
    5118:	324f      	adds	r2, #79	; 0x4f
    511a:	3301      	adds	r3, #1
    511c:	54e2      	strb	r2, [r4, r3]
	battery_data[53] = 3445>>8;
    511e:	3a68      	subs	r2, #104	; 0x68
    5120:	3301      	adds	r3, #1
    5122:	54e2      	strb	r2, [r4, r3]
	
	battery_data[54] = check_sum(battery_data+3,52);
    5124:	1ce0      	adds	r0, r4, #3
    5126:	2134      	movs	r1, #52	; 0x34
    5128:	4b18      	ldr	r3, [pc, #96]	; (518c <battery_load+0x1c8>)
    512a:	4798      	blx	r3
    512c:	2336      	movs	r3, #54	; 0x36
    512e:	54e0      	strb	r0, [r4, r3]
}
    5130:	bc04      	pop	{r2}
    5132:	4690      	mov	r8, r2
    5134:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5136:	46c0      	nop			; (mov r8, r8)
    5138:	2000004c 	.word	0x2000004c
    513c:	20000e45 	.word	0x20000e45
    5140:	20000ea0 	.word	0x20000ea0
    5144:	20000e4c 	.word	0x20000e4c
    5148:	20000e50 	.word	0x20000e50
    514c:	20000eaa 	.word	0x20000eaa
    5150:	20000e7e 	.word	0x20000e7e
    5154:	20000e46 	.word	0x20000e46
    5158:	20000e44 	.word	0x20000e44
    515c:	0000958d 	.word	0x0000958d
    5160:	20000d8c 	.word	0x20000d8c
    5164:	20001010 	.word	0x20001010
    5168:	20000e7c 	.word	0x20000e7c
    516c:	000017d8 	.word	0x000017d8
    5170:	00002710 	.word	0x00002710
    5174:	20000e48 	.word	0x20000e48
    5178:	20000e4a 	.word	0x20000e4a
    517c:	20000e84 	.word	0x20000e84
    5180:	20000ea4 	.word	0x20000ea4
    5184:	20000e80 	.word	0x20000e80
    5188:	20000e98 	.word	0x20000e98
    518c:	00004edd 	.word	0x00004edd

00005190 <can_process>:
	}
}


void can_process(void)
{
    5190:	b530      	push	{r4, r5, lr}
    5192:	b0c3      	sub	sp, #268	; 0x10c
	uint8_t buffer[XMODEM_BUFLEN];
	uint8_t ch;
	uint8_t checksum = 0;
	if (readOffset != writeOffset)
    5194:	4b54      	ldr	r3, [pc, #336]	; (52e8 <can_process+0x158>)
    5196:	681a      	ldr	r2, [r3, #0]
    5198:	4b54      	ldr	r3, [pc, #336]	; (52ec <can_process+0x15c>)
    519a:	681b      	ldr	r3, [r3, #0]
    519c:	429a      	cmp	r2, r3
    519e:	d100      	bne.n	51a2 <can_process+0x12>
    51a0:	e0a0      	b.n	52e4 <can_process+0x154>
	{
		CanTxBuffer[0] = 0x55;
    51a2:	2255      	movs	r2, #85	; 0x55
    51a4:	4b52      	ldr	r3, [pc, #328]	; (52f0 <can_process+0x160>)
    51a6:	701a      	strb	r2, [r3, #0]
		read_bytes(&ch,1);
    51a8:	2101      	movs	r1, #1
    51aa:	466b      	mov	r3, sp
    51ac:	1dd8      	adds	r0, r3, #7
    51ae:	4b51      	ldr	r3, [pc, #324]	; (52f4 <can_process+0x164>)
    51b0:	4798      	blx	r3
		if (ch == 0x55)  //找到第一个字节 0x55
    51b2:	466b      	mov	r3, sp
    51b4:	3307      	adds	r3, #7
    51b6:	781b      	ldrb	r3, [r3, #0]
    51b8:	2b55      	cmp	r3, #85	; 0x55
    51ba:	d000      	beq.n	51be <can_process+0x2e>
    51bc:	e092      	b.n	52e4 <can_process+0x154>
		{
			read_bytes(&ch,1);
    51be:	2101      	movs	r1, #1
    51c0:	466b      	mov	r3, sp
    51c2:	1dd8      	adds	r0, r3, #7
    51c4:	4b4b      	ldr	r3, [pc, #300]	; (52f4 <can_process+0x164>)
    51c6:	4798      	blx	r3
			if (ch == 0x00)  //第二个字节 0x00
    51c8:	466b      	mov	r3, sp
    51ca:	3307      	adds	r3, #7
    51cc:	781b      	ldrb	r3, [r3, #0]
    51ce:	2b00      	cmp	r3, #0
    51d0:	d132      	bne.n	5238 <can_process+0xa8>
			{
				read_bytes(&ch,1);
    51d2:	2101      	movs	r1, #1
    51d4:	466b      	mov	r3, sp
    51d6:	1dd8      	adds	r0, r3, #7
    51d8:	4b46      	ldr	r3, [pc, #280]	; (52f4 <can_process+0x164>)
    51da:	4798      	blx	r3
				if (ch == 0x00)  //第三个字节 0x00
    51dc:	466b      	mov	r3, sp
    51de:	3307      	adds	r3, #7
    51e0:	781b      	ldrb	r3, [r3, #0]
    51e2:	2b00      	cmp	r3, #0
    51e4:	d17e      	bne.n	52e4 <can_process+0x154>
				{
					read_bytes(&ch,1);   //第四个字节 数据长
    51e6:	2101      	movs	r1, #1
    51e8:	466b      	mov	r3, sp
    51ea:	1dd8      	adds	r0, r3, #7
    51ec:	4b41      	ldr	r3, [pc, #260]	; (52f4 <can_process+0x164>)
    51ee:	4798      	blx	r3
					if(ch == 0x00)
    51f0:	466b      	mov	r3, sp
    51f2:	3307      	adds	r3, #7
    51f4:	781b      	ldrb	r3, [r3, #0]
    51f6:	2b00      	cmp	r3, #0
    51f8:	d174      	bne.n	52e4 <can_process+0x154>
					{
						read_bytes(&ch,1); 
    51fa:	2101      	movs	r1, #1
    51fc:	466b      	mov	r3, sp
    51fe:	1dd8      	adds	r0, r3, #7
    5200:	4b3c      	ldr	r3, [pc, #240]	; (52f4 <can_process+0x164>)
    5202:	4798      	blx	r3
						if(ch == 0x01)
    5204:	466b      	mov	r3, sp
    5206:	3307      	adds	r3, #7
    5208:	781b      	ldrb	r3, [r3, #0]
    520a:	2b01      	cmp	r3, #1
    520c:	d16a      	bne.n	52e4 <can_process+0x154>
						{
							read_bytes(&ch,1); 
    520e:	2101      	movs	r1, #1
    5210:	466b      	mov	r3, sp
    5212:	1dd8      	adds	r0, r3, #7
    5214:	4b37      	ldr	r3, [pc, #220]	; (52f4 <can_process+0x164>)
    5216:	4798      	blx	r3
							if(ch == 0xff)
    5218:	466b      	mov	r3, sp
    521a:	3307      	adds	r3, #7
    521c:	781b      	ldrb	r3, [r3, #0]
    521e:	2bff      	cmp	r3, #255	; 0xff
    5220:	d160      	bne.n	52e4 <can_process+0x154>
							{
								nvm_erase_row(BOOTLOADER_FLAG);
    5222:	4835      	ldr	r0, [pc, #212]	; (52f8 <can_process+0x168>)
    5224:	4b35      	ldr	r3, [pc, #212]	; (52fc <can_process+0x16c>)
    5226:	4798      	blx	r3
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    5228:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    522c:	4a34      	ldr	r2, [pc, #208]	; (5300 <can_process+0x170>)
    522e:	4b35      	ldr	r3, [pc, #212]	; (5304 <can_process+0x174>)
    5230:	60da      	str	r2, [r3, #12]
    5232:	f3bf 8f4f 	dsb	sy
    5236:	e7fe      	b.n	5236 <can_process+0xa6>
							}
						}
					}
				}
			}
			else if(ch == ID_address || ch == 0xff )  //地址
    5238:	4a33      	ldr	r2, [pc, #204]	; (5308 <can_process+0x178>)
    523a:	7812      	ldrb	r2, [r2, #0]
    523c:	429a      	cmp	r2, r3
    523e:	d001      	beq.n	5244 <can_process+0xb4>
    5240:	2bff      	cmp	r3, #255	; 0xff
    5242:	d14f      	bne.n	52e4 <can_process+0x154>
			{
				read_bytes(&Sequence_ID,1);   //取出定序ID
    5244:	2101      	movs	r1, #1
    5246:	4831      	ldr	r0, [pc, #196]	; (530c <can_process+0x17c>)
    5248:	4c2a      	ldr	r4, [pc, #168]	; (52f4 <can_process+0x164>)
    524a:	47a0      	blx	r4
				read_bytes(buffer,1);   //第四个字节 数据长
    524c:	2101      	movs	r1, #1
    524e:	a802      	add	r0, sp, #8
    5250:	47a0      	blx	r4

				if(buffer[0] <= 4)
    5252:	ab02      	add	r3, sp, #8
    5254:	7819      	ldrb	r1, [r3, #0]
    5256:	2904      	cmp	r1, #4
    5258:	d844      	bhi.n	52e4 <can_process+0x154>
				{
					read_bytes(buffer+1,buffer[0]+2);
    525a:	3102      	adds	r1, #2
    525c:	2009      	movs	r0, #9
    525e:	4468      	add	r0, sp
    5260:	4b24      	ldr	r3, [pc, #144]	; (52f4 <can_process+0x164>)
    5262:	4798      	blx	r3
					checksum = check_sum(buffer,buffer[0]+3);
    5264:	ad02      	add	r5, sp, #8
    5266:	782c      	ldrb	r4, [r5, #0]
    5268:	1ce1      	adds	r1, r4, #3
    526a:	b2c9      	uxtb	r1, r1
    526c:	0028      	movs	r0, r5
    526e:	4b28      	ldr	r3, [pc, #160]	; (5310 <can_process+0x180>)
    5270:	4798      	blx	r3
					if ( checksum == (buffer[buffer[0]+2]) )
    5272:	192c      	adds	r4, r5, r4
    5274:	78a3      	ldrb	r3, [r4, #2]
    5276:	4283      	cmp	r3, r0
    5278:	d134      	bne.n	52e4 <can_process+0x154>
					{
						switch(buffer[1])
    527a:	ab02      	add	r3, sp, #8
    527c:	785b      	ldrb	r3, [r3, #1]
    527e:	2b58      	cmp	r3, #88	; 0x58
    5280:	d023      	beq.n	52ca <can_process+0x13a>
    5282:	b2da      	uxtb	r2, r3
    5284:	2a58      	cmp	r2, #88	; 0x58
    5286:	d802      	bhi.n	528e <can_process+0xfe>
    5288:	2b48      	cmp	r3, #72	; 0x48
    528a:	d017      	beq.n	52bc <can_process+0x12c>
    528c:	e02a      	b.n	52e4 <can_process+0x154>
    528e:	b2da      	uxtb	r2, r3
    5290:	2ac5      	cmp	r2, #197	; 0xc5
    5292:	d00c      	beq.n	52ae <can_process+0x11e>
    5294:	2ace      	cmp	r2, #206	; 0xce
    5296:	d125      	bne.n	52e4 <can_process+0x154>
						{
							case 0xCE:
								if (address_assign_flag == 0)
    5298:	4b1e      	ldr	r3, [pc, #120]	; (5314 <can_process+0x184>)
    529a:	781b      	ldrb	r3, [r3, #0]
    529c:	2b00      	cmp	r3, #0
    529e:	d121      	bne.n	52e4 <can_process+0x154>
								{
									Latch_id = buffer[2];
    52a0:	ab02      	add	r3, sp, #8
    52a2:	789a      	ldrb	r2, [r3, #2]
    52a4:	4b1c      	ldr	r3, [pc, #112]	; (5318 <can_process+0x188>)
    52a6:	701a      	strb	r2, [r3, #0]
									battery_load();
    52a8:	4b1c      	ldr	r3, [pc, #112]	; (531c <can_process+0x18c>)
    52aa:	4798      	blx	r3
    52ac:	e01a      	b.n	52e4 <can_process+0x154>
									latch_answer();
								}
								break;
							case 0xC5:
								if (address_assign_flag == 0)
    52ae:	4b19      	ldr	r3, [pc, #100]	; (5314 <can_process+0x184>)
    52b0:	781b      	ldrb	r3, [r3, #0]
    52b2:	2b00      	cmp	r3, #0
    52b4:	d116      	bne.n	52e4 <can_process+0x154>
								{
									battery_answer();
    52b6:	4b1a      	ldr	r3, [pc, #104]	; (5320 <can_process+0x190>)
    52b8:	4798      	blx	r3
    52ba:	e013      	b.n	52e4 <can_process+0x154>
								{
									profile_answer();
								}
								break;
							case 0x48:
								if (address_assign_flag == 0)
    52bc:	4b15      	ldr	r3, [pc, #84]	; (5314 <can_process+0x184>)
    52be:	781b      	ldrb	r3, [r3, #0]
    52c0:	2b00      	cmp	r3, #0
    52c2:	d10f      	bne.n	52e4 <can_process+0x154>
								{
									address_answer();
    52c4:	4b17      	ldr	r3, [pc, #92]	; (5324 <can_process+0x194>)
    52c6:	4798      	blx	r3
    52c8:	e00c      	b.n	52e4 <can_process+0x154>
								}
								break;
							case 0x58:
								if ( buffer[2] == ID_address && address_assign_flag == 1)
    52ca:	ab02      	add	r3, sp, #8
    52cc:	789a      	ldrb	r2, [r3, #2]
    52ce:	4b0e      	ldr	r3, [pc, #56]	; (5308 <can_process+0x178>)
    52d0:	781b      	ldrb	r3, [r3, #0]
    52d2:	429a      	cmp	r2, r3
    52d4:	d106      	bne.n	52e4 <can_process+0x154>
    52d6:	4b0f      	ldr	r3, [pc, #60]	; (5314 <can_process+0x184>)
    52d8:	781b      	ldrb	r3, [r3, #0]
    52da:	2b01      	cmp	r3, #1
    52dc:	d102      	bne.n	52e4 <can_process+0x154>
								{
									address_conflict = 1;
    52de:	2201      	movs	r2, #1
    52e0:	4b11      	ldr	r3, [pc, #68]	; (5328 <can_process+0x198>)
    52e2:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
	}
}
    52e4:	b043      	add	sp, #268	; 0x10c
    52e6:	bd30      	pop	{r4, r5, pc}
    52e8:	20000048 	.word	0x20000048
    52ec:	20000090 	.word	0x20000090
    52f0:	20000f10 	.word	0x20000f10
    52f4:	00004e71 	.word	0x00004e71
    52f8:	0003fd00 	.word	0x0003fd00
    52fc:	00008219 	.word	0x00008219
    5300:	05fa0004 	.word	0x05fa0004
    5304:	e000ed00 	.word	0xe000ed00
    5308:	20000e45 	.word	0x20000e45
    530c:	20000ea0 	.word	0x20000ea0
    5310:	00004edd 	.word	0x00004edd
    5314:	20000000 	.word	0x20000000
    5318:	20000e4c 	.word	0x20000e4c
    531c:	00004fc5 	.word	0x00004fc5
    5320:	00004fb1 	.word	0x00004fb1
    5324:	00004f69 	.word	0x00004f69
    5328:	2000019c 	.word	0x2000019c

0000532c <Address_Send>:
		
	}
}

void Address_Send(void)
{
    532c:	b510      	push	{r4, lr}
    532e:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    5330:	ac01      	add	r4, sp, #4
    5332:	2355      	movs	r3, #85	; 0x55
    5334:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    5336:	4b0a      	ldr	r3, [pc, #40]	; (5360 <Address_Send+0x34>)
    5338:	781b      	ldrb	r3, [r3, #0]
    533a:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = 0x00;
    533c:	2300      	movs	r3, #0
    533e:	70a3      	strb	r3, [r4, #2]
	Send_buffer[3] = 0x00;
    5340:	70e3      	strb	r3, [r4, #3]
	Send_buffer[4] = 0x48;
    5342:	3348      	adds	r3, #72	; 0x48
    5344:	7123      	strb	r3, [r4, #4]
	Send_buffer[5] = check_sum(Send_buffer+3,3);
    5346:	2103      	movs	r1, #3
    5348:	466b      	mov	r3, sp
    534a:	1dd8      	adds	r0, r3, #7
    534c:	4b05      	ldr	r3, [pc, #20]	; (5364 <Address_Send+0x38>)
    534e:	4798      	blx	r3
    5350:	7160      	strb	r0, [r4, #5]
	send_message(Send_buffer,6);
    5352:	2106      	movs	r1, #6
    5354:	0020      	movs	r0, r4
    5356:	4b04      	ldr	r3, [pc, #16]	; (5368 <Address_Send+0x3c>)
    5358:	4798      	blx	r3
    535a:	b004      	add	sp, #16
    535c:	bd10      	pop	{r4, pc}
    535e:	46c0      	nop			; (mov r8, r8)
    5360:	20000e45 	.word	0x20000e45
    5364:	00004edd 	.word	0x00004edd
    5368:	00004f01 	.word	0x00004f01

0000536c <Address_Init>:
	
	battery_data[54] = check_sum(battery_data+3,52);
}

void Address_Init(void)
{
    536c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    536e:	464f      	mov	r7, r9
    5370:	4646      	mov	r6, r8
    5372:	b4c0      	push	{r6, r7}
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    5374:	2382      	movs	r3, #130	; 0x82
    5376:	05db      	lsls	r3, r3, #23
    5378:	6a1b      	ldr	r3, [r3, #32]
	static uint32_t time_count = 0;
	if (ID_END_Read() == false)
    537a:	065b      	lsls	r3, r3, #25
    537c:	d40d      	bmi.n	539a <Address_Init+0x2e>
	{
		ID_address = 0x01;
    537e:	2201      	movs	r2, #1
    5380:	4b28      	ldr	r3, [pc, #160]	; (5424 <Address_Init+0xb8>)
    5382:	701a      	strb	r2, [r3, #0]
		address_assign_flag = 0;
    5384:	2200      	movs	r2, #0
    5386:	4b28      	ldr	r3, [pc, #160]	; (5428 <Address_Init+0xbc>)
    5388:	701a      	strb	r2, [r3, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    538a:	2382      	movs	r3, #130	; 0x82
    538c:	05db      	lsls	r3, r3, #23
    538e:	3220      	adds	r2, #32
    5390:	615a      	str	r2, [r3, #20]
    5392:	2280      	movs	r2, #128	; 0x80
    5394:	0112      	lsls	r2, r2, #4
    5396:	615a      	str	r2, [r3, #20]
    5398:	e040      	b.n	541c <Address_Init+0xb0>
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    539a:	2182      	movs	r1, #130	; 0x82
    539c:	05c9      	lsls	r1, r1, #23
		ID_OUT_Low();
		COM_RES_Low();
	}
	else
	{
		while(ID_IN_Read() == true);//等待ID_IN 为低
    539e:	2210      	movs	r2, #16
    53a0:	6a0b      	ldr	r3, [r1, #32]
    53a2:	421a      	tst	r2, r3
    53a4:	d1fc      	bne.n	53a0 <Address_Init+0x34>
		delay_ms(10);
    53a6:	200a      	movs	r0, #10
    53a8:	4b20      	ldr	r3, [pc, #128]	; (542c <Address_Init+0xc0>)
    53aa:	4798      	blx	r3
    53ac:	2182      	movs	r1, #130	; 0x82
    53ae:	05c9      	lsls	r1, r1, #23
		while(ID_IN_Read() == true);//确认ID_IN 为低
    53b0:	2210      	movs	r2, #16
    53b2:	6a0b      	ldr	r3, [r1, #32]
    53b4:	421a      	tst	r2, r3
    53b6:	d1fc      	bne.n	53b2 <Address_Init+0x46>
		
		ID_address = 0x01;
    53b8:	2201      	movs	r2, #1
    53ba:	4b1a      	ldr	r3, [pc, #104]	; (5424 <Address_Init+0xb8>)
    53bc:	701a      	strb	r2, [r3, #0]
		while( address_assign_flag == 1)
    53be:	4f1a      	ldr	r7, [pc, #104]	; (5428 <Address_Init+0xbc>)
		{
			Address_Send();
    53c0:	4b1b      	ldr	r3, [pc, #108]	; (5430 <Address_Init+0xc4>)
    53c2:	4699      	mov	r9, r3
			time_count = 0;
    53c4:	4b1b      	ldr	r3, [pc, #108]	; (5434 <Address_Init+0xc8>)
    53c6:	4698      	mov	r8, r3
		while(ID_IN_Read() == true);//等待ID_IN 为低
		delay_ms(10);
		while(ID_IN_Read() == true);//确认ID_IN 为低
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    53c8:	e025      	b.n	5416 <Address_Init+0xaa>
		{
			Address_Send();
    53ca:	47c8      	blx	r9
			time_count = 0;
    53cc:	2300      	movs	r3, #0
    53ce:	4642      	mov	r2, r8
    53d0:	6013      	str	r3, [r2, #0]
			address_conflict = 0;
    53d2:	4a19      	ldr	r2, [pc, #100]	; (5438 <Address_Init+0xcc>)
    53d4:	7013      	strb	r3, [r2, #0]
			while(address_conflict == 0)
			{
				can_process();
    53d6:	4e19      	ldr	r6, [pc, #100]	; (543c <Address_Init+0xd0>)
				time_count++;
    53d8:	4c16      	ldr	r4, [pc, #88]	; (5434 <Address_Init+0xc8>)
				delay_ms(1);
    53da:	4d14      	ldr	r5, [pc, #80]	; (542c <Address_Init+0xc0>)
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
			{
				can_process();
    53dc:	47b0      	blx	r6
				time_count++;
    53de:	6823      	ldr	r3, [r4, #0]
    53e0:	3301      	adds	r3, #1
    53e2:	6023      	str	r3, [r4, #0]
				delay_ms(1);
    53e4:	2001      	movs	r0, #1
    53e6:	47a8      	blx	r5
				if (time_count >= 50)
    53e8:	6823      	ldr	r3, [r4, #0]
    53ea:	2b31      	cmp	r3, #49	; 0x31
    53ec:	d907      	bls.n	53fe <Address_Init+0x92>
				{
					address_assign_flag = 0;
    53ee:	2200      	movs	r2, #0
    53f0:	4b0d      	ldr	r3, [pc, #52]	; (5428 <Address_Init+0xbc>)
    53f2:	701a      	strb	r2, [r3, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    53f4:	3220      	adds	r2, #32
    53f6:	2382      	movs	r3, #130	; 0x82
    53f8:	05db      	lsls	r3, r3, #23
    53fa:	615a      	str	r2, [r3, #20]
    53fc:	e00b      	b.n	5416 <Address_Init+0xaa>
		while( address_assign_flag == 1)
		{
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
    53fe:	4b0e      	ldr	r3, [pc, #56]	; (5438 <Address_Init+0xcc>)
    5400:	781b      	ldrb	r3, [r3, #0]
    5402:	2b00      	cmp	r3, #0
    5404:	d0ea      	beq.n	53dc <Address_Init+0x70>
					address_assign_flag = 0;
					ID_OUT_Low();
					break;
				}
			}
			if (address_assign_flag == 1)
    5406:	4b08      	ldr	r3, [pc, #32]	; (5428 <Address_Init+0xbc>)
    5408:	781b      	ldrb	r3, [r3, #0]
    540a:	2b01      	cmp	r3, #1
    540c:	d103      	bne.n	5416 <Address_Init+0xaa>
			{
				ID_address++;
    540e:	4a05      	ldr	r2, [pc, #20]	; (5424 <Address_Init+0xb8>)
    5410:	7813      	ldrb	r3, [r2, #0]
    5412:	3301      	adds	r3, #1
    5414:	7013      	strb	r3, [r2, #0]
		while(ID_IN_Read() == true);//等待ID_IN 为低
		delay_ms(10);
		while(ID_IN_Read() == true);//确认ID_IN 为低
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    5416:	783b      	ldrb	r3, [r7, #0]
    5418:	2b01      	cmp	r3, #1
    541a:	d0d6      	beq.n	53ca <Address_Init+0x5e>
				ID_address++;
			}
		}
		
	}
}
    541c:	bc0c      	pop	{r2, r3}
    541e:	4690      	mov	r8, r2
    5420:	4699      	mov	r9, r3
    5422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5424:	20000e45 	.word	0x20000e45
    5428:	20000000 	.word	0x20000000
    542c:	000073c9 	.word	0x000073c9
    5430:	0000532d 	.word	0x0000532d
    5434:	20000094 	.word	0x20000094
    5438:	2000019c 	.word	0x2000019c
    543c:	00005191 	.word	0x00005191

00005440 <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
    5440:	b500      	push	{lr}
    5442:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    5444:	2300      	movs	r3, #0
    5446:	466a      	mov	r2, sp
    5448:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    544a:	4a07      	ldr	r2, [pc, #28]	; (5468 <Configure_Flash+0x28>)
    544c:	6852      	ldr	r2, [r2, #4]
    544e:	06d2      	lsls	r2, r2, #27
    5450:	0f12      	lsrs	r2, r2, #28
    5452:	4669      	mov	r1, sp
    5454:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
    5456:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
    5458:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    545a:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
    545c:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
    545e:	4668      	mov	r0, sp
    5460:	4b02      	ldr	r3, [pc, #8]	; (546c <Configure_Flash+0x2c>)
    5462:	4798      	blx	r3
}
    5464:	b003      	add	sp, #12
    5466:	bd00      	pop	{pc}
    5468:	41004000 	.word	0x41004000
    546c:	00007f91 	.word	0x00007f91

00005470 <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
    5470:	b570      	push	{r4, r5, r6, lr}
    5472:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
    5474:	4c02      	ldr	r4, [pc, #8]	; (5480 <Bsp_Erase_Row+0x10>)
    5476:	0028      	movs	r0, r5
    5478:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    547a:	2805      	cmp	r0, #5
    547c:	d0fb      	beq.n	5476 <Bsp_Erase_Row+0x6>
}
    547e:	bd70      	pop	{r4, r5, r6, pc}
    5480:	00008219 	.word	0x00008219

00005484 <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    5484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5486:	0006      	movs	r6, r0
    5488:	000d      	movs	r5, r1
    548a:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
    548c:	4f03      	ldr	r7, [pc, #12]	; (549c <Bsp_Write_Buffer+0x18>)
    548e:	0022      	movs	r2, r4
    5490:	0029      	movs	r1, r5
    5492:	0030      	movs	r0, r6
    5494:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    5496:	2805      	cmp	r0, #5
    5498:	d0f9      	beq.n	548e <Bsp_Write_Buffer+0xa>
}
    549a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    549c:	000080d9 	.word	0x000080d9

000054a0 <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    54a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    54a2:	0006      	movs	r6, r0
    54a4:	000d      	movs	r5, r1
    54a6:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
    54a8:	4f03      	ldr	r7, [pc, #12]	; (54b8 <Bsp_Read_Buffer+0x18>)
    54aa:	0022      	movs	r2, r4
    54ac:	0029      	movs	r1, r5
    54ae:	0030      	movs	r0, r6
    54b0:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    54b2:	2805      	cmp	r0, #5
    54b4:	d0f9      	beq.n	54aa <Bsp_Read_Buffer+0xa>
}
    54b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    54b8:	000081a1 	.word	0x000081a1

000054bc <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
    54bc:	4a34      	ldr	r2, [pc, #208]	; (5590 <EEPROM_To_RAM+0xd4>)
    54be:	7851      	ldrb	r1, [r2, #1]
    54c0:	4b34      	ldr	r3, [pc, #208]	; (5594 <EEPROM_To_RAM+0xd8>)
    54c2:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    54c4:	7c99      	ldrb	r1, [r3, #18]
    54c6:	b2c9      	uxtb	r1, r1
    54c8:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    54ca:	7c99      	ldrb	r1, [r3, #18]
    54cc:	b2c9      	uxtb	r1, r1
    54ce:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
    54d0:	7911      	ldrb	r1, [r2, #4]
    54d2:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
    54d4:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    54d6:	0209      	lsls	r1, r1, #8
    54d8:	b289      	uxth	r1, r1
    54da:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
    54dc:	8c98      	ldrh	r0, [r3, #36]	; 0x24
    54de:	7951      	ldrb	r1, [r2, #5]
    54e0:	4301      	orrs	r1, r0
    54e2:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
    54e4:	7991      	ldrb	r1, [r2, #6]
    54e6:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
    54e8:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
    54ea:	0209      	lsls	r1, r1, #8
    54ec:	b289      	uxth	r1, r1
    54ee:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
    54f0:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
    54f2:	79d1      	ldrb	r1, [r2, #7]
    54f4:	4301      	orrs	r1, r0
    54f6:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
    54f8:	7a11      	ldrb	r1, [r2, #8]
    54fa:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
    54fc:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    54fe:	0209      	lsls	r1, r1, #8
    5500:	b289      	uxth	r1, r1
    5502:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
    5504:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    5506:	7a51      	ldrb	r1, [r2, #9]
    5508:	4301      	orrs	r1, r0
    550a:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
    550c:	7ad1      	ldrb	r1, [r2, #11]
    550e:	4b22      	ldr	r3, [pc, #136]	; (5598 <EEPROM_To_RAM+0xdc>)
    5510:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
    5512:	7b11      	ldrb	r1, [r2, #12]
    5514:	4b21      	ldr	r3, [pc, #132]	; (559c <EEPROM_To_RAM+0xe0>)
    5516:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
    5518:	8819      	ldrh	r1, [r3, #0]
    551a:	0209      	lsls	r1, r1, #8
    551c:	b289      	uxth	r1, r1
    551e:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
    5520:	8818      	ldrh	r0, [r3, #0]
    5522:	7b51      	ldrb	r1, [r2, #13]
    5524:	4301      	orrs	r1, r0
    5526:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
    5528:	7b91      	ldrb	r1, [r2, #14]
    552a:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
    552c:	8859      	ldrh	r1, [r3, #2]
    552e:	0209      	lsls	r1, r1, #8
    5530:	b289      	uxth	r1, r1
    5532:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
    5534:	8858      	ldrh	r0, [r3, #2]
    5536:	7bd1      	ldrb	r1, [r2, #15]
    5538:	4301      	orrs	r1, r0
    553a:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
    553c:	2110      	movs	r1, #16
    553e:	5651      	ldrsb	r1, [r2, r1]
    5540:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
    5542:	2111      	movs	r1, #17
    5544:	5651      	ldrsb	r1, [r2, r1]
    5546:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
    5548:	7c91      	ldrb	r1, [r2, #18]
    554a:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
    554c:	88d9      	ldrh	r1, [r3, #6]
    554e:	b249      	sxtb	r1, r1
    5550:	0209      	lsls	r1, r1, #8
    5552:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
    5554:	88d9      	ldrh	r1, [r3, #6]
    5556:	b209      	sxth	r1, r1
    5558:	7cd0      	ldrb	r0, [r2, #19]
    555a:	4301      	orrs	r1, r0
    555c:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
    555e:	7d11      	ldrb	r1, [r2, #20]
    5560:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
    5562:	8919      	ldrh	r1, [r3, #8]
    5564:	b249      	sxtb	r1, r1
    5566:	0209      	lsls	r1, r1, #8
    5568:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
    556a:	8919      	ldrh	r1, [r3, #8]
    556c:	b209      	sxth	r1, r1
    556e:	7d50      	ldrb	r0, [r2, #21]
    5570:	4301      	orrs	r1, r0
    5572:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
    5574:	7d91      	ldrb	r1, [r2, #22]
    5576:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
    5578:	8959      	ldrh	r1, [r3, #10]
    557a:	0209      	lsls	r1, r1, #8
    557c:	b289      	uxth	r1, r1
    557e:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
    5580:	8958      	ldrh	r0, [r3, #10]
    5582:	7dd1      	ldrb	r1, [r2, #23]
    5584:	4301      	orrs	r1, r0
    5586:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
    5588:	7e12      	ldrb	r2, [r2, #24]
    558a:	b252      	sxtb	r2, r2
    558c:	731a      	strb	r2, [r3, #12]
}
    558e:	4770      	bx	lr
    5590:	20001020 	.word	0x20001020
    5594:	20000e50 	.word	0x20000e50
    5598:	20000f0c 	.word	0x20000f0c
    559c:	20000efc 	.word	0x20000efc

000055a0 <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
    55a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
    55a2:	4b2e      	ldr	r3, [pc, #184]	; (565c <EEPROM_Init+0xbc>)
    55a4:	22b3      	movs	r2, #179	; 0xb3
    55a6:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
    55a8:	492d      	ldr	r1, [pc, #180]	; (5660 <EEPROM_Init+0xc0>)
    55aa:	880a      	ldrh	r2, [r1, #0]
    55ac:	0a12      	lsrs	r2, r2, #8
    55ae:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
    55b0:	880a      	ldrh	r2, [r1, #0]
    55b2:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
    55b4:	4a2b      	ldr	r2, [pc, #172]	; (5664 <EEPROM_Init+0xc4>)
    55b6:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    55b8:	0a09      	lsrs	r1, r1, #8
    55ba:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
    55bc:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    55be:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
    55c0:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    55c2:	0a09      	lsrs	r1, r1, #8
    55c4:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
    55c6:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    55c8:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
    55ca:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    55cc:	0a09      	lsrs	r1, r1, #8
    55ce:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
    55d0:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    55d2:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
    55d4:	4a24      	ldr	r2, [pc, #144]	; (5668 <EEPROM_Init+0xc8>)
    55d6:	8812      	ldrh	r2, [r2, #0]
    55d8:	0a11      	lsrs	r1, r2, #8
    55da:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
    55dc:	72da      	strb	r2, [r3, #11]
    //20160810新增历史信息
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
    55de:	4a23      	ldr	r2, [pc, #140]	; (566c <EEPROM_Init+0xcc>)
    55e0:	8811      	ldrh	r1, [r2, #0]
    55e2:	0a09      	lsrs	r1, r1, #8
    55e4:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
    55e6:	8811      	ldrh	r1, [r2, #0]
    55e8:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
    55ea:	8851      	ldrh	r1, [r2, #2]
    55ec:	0a09      	lsrs	r1, r1, #8
    55ee:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
    55f0:	8851      	ldrh	r1, [r2, #2]
    55f2:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
    55f4:	7911      	ldrb	r1, [r2, #4]
    55f6:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
    55f8:	7951      	ldrb	r1, [r2, #5]
    55fa:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
    55fc:	88d1      	ldrh	r1, [r2, #6]
    55fe:	0a09      	lsrs	r1, r1, #8
    5600:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
    5602:	88d1      	ldrh	r1, [r2, #6]
    5604:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
    5606:	8911      	ldrh	r1, [r2, #8]
    5608:	0a09      	lsrs	r1, r1, #8
    560a:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
    560c:	8911      	ldrh	r1, [r2, #8]
    560e:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    5610:	8951      	ldrh	r1, [r2, #10]
    5612:	0a09      	lsrs	r1, r1, #8
    5614:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    5616:	8951      	ldrh	r1, [r2, #10]
    5618:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    561a:	7b12      	ldrb	r2, [r2, #12]
    561c:	b252      	sxtb	r2, r2
    561e:	1212      	asrs	r2, r2, #8
    5620:	761a      	strb	r2, [r3, #24]
    5622:	001a      	movs	r2, r3
    5624:	3319      	adds	r3, #25
    5626:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    5628:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
    562a:	7810      	ldrb	r0, [r2, #0]
    562c:	181b      	adds	r3, r3, r0
    562e:	b2db      	uxtb	r3, r3
    5630:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    5632:	428a      	cmp	r2, r1
    5634:	d1f9      	bne.n	562a <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
    5636:	4c09      	ldr	r4, [pc, #36]	; (565c <EEPROM_Init+0xbc>)
    5638:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    563a:	4d0d      	ldr	r5, [pc, #52]	; (5670 <EEPROM_Init+0xd0>)
    563c:	0028      	movs	r0, r5
    563e:	4f0d      	ldr	r7, [pc, #52]	; (5674 <EEPROM_Init+0xd4>)
    5640:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    5642:	4e0d      	ldr	r6, [pc, #52]	; (5678 <EEPROM_Init+0xd8>)
    5644:	0030      	movs	r0, r6
    5646:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5648:	221a      	movs	r2, #26
    564a:	0021      	movs	r1, r4
    564c:	0028      	movs	r0, r5
    564e:	4d0b      	ldr	r5, [pc, #44]	; (567c <EEPROM_Init+0xdc>)
    5650:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5652:	221a      	movs	r2, #26
    5654:	0021      	movs	r1, r4
    5656:	0030      	movs	r0, r6
    5658:	47a8      	blx	r5

    565a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    565c:	20001020 	.word	0x20001020
    5660:	20000e86 	.word	0x20000e86
    5664:	20000e50 	.word	0x20000e50
    5668:	20000f0c 	.word	0x20000f0c
    566c:	20000efc 	.word	0x20000efc
    5670:	0003fe00 	.word	0x0003fe00
    5674:	00005471 	.word	0x00005471
    5678:	0003ff00 	.word	0x0003ff00
    567c:	00005485 	.word	0x00005485

00005680 <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
    5680:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5682:	4c10      	ldr	r4, [pc, #64]	; (56c4 <EEPROM_BACKUP_READ+0x44>)
    5684:	221a      	movs	r2, #26
    5686:	0021      	movs	r1, r4
    5688:	480f      	ldr	r0, [pc, #60]	; (56c8 <EEPROM_BACKUP_READ+0x48>)
    568a:	4b10      	ldr	r3, [pc, #64]	; (56cc <EEPROM_BACKUP_READ+0x4c>)
    568c:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
    568e:	7823      	ldrb	r3, [r4, #0]
    5690:	2bb3      	cmp	r3, #179	; 0xb3
    5692:	d113      	bne.n	56bc <EEPROM_BACKUP_READ+0x3c>
    5694:	4a0b      	ldr	r2, [pc, #44]	; (56c4 <EEPROM_BACKUP_READ+0x44>)
    5696:	0010      	movs	r0, r2
    5698:	3019      	adds	r0, #25
    569a:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
    569c:	7811      	ldrb	r1, [r2, #0]
    569e:	185b      	adds	r3, r3, r1
    56a0:	b2db      	uxtb	r3, r3
    56a2:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
    56a4:	4282      	cmp	r2, r0
    56a6:	d1f9      	bne.n	569c <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    56a8:	4a06      	ldr	r2, [pc, #24]	; (56c4 <EEPROM_BACKUP_READ+0x44>)
    56aa:	7e52      	ldrb	r2, [r2, #25]
    56ac:	429a      	cmp	r2, r3
    56ae:	d102      	bne.n	56b6 <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
    56b0:	4b07      	ldr	r3, [pc, #28]	; (56d0 <EEPROM_BACKUP_READ+0x50>)
    56b2:	4798      	blx	r3
    56b4:	e004      	b.n	56c0 <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
    56b6:	4b07      	ldr	r3, [pc, #28]	; (56d4 <EEPROM_BACKUP_READ+0x54>)
    56b8:	4798      	blx	r3
    56ba:	e001      	b.n	56c0 <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
    56bc:	4b05      	ldr	r3, [pc, #20]	; (56d4 <EEPROM_BACKUP_READ+0x54>)
    56be:	4798      	blx	r3
   }
}
    56c0:	bd10      	pop	{r4, pc}
    56c2:	46c0      	nop			; (mov r8, r8)
    56c4:	20001020 	.word	0x20001020
    56c8:	0003ff00 	.word	0x0003ff00
    56cc:	000054a1 	.word	0x000054a1
    56d0:	000054bd 	.word	0x000054bd
    56d4:	000055a1 	.word	0x000055a1

000056d8 <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
    56d8:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    56da:	4c10      	ldr	r4, [pc, #64]	; (571c <SYS_EEPROM_Init+0x44>)
    56dc:	221a      	movs	r2, #26
    56de:	0021      	movs	r1, r4
    56e0:	480f      	ldr	r0, [pc, #60]	; (5720 <SYS_EEPROM_Init+0x48>)
    56e2:	4b10      	ldr	r3, [pc, #64]	; (5724 <SYS_EEPROM_Init+0x4c>)
    56e4:	4798      	blx	r3
	//FLASH块读取
	if(flash_ram_buffer[0] == 0xB3)
    56e6:	7823      	ldrb	r3, [r4, #0]
    56e8:	2bb3      	cmp	r3, #179	; 0xb3
    56ea:	d113      	bne.n	5714 <SYS_EEPROM_Init+0x3c>
    56ec:	4a0b      	ldr	r2, [pc, #44]	; (571c <SYS_EEPROM_Init+0x44>)
    56ee:	0010      	movs	r0, r2
    56f0:	3019      	adds	r0, #25
    56f2:	2300      	movs	r3, #0
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
    56f4:	7811      	ldrb	r1, [r2, #0]
    56f6:	185b      	adds	r3, r3, r1
    56f8:	b2db      	uxtb	r3, r3
    56fa:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    56fc:	4282      	cmp	r2, r0
    56fe:	d1f9      	bne.n	56f4 <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    5700:	4a06      	ldr	r2, [pc, #24]	; (571c <SYS_EEPROM_Init+0x44>)
    5702:	7e52      	ldrb	r2, [r2, #25]
    5704:	429a      	cmp	r2, r3
    5706:	d102      	bne.n	570e <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
    5708:	4b07      	ldr	r3, [pc, #28]	; (5728 <SYS_EEPROM_Init+0x50>)
    570a:	4798      	blx	r3
    570c:	e004      	b.n	5718 <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
    570e:	4b07      	ldr	r3, [pc, #28]	; (572c <SYS_EEPROM_Init+0x54>)
    5710:	4798      	blx	r3
    5712:	e001      	b.n	5718 <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
    5714:	4b05      	ldr	r3, [pc, #20]	; (572c <SYS_EEPROM_Init+0x54>)
    5716:	4798      	blx	r3
	}
}
    5718:	bd10      	pop	{r4, pc}
    571a:	46c0      	nop			; (mov r8, r8)
    571c:	20001020 	.word	0x20001020
    5720:	0003fe00 	.word	0x0003fe00
    5724:	000054a1 	.word	0x000054a1
    5728:	000054bd 	.word	0x000054bd
    572c:	00005681 	.word	0x00005681

00005730 <Configure_GPIO>:
 */ 

#include "gpio.h"

void Configure_GPIO(void)
{
    5730:	b5f0      	push	{r4, r5, r6, r7, lr}
    5732:	4647      	mov	r7, r8
    5734:	b480      	push	{r7}
    5736:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    5738:	ac01      	add	r4, sp, #4
    573a:	2701      	movs	r7, #1
    573c:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
    573e:	2600      	movs	r6, #0
    5740:	70a6      	strb	r6, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5742:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(MCU_STOP_PIN, &pin_conf);
    5744:	0021      	movs	r1, r4
    5746:	2029      	movs	r0, #41	; 0x29
    5748:	4d13      	ldr	r5, [pc, #76]	; (5798 <Configure_GPIO+0x68>)
    574a:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    574c:	2382      	movs	r3, #130	; 0x82
    574e:	05db      	lsls	r3, r3, #23
    5750:	4698      	mov	r8, r3
    5752:	3380      	adds	r3, #128	; 0x80
    5754:	2280      	movs	r2, #128	; 0x80
    5756:	0092      	lsls	r2, r2, #2
    5758:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(MCU_STOP_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    575a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(ID_OUT_PIN, &pin_conf);
    575c:	0021      	movs	r1, r4
    575e:	2005      	movs	r0, #5
    5760:	47a8      	blx	r5
    5762:	2320      	movs	r3, #32
    5764:	4642      	mov	r2, r8
    5766:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(ID_OUT_PIN, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5768:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(COM_RES_PIN, &pin_conf);
    576a:	0021      	movs	r1, r4
    576c:	200b      	movs	r0, #11
    576e:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5770:	2380      	movs	r3, #128	; 0x80
    5772:	011b      	lsls	r3, r3, #4
    5774:	4642      	mov	r2, r8
    5776:	6153      	str	r3, [r2, #20]
	port_pin_set_output_level(COM_RES_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5778:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_IN_PIN, &pin_conf);
    577a:	0021      	movs	r1, r4
    577c:	2004      	movs	r0, #4
    577e:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5780:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_END_PIN, &pin_conf);
    5782:	0021      	movs	r1, r4
    5784:	2006      	movs	r0, #6
    5786:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5788:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SOV_PIN, &pin_conf);
    578a:	0021      	movs	r1, r4
    578c:	2024      	movs	r0, #36	; 0x24
    578e:	47a8      	blx	r5
	
    5790:	b002      	add	sp, #8
    5792:	bc04      	pop	{r2}
    5794:	4690      	mov	r8, r2
    5796:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5798:	0000829d 	.word	0x0000829d

0000579c <EEPROM_Write_DATA>:
NOTICE			:
DATE			: 2016/08/10
*****************************************************************************/

void EEPROM_Write_DATA(uint16_t index,uint16_t val,uint8_t mode)
{
    579c:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,block_crc;
	block_crc = 0;
	if(mode == 1)
    579e:	2a01      	cmp	r2, #1
    57a0:	d11b      	bne.n	57da <EEPROM_Write_DATA+0x3e>
	{
		flash_ram_buffer[index] = (uint8_t)(val>>8);
    57a2:	4b1a      	ldr	r3, [pc, #104]	; (580c <EEPROM_Write_DATA+0x70>)
    57a4:	0a0a      	lsrs	r2, r1, #8
    57a6:	541a      	strb	r2, [r3, r0]
		flash_ram_buffer[index+1] = (uint8_t)(val);
    57a8:	1818      	adds	r0, r3, r0
    57aa:	7041      	strb	r1, [r0, #1]
    57ac:	2319      	movs	r3, #25
    57ae:	3b01      	subs	r3, #1
    57b0:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    57b2:	2b00      	cmp	r3, #0
    57b4:	d1fb      	bne.n	57ae <EEPROM_Write_DATA+0x12>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    57b6:	4c16      	ldr	r4, [pc, #88]	; (5810 <EEPROM_Write_DATA+0x74>)
    57b8:	0020      	movs	r0, r4
    57ba:	4e16      	ldr	r6, [pc, #88]	; (5814 <EEPROM_Write_DATA+0x78>)
    57bc:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    57be:	4d16      	ldr	r5, [pc, #88]	; (5818 <EEPROM_Write_DATA+0x7c>)
    57c0:	0028      	movs	r0, r5
    57c2:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    57c4:	4e11      	ldr	r6, [pc, #68]	; (580c <EEPROM_Write_DATA+0x70>)
    57c6:	221a      	movs	r2, #26
    57c8:	0031      	movs	r1, r6
    57ca:	0020      	movs	r0, r4
    57cc:	4c13      	ldr	r4, [pc, #76]	; (581c <EEPROM_Write_DATA+0x80>)
    57ce:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    57d0:	221a      	movs	r2, #26
    57d2:	0031      	movs	r1, r6
    57d4:	0028      	movs	r0, r5
    57d6:	47a0      	blx	r4
    57d8:	e017      	b.n	580a <EEPROM_Write_DATA+0x6e>
	}
	else
	{
		flash_ram_buffer[index] = (uint8_t)(val);
    57da:	4b0c      	ldr	r3, [pc, #48]	; (580c <EEPROM_Write_DATA+0x70>)
    57dc:	5419      	strb	r1, [r3, r0]
    57de:	2319      	movs	r3, #25
    57e0:	3b01      	subs	r3, #1
    57e2:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    57e4:	2b00      	cmp	r3, #0
    57e6:	d1fb      	bne.n	57e0 <EEPROM_Write_DATA+0x44>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    57e8:	4c09      	ldr	r4, [pc, #36]	; (5810 <EEPROM_Write_DATA+0x74>)
    57ea:	0020      	movs	r0, r4
    57ec:	4e09      	ldr	r6, [pc, #36]	; (5814 <EEPROM_Write_DATA+0x78>)
    57ee:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    57f0:	4d09      	ldr	r5, [pc, #36]	; (5818 <EEPROM_Write_DATA+0x7c>)
    57f2:	0028      	movs	r0, r5
    57f4:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    57f6:	4e05      	ldr	r6, [pc, #20]	; (580c <EEPROM_Write_DATA+0x70>)
    57f8:	221a      	movs	r2, #26
    57fa:	0031      	movs	r1, r6
    57fc:	0020      	movs	r0, r4
    57fe:	4c07      	ldr	r4, [pc, #28]	; (581c <EEPROM_Write_DATA+0x80>)
    5800:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5802:	221a      	movs	r2, #26
    5804:	0031      	movs	r1, r6
    5806:	0028      	movs	r0, r5
    5808:	47a0      	blx	r4
	}
}
    580a:	bd70      	pop	{r4, r5, r6, pc}
    580c:	20001020 	.word	0x20001020
    5810:	0003fe00 	.word	0x0003fe00
    5814:	00005471 	.word	0x00005471
    5818:	0003ff00 	.word	0x0003ff00
    581c:	00005485 	.word	0x00005485

00005820 <His_Data_Save>:
OUTPUT			: none
NOTICE			:
DATE			: 2016/08/10
******************************************************************************/
void His_Data_Save(void)
{
    5820:	b510      	push	{r4, lr}
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
    5822:	4b7f      	ldr	r3, [pc, #508]	; (5a20 <His_Data_Save+0x200>)
    5824:	881b      	ldrh	r3, [r3, #0]
    5826:	b29b      	uxth	r3, r3
    5828:	4a7e      	ldr	r2, [pc, #504]	; (5a24 <His_Data_Save+0x204>)
    582a:	8811      	ldrh	r1, [r2, #0]
    582c:	428b      	cmp	r3, r1
    582e:	d910      	bls.n	5852 <His_Data_Save+0x32>
	{
		his_vcell_min_delay++;
    5830:	4b7d      	ldr	r3, [pc, #500]	; (5a28 <His_Data_Save+0x208>)
    5832:	781b      	ldrb	r3, [r3, #0]
    5834:	3301      	adds	r3, #1
    5836:	b2db      	uxtb	r3, r3
		if(his_vcell_min_delay >10)
    5838:	2b0a      	cmp	r3, #10
    583a:	d802      	bhi.n	5842 <His_Data_Save+0x22>
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
	{
		his_vcell_min_delay++;
    583c:	4a7a      	ldr	r2, [pc, #488]	; (5a28 <His_Data_Save+0x208>)
    583e:	7013      	strb	r3, [r2, #0]
    5840:	e00a      	b.n	5858 <His_Data_Save+0x38>
		if(his_vcell_min_delay >10)
		{
			his_vcell_min_delay =0;
    5842:	2200      	movs	r2, #0
    5844:	4b78      	ldr	r3, [pc, #480]	; (5a28 <His_Data_Save+0x208>)
    5846:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMIN,nADC_CELL_MIN,1);
    5848:	3201      	adds	r2, #1
    584a:	200c      	movs	r0, #12
    584c:	4b77      	ldr	r3, [pc, #476]	; (5a2c <His_Data_Save+0x20c>)
    584e:	4798      	blx	r3
    5850:	e002      	b.n	5858 <His_Data_Save+0x38>
		}
	}
	else
	{
		his_vcell_min_delay =0;
    5852:	2200      	movs	r2, #0
    5854:	4b74      	ldr	r3, [pc, #464]	; (5a28 <His_Data_Save+0x208>)
    5856:	701a      	strb	r2, [r3, #0]
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
    5858:	4b71      	ldr	r3, [pc, #452]	; (5a20 <His_Data_Save+0x200>)
    585a:	885b      	ldrh	r3, [r3, #2]
    585c:	b29b      	uxth	r3, r3
    585e:	4a74      	ldr	r2, [pc, #464]	; (5a30 <His_Data_Save+0x210>)
    5860:	8811      	ldrh	r1, [r2, #0]
    5862:	428b      	cmp	r3, r1
    5864:	d210      	bcs.n	5888 <His_Data_Save+0x68>
	{
		his_vcell_max_delay++;
    5866:	4b73      	ldr	r3, [pc, #460]	; (5a34 <His_Data_Save+0x214>)
    5868:	781b      	ldrb	r3, [r3, #0]
    586a:	3301      	adds	r3, #1
    586c:	b2db      	uxtb	r3, r3
		if(his_vcell_max_delay >10)
    586e:	2b0a      	cmp	r3, #10
    5870:	d802      	bhi.n	5878 <His_Data_Save+0x58>
		his_vcell_min_delay =0;
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
	{
		his_vcell_max_delay++;
    5872:	4a70      	ldr	r2, [pc, #448]	; (5a34 <His_Data_Save+0x214>)
    5874:	7013      	strb	r3, [r2, #0]
    5876:	e00a      	b.n	588e <His_Data_Save+0x6e>
		if(his_vcell_max_delay >10)
		{
			his_vcell_max_delay =0;
    5878:	2200      	movs	r2, #0
    587a:	4b6e      	ldr	r3, [pc, #440]	; (5a34 <His_Data_Save+0x214>)
    587c:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMAX,nADC_CELL_MAX,1);
    587e:	3201      	adds	r2, #1
    5880:	200e      	movs	r0, #14
    5882:	4b6a      	ldr	r3, [pc, #424]	; (5a2c <His_Data_Save+0x20c>)
    5884:	4798      	blx	r3
    5886:	e002      	b.n	588e <His_Data_Save+0x6e>
		}
	}
	else
	{
		his_vcell_max_delay =0;
    5888:	2200      	movs	r2, #0
    588a:	4b6a      	ldr	r3, [pc, #424]	; (5a34 <His_Data_Save+0x214>)
    588c:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
    588e:	4b6a      	ldr	r3, [pc, #424]	; (5a38 <His_Data_Save+0x218>)
    5890:	8819      	ldrh	r1, [r3, #0]
    5892:	4b63      	ldr	r3, [pc, #396]	; (5a20 <His_Data_Save+0x200>)
    5894:	791b      	ldrb	r3, [r3, #4]
    5896:	b25b      	sxtb	r3, r3
    5898:	4299      	cmp	r1, r3
    589a:	da0f      	bge.n	58bc <His_Data_Save+0x9c>
	{
		his_bat_temp_min_delay++;
    589c:	4b67      	ldr	r3, [pc, #412]	; (5a3c <His_Data_Save+0x21c>)
    589e:	781b      	ldrb	r3, [r3, #0]
    58a0:	3301      	adds	r3, #1
    58a2:	b2db      	uxtb	r3, r3
		if(his_bat_temp_min_delay >10)
    58a4:	2b0a      	cmp	r3, #10
    58a6:	d802      	bhi.n	58ae <His_Data_Save+0x8e>
		his_vcell_max_delay =0;
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
	{
		his_bat_temp_min_delay++;
    58a8:	4a64      	ldr	r2, [pc, #400]	; (5a3c <His_Data_Save+0x21c>)
    58aa:	7013      	strb	r3, [r2, #0]
    58ac:	e009      	b.n	58c2 <His_Data_Save+0xa2>
		if(his_bat_temp_min_delay >10)
		{
			his_bat_temp_min_delay =0;
    58ae:	2200      	movs	r2, #0
    58b0:	4b62      	ldr	r3, [pc, #392]	; (5a3c <His_Data_Save+0x21c>)
    58b2:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMIN,nADC_TMONI_BAT_MIN,0);
    58b4:	2010      	movs	r0, #16
    58b6:	4b5d      	ldr	r3, [pc, #372]	; (5a2c <His_Data_Save+0x20c>)
    58b8:	4798      	blx	r3
    58ba:	e002      	b.n	58c2 <His_Data_Save+0xa2>
		}
	}
	else
	{
		his_bat_temp_min_delay =0;
    58bc:	2200      	movs	r2, #0
    58be:	4b5f      	ldr	r3, [pc, #380]	; (5a3c <His_Data_Save+0x21c>)
    58c0:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
    58c2:	4b5f      	ldr	r3, [pc, #380]	; (5a40 <His_Data_Save+0x220>)
    58c4:	8819      	ldrh	r1, [r3, #0]
    58c6:	4b56      	ldr	r3, [pc, #344]	; (5a20 <His_Data_Save+0x200>)
    58c8:	795b      	ldrb	r3, [r3, #5]
    58ca:	b25b      	sxtb	r3, r3
    58cc:	4299      	cmp	r1, r3
    58ce:	dd0f      	ble.n	58f0 <His_Data_Save+0xd0>
	{
		his_bat_temp_max_delay++;
    58d0:	4b5c      	ldr	r3, [pc, #368]	; (5a44 <His_Data_Save+0x224>)
    58d2:	781b      	ldrb	r3, [r3, #0]
    58d4:	3301      	adds	r3, #1
    58d6:	b2db      	uxtb	r3, r3
		if(his_bat_temp_max_delay >10)
    58d8:	2b0a      	cmp	r3, #10
    58da:	d802      	bhi.n	58e2 <His_Data_Save+0xc2>
		his_bat_temp_min_delay =0;
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
	{
		his_bat_temp_max_delay++;
    58dc:	4a59      	ldr	r2, [pc, #356]	; (5a44 <His_Data_Save+0x224>)
    58de:	7013      	strb	r3, [r2, #0]
    58e0:	e009      	b.n	58f6 <His_Data_Save+0xd6>
		if(his_bat_temp_max_delay >10)
		{
			his_bat_temp_max_delay =0;
    58e2:	2200      	movs	r2, #0
    58e4:	4b57      	ldr	r3, [pc, #348]	; (5a44 <His_Data_Save+0x224>)
    58e6:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMAX,nADC_TMONI_BAT_MAX,0);
    58e8:	2011      	movs	r0, #17
    58ea:	4b50      	ldr	r3, [pc, #320]	; (5a2c <His_Data_Save+0x20c>)
    58ec:	4798      	blx	r3
    58ee:	e002      	b.n	58f6 <His_Data_Save+0xd6>
		}
	}
	else
	{
		his_bat_temp_max_delay =0;
    58f0:	2200      	movs	r2, #0
    58f2:	4b54      	ldr	r3, [pc, #336]	; (5a44 <His_Data_Save+0x224>)
    58f4:	701a      	strb	r2, [r3, #0]
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
    58f6:	4b4a      	ldr	r3, [pc, #296]	; (5a20 <His_Data_Save+0x200>)
    58f8:	88db      	ldrh	r3, [r3, #6]
    58fa:	b21b      	sxth	r3, r3
    58fc:	4a52      	ldr	r2, [pc, #328]	; (5a48 <His_Data_Save+0x228>)
    58fe:	2100      	movs	r1, #0
    5900:	5e51      	ldrsh	r1, [r2, r1]
    5902:	428b      	cmp	r3, r1
    5904:	dd13      	ble.n	592e <His_Data_Save+0x10e>
    5906:	2900      	cmp	r1, #0
    5908:	da11      	bge.n	592e <His_Data_Save+0x10e>
	{
		his_dch_cur_max_delay++;
    590a:	4b50      	ldr	r3, [pc, #320]	; (5a4c <His_Data_Save+0x22c>)
    590c:	781b      	ldrb	r3, [r3, #0]
    590e:	3301      	adds	r3, #1
    5910:	b2db      	uxtb	r3, r3
		if(his_dch_cur_max_delay >10)
    5912:	2b0a      	cmp	r3, #10
    5914:	d802      	bhi.n	591c <His_Data_Save+0xfc>
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
	{
		his_dch_cur_max_delay++;
    5916:	4a4d      	ldr	r2, [pc, #308]	; (5a4c <His_Data_Save+0x22c>)
    5918:	7013      	strb	r3, [r2, #0]
    591a:	e00b      	b.n	5934 <His_Data_Save+0x114>
		if(his_dch_cur_max_delay >10)
		{
			his_dch_cur_max_delay =0;
    591c:	2200      	movs	r2, #0
    591e:	4b4b      	ldr	r3, [pc, #300]	; (5a4c <His_Data_Save+0x22c>)
    5920:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_DCHCMAX,nADC_CURRENT,1);
    5922:	b289      	uxth	r1, r1
    5924:	3201      	adds	r2, #1
    5926:	2012      	movs	r0, #18
    5928:	4b40      	ldr	r3, [pc, #256]	; (5a2c <His_Data_Save+0x20c>)
    592a:	4798      	blx	r3
    592c:	e002      	b.n	5934 <His_Data_Save+0x114>
		}
	}
	else
	{
		his_dch_cur_max_delay =0;
    592e:	2200      	movs	r2, #0
    5930:	4b46      	ldr	r3, [pc, #280]	; (5a4c <His_Data_Save+0x22c>)
    5932:	701a      	strb	r2, [r3, #0]
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
    5934:	4b3a      	ldr	r3, [pc, #232]	; (5a20 <His_Data_Save+0x200>)
    5936:	891b      	ldrh	r3, [r3, #8]
    5938:	b21b      	sxth	r3, r3
    593a:	4a43      	ldr	r2, [pc, #268]	; (5a48 <His_Data_Save+0x228>)
    593c:	2100      	movs	r1, #0
    593e:	5e51      	ldrsh	r1, [r2, r1]
    5940:	428b      	cmp	r3, r1
    5942:	da13      	bge.n	596c <His_Data_Save+0x14c>
    5944:	2900      	cmp	r1, #0
    5946:	dd11      	ble.n	596c <His_Data_Save+0x14c>
	{
		his_chg_cur_max_delay++;
    5948:	4b41      	ldr	r3, [pc, #260]	; (5a50 <His_Data_Save+0x230>)
    594a:	781b      	ldrb	r3, [r3, #0]
    594c:	3301      	adds	r3, #1
    594e:	b2db      	uxtb	r3, r3
		if(his_chg_cur_max_delay >10)
    5950:	2b0a      	cmp	r3, #10
    5952:	d802      	bhi.n	595a <His_Data_Save+0x13a>
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
	{
		his_chg_cur_max_delay++;
    5954:	4a3e      	ldr	r2, [pc, #248]	; (5a50 <His_Data_Save+0x230>)
    5956:	7013      	strb	r3, [r2, #0]
    5958:	e00b      	b.n	5972 <His_Data_Save+0x152>
		if(his_chg_cur_max_delay >10)
		{
			his_chg_cur_max_delay =0;
    595a:	2200      	movs	r2, #0
    595c:	4b3c      	ldr	r3, [pc, #240]	; (5a50 <His_Data_Save+0x230>)
    595e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_CHGCMAX,nADC_CURRENT,1);
    5960:	b289      	uxth	r1, r1
    5962:	3201      	adds	r2, #1
    5964:	2014      	movs	r0, #20
    5966:	4b31      	ldr	r3, [pc, #196]	; (5a2c <His_Data_Save+0x20c>)
    5968:	4798      	blx	r3
    596a:	e002      	b.n	5972 <His_Data_Save+0x152>
		}
	}
	else
	{
		his_chg_cur_max_delay =0;
    596c:	2200      	movs	r2, #0
    596e:	4b38      	ldr	r3, [pc, #224]	; (5a50 <His_Data_Save+0x230>)
    5970:	701a      	strb	r2, [r3, #0]
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
    5972:	4b38      	ldr	r3, [pc, #224]	; (5a54 <His_Data_Save+0x234>)
    5974:	881b      	ldrh	r3, [r3, #0]
    5976:	4a2a      	ldr	r2, [pc, #168]	; (5a20 <His_Data_Save+0x200>)
    5978:	8952      	ldrh	r2, [r2, #10]
    597a:	b29b      	uxth	r3, r3
    597c:	4293      	cmp	r3, r2
    597e:	d913      	bls.n	59a8 <His_Data_Save+0x188>
	{
		his_soc_delay++;
    5980:	4b35      	ldr	r3, [pc, #212]	; (5a58 <His_Data_Save+0x238>)
    5982:	781b      	ldrb	r3, [r3, #0]
    5984:	3301      	adds	r3, #1
    5986:	b2db      	uxtb	r3, r3
		if(his_soc_delay >10)
    5988:	2b0a      	cmp	r3, #10
    598a:	d802      	bhi.n	5992 <His_Data_Save+0x172>
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
	{
		his_soc_delay++;
    598c:	4a32      	ldr	r2, [pc, #200]	; (5a58 <His_Data_Save+0x238>)
    598e:	7013      	strb	r3, [r2, #0]
    5990:	e00d      	b.n	59ae <His_Data_Save+0x18e>
		if(his_soc_delay >10)
		{
			his_soc_delay =0;
    5992:	2200      	movs	r2, #0
    5994:	4b30      	ldr	r3, [pc, #192]	; (5a58 <His_Data_Save+0x238>)
    5996:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_SOC_MAX,g_sys_cap.val.full_cap,1);
    5998:	4b2e      	ldr	r3, [pc, #184]	; (5a54 <His_Data_Save+0x234>)
    599a:	8819      	ldrh	r1, [r3, #0]
    599c:	b289      	uxth	r1, r1
    599e:	3201      	adds	r2, #1
    59a0:	2016      	movs	r0, #22
    59a2:	4b22      	ldr	r3, [pc, #136]	; (5a2c <His_Data_Save+0x20c>)
    59a4:	4798      	blx	r3
    59a6:	e002      	b.n	59ae <His_Data_Save+0x18e>
		}
	}
	else
	{
		his_soc_delay =0;
    59a8:	2200      	movs	r2, #0
    59aa:	4b2b      	ldr	r3, [pc, #172]	; (5a58 <His_Data_Save+0x238>)
    59ac:	701a      	strb	r2, [r3, #0]
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
    59ae:	4b2b      	ldr	r3, [pc, #172]	; (5a5c <His_Data_Save+0x23c>)
    59b0:	8819      	ldrh	r1, [r3, #0]
    59b2:	4b1b      	ldr	r3, [pc, #108]	; (5a20 <His_Data_Save+0x200>)
    59b4:	7b1b      	ldrb	r3, [r3, #12]
    59b6:	b25b      	sxtb	r3, r3
    59b8:	4299      	cmp	r1, r3
    59ba:	dd10      	ble.n	59de <His_Data_Save+0x1be>
	{
		his_pcb_temp_max_delay++;
    59bc:	4b28      	ldr	r3, [pc, #160]	; (5a60 <His_Data_Save+0x240>)
    59be:	781b      	ldrb	r3, [r3, #0]
    59c0:	3301      	adds	r3, #1
    59c2:	b2db      	uxtb	r3, r3
		if(his_pcb_temp_max_delay >10)
    59c4:	2b0a      	cmp	r3, #10
    59c6:	d802      	bhi.n	59ce <His_Data_Save+0x1ae>
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
	{
		his_pcb_temp_max_delay++;
    59c8:	4a25      	ldr	r2, [pc, #148]	; (5a60 <His_Data_Save+0x240>)
    59ca:	7013      	strb	r3, [r2, #0]
    59cc:	e00a      	b.n	59e4 <His_Data_Save+0x1c4>
		if(his_pcb_temp_max_delay >10)
		{
			his_pcb_temp_max_delay =0;
    59ce:	2200      	movs	r2, #0
    59d0:	4b23      	ldr	r3, [pc, #140]	; (5a60 <His_Data_Save+0x240>)
    59d2:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_PCBTEMPMAX,nADC_TMONI_PCB_MAX,1);
    59d4:	3201      	adds	r2, #1
    59d6:	2018      	movs	r0, #24
    59d8:	4b14      	ldr	r3, [pc, #80]	; (5a2c <His_Data_Save+0x20c>)
    59da:	4798      	blx	r3
    59dc:	e002      	b.n	59e4 <His_Data_Save+0x1c4>
		}
	}
	else
	{
		his_pcb_temp_max_delay =0;
    59de:	2200      	movs	r2, #0
    59e0:	4b1f      	ldr	r3, [pc, #124]	; (5a60 <His_Data_Save+0x240>)
    59e2:	701a      	strb	r2, [r3, #0]
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
    59e4:	4b1f      	ldr	r3, [pc, #124]	; (5a64 <His_Data_Save+0x244>)
    59e6:	8819      	ldrh	r1, [r3, #0]
    59e8:	4b1f      	ldr	r3, [pc, #124]	; (5a68 <His_Data_Save+0x248>)
    59ea:	881b      	ldrh	r3, [r3, #0]
    59ec:	428b      	cmp	r3, r1
    59ee:	d012      	beq.n	5a16 <His_Data_Save+0x1f6>
	{
		his_sys_err_flags_delay++;
    59f0:	4b1e      	ldr	r3, [pc, #120]	; (5a6c <His_Data_Save+0x24c>)
    59f2:	781b      	ldrb	r3, [r3, #0]
    59f4:	3301      	adds	r3, #1
    59f6:	b2db      	uxtb	r3, r3
		if(his_sys_err_flags_delay>10)
    59f8:	2b0a      	cmp	r3, #10
    59fa:	d802      	bhi.n	5a02 <His_Data_Save+0x1e2>
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
	{
		his_sys_err_flags_delay++;
    59fc:	4a1b      	ldr	r2, [pc, #108]	; (5a6c <His_Data_Save+0x24c>)
    59fe:	7013      	strb	r3, [r2, #0]
    5a00:	e00c      	b.n	5a1c <His_Data_Save+0x1fc>
		if(his_sys_err_flags_delay>10)
		{
			his_sys_err_flags_delay=0;
    5a02:	2200      	movs	r2, #0
    5a04:	4b19      	ldr	r3, [pc, #100]	; (5a6c <His_Data_Save+0x24c>)
    5a06:	701a      	strb	r2, [r3, #0]
			last_SYS_ERR_FLAGS_VAL=sys_err_flags.VAL;
    5a08:	4b17      	ldr	r3, [pc, #92]	; (5a68 <His_Data_Save+0x248>)
    5a0a:	8019      	strh	r1, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_SYS_ERR,sys_err_flags.VAL,1);
    5a0c:	3201      	adds	r2, #1
    5a0e:	200a      	movs	r0, #10
    5a10:	4b06      	ldr	r3, [pc, #24]	; (5a2c <His_Data_Save+0x20c>)
    5a12:	4798      	blx	r3
    5a14:	e002      	b.n	5a1c <His_Data_Save+0x1fc>
			
		}
	}
	else
	{
		his_sys_err_flags_delay=0;
    5a16:	2200      	movs	r2, #0
    5a18:	4b14      	ldr	r3, [pc, #80]	; (5a6c <His_Data_Save+0x24c>)
    5a1a:	701a      	strb	r2, [r3, #0]
	}
}
    5a1c:	bd10      	pop	{r4, pc}
    5a1e:	46c0      	nop			; (mov r8, r8)
    5a20:	20000efc 	.word	0x20000efc
    5a24:	20000e4a 	.word	0x20000e4a
    5a28:	200001ae 	.word	0x200001ae
    5a2c:	0000579d 	.word	0x0000579d
    5a30:	20000e84 	.word	0x20000e84
    5a34:	2000019f 	.word	0x2000019f
    5a38:	20000d8c 	.word	0x20000d8c
    5a3c:	200001ac 	.word	0x200001ac
    5a40:	20001010 	.word	0x20001010
    5a44:	2000019e 	.word	0x2000019e
    5a48:	20000eaa 	.word	0x20000eaa
    5a4c:	2000019d 	.word	0x2000019d
    5a50:	200001ad 	.word	0x200001ad
    5a54:	20000e50 	.word	0x20000e50
    5a58:	200001a0 	.word	0x200001a0
    5a5c:	2000101c 	.word	0x2000101c
    5a60:	200001a4 	.word	0x200001a4
    5a64:	20000f0c 	.word	0x20000f0c
    5a68:	200001a2 	.word	0x200001a2
    5a6c:	200001a5 	.word	0x200001a5

00005a70 <Write_Time_or_mAh>:
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
	}
}

void Write_Time_or_mAh(uint32_t value,uint8_t type)
{
    5a70:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a72:	4657      	mov	r7, sl
    5a74:	464e      	mov	r6, r9
    5a76:	4645      	mov	r5, r8
    5a78:	b4e0      	push	{r5, r6, r7}
    5a7a:	b082      	sub	sp, #8
    5a7c:	4682      	mov	sl, r0
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //根据类型区分地址
    5a7e:	2902      	cmp	r1, #2
    5a80:	d002      	beq.n	5a88 <Write_Time_or_mAh+0x18>
    5a82:	2903      	cmp	r1, #3
    5a84:	d003      	beq.n	5a8e <Write_Time_or_mAh+0x1e>
    5a86:	e005      	b.n	5a94 <Write_Time_or_mAh+0x24>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    5a88:	4b57      	ldr	r3, [pc, #348]	; (5be8 <Write_Time_or_mAh+0x178>)
    5a8a:	4698      	mov	r8, r3
    5a8c:	e004      	b.n	5a98 <Write_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    5a8e:	4b57      	ldr	r3, [pc, #348]	; (5bec <Write_Time_or_mAh+0x17c>)
    5a90:	4698      	mov	r8, r3
    5a92:	e001      	b.n	5a98 <Write_Time_or_mAh+0x28>
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //根据类型区分地址
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    5a94:	4b56      	ldr	r3, [pc, #344]	; (5bf0 <Write_Time_or_mAh+0x180>)
    5a96:	4698      	mov	r8, r3
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
    5a98:	4643      	mov	r3, r8
    5a9a:	1c5f      	adds	r7, r3, #1
    5a9c:	37ff      	adds	r7, #255	; 0xff
    5a9e:	2208      	movs	r2, #8
    5aa0:	4669      	mov	r1, sp
    5aa2:	0038      	movs	r0, r7
    5aa4:	4b53      	ldr	r3, [pc, #332]	; (5bf4 <Write_Time_or_mAh+0x184>)
    5aa6:	4798      	blx	r3
	if (buff[0] == 0xff) //第二扇区没有数据 直接从第一扇区开始找
    5aa8:	466b      	mov	r3, sp
    5aaa:	781b      	ldrb	r3, [r3, #0]
    5aac:	2bff      	cmp	r3, #255	; 0xff
    5aae:	d130      	bne.n	5b12 <Write_Time_or_mAh+0xa2>
    5ab0:	2400      	movs	r4, #0
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    5ab2:	4e50      	ldr	r6, [pc, #320]	; (5bf4 <Write_Time_or_mAh+0x184>)
    5ab4:	b2e3      	uxtb	r3, r4
    5ab6:	4699      	mov	r9, r3
    5ab8:	00e5      	lsls	r5, r4, #3
    5aba:	4445      	add	r5, r8
    5abc:	2208      	movs	r2, #8
    5abe:	4669      	mov	r1, sp
    5ac0:	0028      	movs	r0, r5
    5ac2:	47b0      	blx	r6
			if (buff[0] == 0xff)
    5ac4:	466b      	mov	r3, sp
    5ac6:	781b      	ldrb	r3, [r3, #0]
    5ac8:	2bff      	cmp	r3, #255	; 0xff
    5aca:	d11e      	bne.n	5b0a <Write_Time_or_mAh+0x9a>
			{
				buff[0] = 0x00;
    5acc:	2300      	movs	r3, #0
    5ace:	466a      	mov	r2, sp
    5ad0:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    5ad2:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    5ad4:	4652      	mov	r2, sl
    5ad6:	0e12      	lsrs	r2, r2, #24
    5ad8:	4669      	mov	r1, sp
    5ada:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    5adc:	4652      	mov	r2, sl
    5ade:	0c12      	lsrs	r2, r2, #16
    5ae0:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    5ae2:	4652      	mov	r2, sl
    5ae4:	0a12      	lsrs	r2, r2, #8
    5ae6:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    5ae8:	466a      	mov	r2, sp
    5aea:	4651      	mov	r1, sl
    5aec:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    5aee:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    5af0:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+(i<<3),buff,8);
    5af2:	2208      	movs	r2, #8
    5af4:	4669      	mov	r1, sp
    5af6:	0028      	movs	r0, r5
    5af8:	4b3f      	ldr	r3, [pc, #252]	; (5bf8 <Write_Time_or_mAh+0x188>)
    5afa:	4798      	blx	r3
				if (i == 16)
    5afc:	464b      	mov	r3, r9
    5afe:	2b10      	cmp	r3, #16
    5b00:	d16b      	bne.n	5bda <Write_Time_or_mAh+0x16a>
				{
					Bsp_Erase_Row(address+256);
    5b02:	0038      	movs	r0, r7
    5b04:	4b3d      	ldr	r3, [pc, #244]	; (5bfc <Write_Time_or_mAh+0x18c>)
    5b06:	4798      	blx	r3
    5b08:	e067      	b.n	5bda <Write_Time_or_mAh+0x16a>
    5b0a:	3401      	adds	r4, #1
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
	if (buff[0] == 0xff) //第二扇区没有数据 直接从第一扇区开始找
	{
		for (i=0;i<64;i++)
    5b0c:	2c40      	cmp	r4, #64	; 0x40
    5b0e:	d1d1      	bne.n	5ab4 <Write_Time_or_mAh+0x44>
    5b10:	e063      	b.n	5bda <Write_Time_or_mAh+0x16a>
    5b12:	2600      	movs	r6, #0
    5b14:	2400      	movs	r4, #0
	}
	else //第二商区有数据，先找第二扇区
	{
		for (i=0;i<32;i++)
		{
			Bsp_Read_Buffer(address+256+(i<<3),buff,8);
    5b16:	4b37      	ldr	r3, [pc, #220]	; (5bf4 <Write_Time_or_mAh+0x184>)
    5b18:	4699      	mov	r9, r3
    5b1a:	00f5      	lsls	r5, r6, #3
    5b1c:	19ed      	adds	r5, r5, r7
    5b1e:	2208      	movs	r2, #8
    5b20:	4669      	mov	r1, sp
    5b22:	0028      	movs	r0, r5
    5b24:	47c8      	blx	r9
			if (buff[0] == 0xff)
    5b26:	466b      	mov	r3, sp
    5b28:	781b      	ldrb	r3, [r3, #0]
    5b2a:	2bff      	cmp	r3, #255	; 0xff
    5b2c:	d11d      	bne.n	5b6a <Write_Time_or_mAh+0xfa>
			{
				buff[0] = 0x00;
    5b2e:	2300      	movs	r3, #0
    5b30:	466a      	mov	r2, sp
    5b32:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    5b34:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    5b36:	4652      	mov	r2, sl
    5b38:	0e12      	lsrs	r2, r2, #24
    5b3a:	4669      	mov	r1, sp
    5b3c:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    5b3e:	4652      	mov	r2, sl
    5b40:	0c12      	lsrs	r2, r2, #16
    5b42:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    5b44:	4652      	mov	r2, sl
    5b46:	0a12      	lsrs	r2, r2, #8
    5b48:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    5b4a:	466a      	mov	r2, sp
    5b4c:	4651      	mov	r1, sl
    5b4e:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    5b50:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    5b52:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+256+(i<<3),buff,8);
    5b54:	2208      	movs	r2, #8
    5b56:	4669      	mov	r1, sp
    5b58:	0028      	movs	r0, r5
    5b5a:	4b27      	ldr	r3, [pc, #156]	; (5bf8 <Write_Time_or_mAh+0x188>)
    5b5c:	4798      	blx	r3
				if (i == 16)
    5b5e:	2c10      	cmp	r4, #16
    5b60:	d109      	bne.n	5b76 <Write_Time_or_mAh+0x106>
				{
					Bsp_Erase_Row(address);
    5b62:	4640      	mov	r0, r8
    5b64:	4b25      	ldr	r3, [pc, #148]	; (5bfc <Write_Time_or_mAh+0x18c>)
    5b66:	4798      	blx	r3
    5b68:	e037      	b.n	5bda <Write_Time_or_mAh+0x16a>
			}
		}
	}
	else //第二商区有数据，先找第二扇区
	{
		for (i=0;i<32;i++)
    5b6a:	3401      	adds	r4, #1
    5b6c:	b2e4      	uxtb	r4, r4
    5b6e:	3601      	adds	r6, #1
    5b70:	2c20      	cmp	r4, #32
    5b72:	d1d2      	bne.n	5b1a <Write_Time_or_mAh+0xaa>
    5b74:	e001      	b.n	5b7a <Write_Time_or_mAh+0x10a>
					Bsp_Erase_Row(address);
				}
				break;
			}
		}
		if (i == 32)
    5b76:	2c20      	cmp	r4, #32
    5b78:	d12f      	bne.n	5bda <Write_Time_or_mAh+0x16a>
    5b7a:	2500      	movs	r5, #0
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    5b7c:	4e1d      	ldr	r6, [pc, #116]	; (5bf4 <Write_Time_or_mAh+0x184>)
    5b7e:	b2eb      	uxtb	r3, r5
    5b80:	4699      	mov	r9, r3
    5b82:	00ec      	lsls	r4, r5, #3
    5b84:	4444      	add	r4, r8
    5b86:	2208      	movs	r2, #8
    5b88:	4669      	mov	r1, sp
    5b8a:	0020      	movs	r0, r4
    5b8c:	47b0      	blx	r6
				if (buff[0] == 0xff)
    5b8e:	466b      	mov	r3, sp
    5b90:	781b      	ldrb	r3, [r3, #0]
    5b92:	2bff      	cmp	r3, #255	; 0xff
    5b94:	d11e      	bne.n	5bd4 <Write_Time_or_mAh+0x164>
				{
					buff[0] = 0x00;
    5b96:	2300      	movs	r3, #0
    5b98:	466a      	mov	r2, sp
    5b9a:	7013      	strb	r3, [r2, #0]
					buff[1] = 0x00;
    5b9c:	7053      	strb	r3, [r2, #1]
					buff[2] = value>>24;
    5b9e:	4652      	mov	r2, sl
    5ba0:	0e12      	lsrs	r2, r2, #24
    5ba2:	4669      	mov	r1, sp
    5ba4:	708a      	strb	r2, [r1, #2]
					buff[3] = value>>16;
    5ba6:	4652      	mov	r2, sl
    5ba8:	0c12      	lsrs	r2, r2, #16
    5baa:	70ca      	strb	r2, [r1, #3]
					buff[4] = value>>8;
    5bac:	4652      	mov	r2, sl
    5bae:	0a12      	lsrs	r2, r2, #8
    5bb0:	710a      	strb	r2, [r1, #4]
					buff[5] = value;
    5bb2:	466a      	mov	r2, sp
    5bb4:	4651      	mov	r1, sl
    5bb6:	7151      	strb	r1, [r2, #5]
					buff[6] = 0x00;
    5bb8:	7193      	strb	r3, [r2, #6]
					buff[7] = 0x00;
    5bba:	71d3      	strb	r3, [r2, #7]
					Bsp_Write_Buffer(address+(i<<3),buff,8);
    5bbc:	2208      	movs	r2, #8
    5bbe:	4669      	mov	r1, sp
    5bc0:	0020      	movs	r0, r4
    5bc2:	4b0d      	ldr	r3, [pc, #52]	; (5bf8 <Write_Time_or_mAh+0x188>)
    5bc4:	4798      	blx	r3
					if (i == 16)
    5bc6:	464b      	mov	r3, r9
    5bc8:	2b10      	cmp	r3, #16
    5bca:	d106      	bne.n	5bda <Write_Time_or_mAh+0x16a>
					{
						Bsp_Erase_Row(address+256);
    5bcc:	0038      	movs	r0, r7
    5bce:	4b0b      	ldr	r3, [pc, #44]	; (5bfc <Write_Time_or_mAh+0x18c>)
    5bd0:	4798      	blx	r3
    5bd2:	e002      	b.n	5bda <Write_Time_or_mAh+0x16a>
    5bd4:	3501      	adds	r5, #1
				break;
			}
		}
		if (i == 32)
		{
			for (i=0;i<32;i++)
    5bd6:	2d20      	cmp	r5, #32
    5bd8:	d1d1      	bne.n	5b7e <Write_Time_or_mAh+0x10e>
					break;
				}
			}
		}
	}
}
    5bda:	b002      	add	sp, #8
    5bdc:	bc1c      	pop	{r2, r3, r4}
    5bde:	4690      	mov	r8, r2
    5be0:	4699      	mov	r9, r3
    5be2:	46a2      	mov	sl, r4
    5be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5be6:	46c0      	nop			; (mov r8, r8)
    5be8:	0003f900 	.word	0x0003f900
    5bec:	0003fb00 	.word	0x0003fb00
    5bf0:	0003f700 	.word	0x0003f700
    5bf4:	000054a1 	.word	0x000054a1
    5bf8:	00005485 	.word	0x00005485
    5bfc:	00005471 	.word	0x00005471

00005c00 <Read_Time_or_mAh>:

uint32_t Read_Time_or_mAh(uint8_t type) 
{
    5c00:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c02:	464f      	mov	r7, r9
    5c04:	b480      	push	{r7}
    5c06:	b084      	sub	sp, #16
    5c08:	0004      	movs	r4, r0
	uint32_t address = DCH_FLAG_START;
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
    5c0a:	2208      	movs	r2, #8
    5c0c:	2100      	movs	r1, #0
    5c0e:	a802      	add	r0, sp, #8
    5c10:	4b37      	ldr	r3, [pc, #220]	; (5cf0 <Read_Time_or_mAh+0xf0>)
    5c12:	4798      	blx	r3
	switch(type)    //根据类型区分地址
    5c14:	2c02      	cmp	r4, #2
    5c16:	d002      	beq.n	5c1e <Read_Time_or_mAh+0x1e>
    5c18:	2c03      	cmp	r4, #3
    5c1a:	d002      	beq.n	5c22 <Read_Time_or_mAh+0x22>
    5c1c:	e003      	b.n	5c26 <Read_Time_or_mAh+0x26>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    5c1e:	4e35      	ldr	r6, [pc, #212]	; (5cf4 <Read_Time_or_mAh+0xf4>)
    5c20:	e002      	b.n	5c28 <Read_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    5c22:	4e35      	ldr	r6, [pc, #212]	; (5cf8 <Read_Time_or_mAh+0xf8>)
    5c24:	e000      	b.n	5c28 <Read_Time_or_mAh+0x28>
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
	switch(type)    //根据类型区分地址
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    5c26:	4e35      	ldr	r6, [pc, #212]	; (5cfc <Read_Time_or_mAh+0xfc>)
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address,buff,8);// 第一字节为FF表示无数据  第二字节无效  第 3 4 5 6 为32位数据 7 8 字节无效
    5c28:	2208      	movs	r2, #8
    5c2a:	a902      	add	r1, sp, #8
    5c2c:	0030      	movs	r0, r6
    5c2e:	4b34      	ldr	r3, [pc, #208]	; (5d00 <Read_Time_or_mAh+0x100>)
    5c30:	4798      	blx	r3
	if (buff[0] == 0xff)
    5c32:	ab02      	add	r3, sp, #8
    5c34:	781b      	ldrb	r3, [r3, #0]
    5c36:	2400      	movs	r4, #0
    5c38:	2bff      	cmp	r3, #255	; 0xff
    5c3a:	d12f      	bne.n	5c9c <Read_Time_or_mAh+0x9c>
	{
		address = address + 256;
    5c3c:	1c75      	adds	r5, r6, #1
    5c3e:	35ff      	adds	r5, #255	; 0xff
		Bsp_Read_Buffer(address,buff,8);
    5c40:	2208      	movs	r2, #8
    5c42:	a902      	add	r1, sp, #8
    5c44:	0028      	movs	r0, r5
    5c46:	4b2e      	ldr	r3, [pc, #184]	; (5d00 <Read_Time_or_mAh+0x100>)
    5c48:	4798      	blx	r3
		if (buff[0] == 0xff)
    5c4a:	ab02      	add	r3, sp, #8
    5c4c:	781b      	ldrb	r3, [r3, #0]
    5c4e:	2bff      	cmp	r3, #255	; 0xff
    5c50:	d039      	beq.n	5cc6 <Read_Time_or_mAh+0xc6>
    5c52:	2700      	movs	r7, #0
		}
		else
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    5c54:	4b2a      	ldr	r3, [pc, #168]	; (5d00 <Read_Time_or_mAh+0x100>)
    5c56:	4699      	mov	r9, r3
    5c58:	9701      	str	r7, [sp, #4]
    5c5a:	00f8      	lsls	r0, r7, #3
    5c5c:	1940      	adds	r0, r0, r5
    5c5e:	2208      	movs	r2, #8
    5c60:	a902      	add	r1, sp, #8
    5c62:	47c8      	blx	r9
				if (buff[0] == 0xff)
    5c64:	ab02      	add	r3, sp, #8
    5c66:	781b      	ldrb	r3, [r3, #0]
    5c68:	2bff      	cmp	r3, #255	; 0xff
    5c6a:	d10a      	bne.n	5c82 <Read_Time_or_mAh+0x82>
				{
					Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    5c6c:	9801      	ldr	r0, [sp, #4]
    5c6e:	3801      	subs	r0, #1
    5c70:	00c0      	lsls	r0, r0, #3
    5c72:	1940      	adds	r0, r0, r5
    5c74:	2208      	movs	r2, #8
    5c76:	a902      	add	r1, sp, #8
    5c78:	4b21      	ldr	r3, [pc, #132]	; (5d00 <Read_Time_or_mAh+0x100>)
    5c7a:	4798      	blx	r3
					break;
				}
			}
			if (i == 32)
    5c7c:	2c20      	cmp	r4, #32
    5c7e:	d122      	bne.n	5cc6 <Read_Time_or_mAh+0xc6>
    5c80:	e004      	b.n	5c8c <Read_Time_or_mAh+0x8c>
		{
			//flash没数据 重新初始化
		}
		else
		{
			for (i=0;i<32;i++)
    5c82:	3401      	adds	r4, #1
    5c84:	b2e4      	uxtb	r4, r4
    5c86:	3701      	adds	r7, #1
    5c88:	2c20      	cmp	r4, #32
    5c8a:	d1e5      	bne.n	5c58 <Read_Time_or_mAh+0x58>
					break;
				}
			}
			if (i == 32)
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    5c8c:	0030      	movs	r0, r6
    5c8e:	30f9      	adds	r0, #249	; 0xf9
    5c90:	30ff      	adds	r0, #255	; 0xff
    5c92:	2208      	movs	r2, #8
    5c94:	a902      	add	r1, sp, #8
    5c96:	4b1a      	ldr	r3, [pc, #104]	; (5d00 <Read_Time_or_mAh+0x100>)
    5c98:	4798      	blx	r3
    5c9a:	e014      	b.n	5cc6 <Read_Time_or_mAh+0xc6>
	}
	else
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    5c9c:	4f18      	ldr	r7, [pc, #96]	; (5d00 <Read_Time_or_mAh+0x100>)
    5c9e:	00e0      	lsls	r0, r4, #3
    5ca0:	1980      	adds	r0, r0, r6
    5ca2:	2208      	movs	r2, #8
    5ca4:	a902      	add	r1, sp, #8
    5ca6:	47b8      	blx	r7
			if (buff[0] == 0xff)
    5ca8:	ab02      	add	r3, sp, #8
    5caa:	781b      	ldrb	r3, [r3, #0]
    5cac:	2bff      	cmp	r3, #255	; 0xff
    5cae:	d107      	bne.n	5cc0 <Read_Time_or_mAh+0xc0>
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    5cb0:	1e60      	subs	r0, r4, #1
    5cb2:	00c0      	lsls	r0, r0, #3
    5cb4:	1980      	adds	r0, r0, r6
    5cb6:	2208      	movs	r2, #8
    5cb8:	a902      	add	r1, sp, #8
    5cba:	4b11      	ldr	r3, [pc, #68]	; (5d00 <Read_Time_or_mAh+0x100>)
    5cbc:	4798      	blx	r3
				break;
    5cbe:	e002      	b.n	5cc6 <Read_Time_or_mAh+0xc6>
    5cc0:	3401      	adds	r4, #1
			}
		}
	}
	else
	{
		for (i=0;i<64;i++)
    5cc2:	2c40      	cmp	r4, #64	; 0x40
    5cc4:	d1eb      	bne.n	5c9e <Read_Time_or_mAh+0x9e>
				break;
			}
		}
	}
	
	val_temp = buff[2]<<24 | buff[3]<<16 | buff[4]<<8 | buff[5];
    5cc6:	ab02      	add	r3, sp, #8
    5cc8:	7898      	ldrb	r0, [r3, #2]
    5cca:	0600      	lsls	r0, r0, #24
    5ccc:	78db      	ldrb	r3, [r3, #3]
    5cce:	041b      	lsls	r3, r3, #16
    5cd0:	4318      	orrs	r0, r3
    5cd2:	ab02      	add	r3, sp, #8
    5cd4:	795b      	ldrb	r3, [r3, #5]
    5cd6:	4318      	orrs	r0, r3
    5cd8:	ab02      	add	r3, sp, #8
    5cda:	791b      	ldrb	r3, [r3, #4]
    5cdc:	021b      	lsls	r3, r3, #8
    5cde:	4318      	orrs	r0, r3
	if(val_temp == 0XFFFFFFFF) val_temp = 0;
    5ce0:	1c43      	adds	r3, r0, #1
    5ce2:	d100      	bne.n	5ce6 <Read_Time_or_mAh+0xe6>
    5ce4:	2000      	movs	r0, #0
	
	return val_temp;
}
    5ce6:	b004      	add	sp, #16
    5ce8:	bc04      	pop	{r2}
    5cea:	4691      	mov	r9, r2
    5cec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5cee:	46c0      	nop			; (mov r8, r8)
    5cf0:	000097c3 	.word	0x000097c3
    5cf4:	0003f900 	.word	0x0003f900
    5cf8:	0003fb00 	.word	0x0003fb00
    5cfc:	0003f700 	.word	0x0003f700
    5d00:	000054a1 	.word	0x000054a1

00005d04 <Time_update>:

void Time_update(void)
{
    5d04:	b510      	push	{r4, lr}
	static cal_ms = 0;
	cal_ms++;
    5d06:	4b0e      	ldr	r3, [pc, #56]	; (5d40 <Time_update+0x3c>)
    5d08:	681b      	ldr	r3, [r3, #0]
    5d0a:	3301      	adds	r3, #1
	if (cal_ms >= 4)
    5d0c:	2b03      	cmp	r3, #3
    5d0e:	dc02      	bgt.n	5d16 <Time_update+0x12>
}

void Time_update(void)
{
	static cal_ms = 0;
	cal_ms++;
    5d10:	4a0b      	ldr	r2, [pc, #44]	; (5d40 <Time_update+0x3c>)
    5d12:	6013      	str	r3, [r2, #0]
    5d14:	e012      	b.n	5d3c <Time_update+0x38>
	if (cal_ms >= 4)
	{
		cal_ms = 0;
    5d16:	2200      	movs	r2, #0
    5d18:	4b09      	ldr	r3, [pc, #36]	; (5d40 <Time_update+0x3c>)
    5d1a:	601a      	str	r2, [r3, #0]
		Time_Val++;
    5d1c:	4b09      	ldr	r3, [pc, #36]	; (5d44 <Time_update+0x40>)
    5d1e:	681a      	ldr	r2, [r3, #0]
    5d20:	1c50      	adds	r0, r2, #1
    5d22:	6018      	str	r0, [r3, #0]
		if (Time_Val - Time_Val_Bak >= 60)
    5d24:	4b08      	ldr	r3, [pc, #32]	; (5d48 <Time_update+0x44>)
    5d26:	681b      	ldr	r3, [r3, #0]
    5d28:	1ac3      	subs	r3, r0, r3
    5d2a:	2b3b      	cmp	r3, #59	; 0x3b
    5d2c:	d906      	bls.n	5d3c <Time_update+0x38>
		{
			Write_Time_or_mAh(Time_Val,TIME_FLAG);
    5d2e:	2103      	movs	r1, #3
    5d30:	4b06      	ldr	r3, [pc, #24]	; (5d4c <Time_update+0x48>)
    5d32:	4798      	blx	r3
			Time_Val_Bak = Time_Val;
    5d34:	4b03      	ldr	r3, [pc, #12]	; (5d44 <Time_update+0x40>)
    5d36:	681a      	ldr	r2, [r3, #0]
    5d38:	4b03      	ldr	r3, [pc, #12]	; (5d48 <Time_update+0x44>)
    5d3a:	601a      	str	r2, [r3, #0]
		}
	}
}
    5d3c:	bd10      	pop	{r4, pc}
    5d3e:	46c0      	nop			; (mov r8, r8)
    5d40:	200001a8 	.word	0x200001a8
    5d44:	20000e98 	.word	0x20000e98
    5d48:	20000e40 	.word	0x20000e40
    5d4c:	00005a71 	.word	0x00005a71

00005d50 <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    5d50:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d52:	4657      	mov	r7, sl
    5d54:	464e      	mov	r6, r9
    5d56:	4645      	mov	r5, r8
    5d58:	b4e0      	push	{r5, r6, r7}
    5d5a:	2482      	movs	r4, #130	; 0x82
    5d5c:	05e4      	lsls	r4, r4, #23
    5d5e:	2380      	movs	r3, #128	; 0x80
    5d60:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5d62:	2680      	movs	r6, #128	; 0x80
    5d64:	0536      	lsls	r6, r6, #20
    5d66:	61a6      	str	r6, [r4, #24]
    5d68:	2580      	movs	r5, #128	; 0x80
    5d6a:	056d      	lsls	r5, r5, #21
    5d6c:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    5d6e:	20fa      	movs	r0, #250	; 0xfa
    5d70:	0040      	lsls	r0, r0, #1
    5d72:	4b34      	ldr	r3, [pc, #208]	; (5e44 <PowerOn_Init+0xf4>)
    5d74:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5d76:	6166      	str	r6, [r4, #20]
    5d78:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    5d7a:	4e33      	ldr	r6, [pc, #204]	; (5e48 <PowerOn_Init+0xf8>)
    5d7c:	2400      	movs	r4, #0
    5d7e:	2500      	movs	r5, #0
    5d80:	8034      	strh	r4, [r6, #0]
    sys_states.VAL =0;
    5d82:	4f32      	ldr	r7, [pc, #200]	; (5e4c <PowerOn_Init+0xfc>)
    5d84:	803c      	strh	r4, [r7, #0]
    afe_flags.VAL =0;
    5d86:	4b32      	ldr	r3, [pc, #200]	; (5e50 <PowerOn_Init+0x100>)
    5d88:	801c      	strh	r4, [r3, #0]
    flash_flags.VAL =0;
    5d8a:	4b32      	ldr	r3, [pc, #200]	; (5e54 <PowerOn_Init+0x104>)
    5d8c:	801c      	strh	r4, [r3, #0]
    sys_err_flags.VAL =0;
    5d8e:	4b32      	ldr	r3, [pc, #200]	; (5e58 <PowerOn_Init+0x108>)
    5d90:	801c      	strh	r4, [r3, #0]
	cap_update = BAT_NORMAL_CAP;
    5d92:	4a32      	ldr	r2, [pc, #200]	; (5e5c <PowerOn_Init+0x10c>)
    5d94:	4b32      	ldr	r3, [pc, #200]	; (5e60 <PowerOn_Init+0x110>)
    5d96:	801a      	strh	r2, [r3, #0]
	nADC_CURRENT = 0;
    5d98:	4b32      	ldr	r3, [pc, #200]	; (5e64 <PowerOn_Init+0x114>)
    5d9a:	801c      	strh	r4, [r3, #0]
	g_bal_state.VAL = 0;
    5d9c:	4b32      	ldr	r3, [pc, #200]	; (5e68 <PowerOn_Init+0x118>)
    5d9e:	801c      	strh	r4, [r3, #0]
	g_bal_need.VAL = 0;
    5da0:	4b32      	ldr	r3, [pc, #200]	; (5e6c <PowerOn_Init+0x11c>)
    5da2:	801c      	strh	r4, [r3, #0]
	PWR_VALUE = 0;
    5da4:	4b32      	ldr	r3, [pc, #200]	; (5e70 <PowerOn_Init+0x120>)
    5da6:	801c      	strh	r4, [r3, #0]
	Total_VBAT = 0;
    5da8:	4b32      	ldr	r3, [pc, #200]	; (5e74 <PowerOn_Init+0x124>)
    5daa:	801c      	strh	r4, [r3, #0]
	AFE_OC_DELAY_CNT = 0;
    5dac:	4b32      	ldr	r3, [pc, #200]	; (5e78 <PowerOn_Init+0x128>)
    5dae:	701d      	strb	r5, [r3, #0]
	AFE_SCD_DELAY_CNT = 0;
    5db0:	4b32      	ldr	r3, [pc, #200]	; (5e7c <PowerOn_Init+0x12c>)
    5db2:	701d      	strb	r5, [r3, #0]
	AFE_OCC_DELAY_CNT = 0;
    5db4:	4b32      	ldr	r3, [pc, #200]	; (5e80 <PowerOn_Init+0x130>)
    5db6:	701d      	strb	r5, [r3, #0]
	Latch_id = 0;
    5db8:	4b32      	ldr	r3, [pc, #200]	; (5e84 <PowerOn_Init+0x134>)
    5dba:	701d      	strb	r5, [r3, #0]
	ID_address = 0xff;
    5dbc:	22ff      	movs	r2, #255	; 0xff
    5dbe:	4b32      	ldr	r3, [pc, #200]	; (5e88 <PowerOn_Init+0x138>)
    5dc0:	701a      	strb	r2, [r3, #0]
	DCH_Val = Read_Time_or_mAh(DCH_FLAG);
    5dc2:	2001      	movs	r0, #1
    5dc4:	4b31      	ldr	r3, [pc, #196]	; (5e8c <PowerOn_Init+0x13c>)
    5dc6:	4698      	mov	r8, r3
    5dc8:	4798      	blx	r3
    5dca:	4b31      	ldr	r3, [pc, #196]	; (5e90 <PowerOn_Init+0x140>)
    5dcc:	469a      	mov	sl, r3
    5dce:	6018      	str	r0, [r3, #0]
	CHG_Val = Read_Time_or_mAh(CHG_FLAG);
    5dd0:	2002      	movs	r0, #2
    5dd2:	47c0      	blx	r8
    5dd4:	4b2f      	ldr	r3, [pc, #188]	; (5e94 <PowerOn_Init+0x144>)
    5dd6:	4699      	mov	r9, r3
    5dd8:	6018      	str	r0, [r3, #0]
	Time_Val = Read_Time_or_mAh(TIME_FLAG);
    5dda:	2003      	movs	r0, #3
    5ddc:	47c0      	blx	r8
    5dde:	4b2e      	ldr	r3, [pc, #184]	; (5e98 <PowerOn_Init+0x148>)
    5de0:	6018      	str	r0, [r3, #0]
	DCH_Val_Bak = DCH_Val;
    5de2:	4653      	mov	r3, sl
    5de4:	681a      	ldr	r2, [r3, #0]
    5de6:	4b2d      	ldr	r3, [pc, #180]	; (5e9c <PowerOn_Init+0x14c>)
    5de8:	601a      	str	r2, [r3, #0]
	CHG_Val_Bak = CHG_Val;
    5dea:	464b      	mov	r3, r9
    5dec:	681a      	ldr	r2, [r3, #0]
    5dee:	4b2c      	ldr	r3, [pc, #176]	; (5ea0 <PowerOn_Init+0x150>)
    5df0:	601a      	str	r2, [r3, #0]
	Time_Val_Bak = Time_Val;
    5df2:	4b2c      	ldr	r3, [pc, #176]	; (5ea4 <PowerOn_Init+0x154>)
    5df4:	6018      	str	r0, [r3, #0]
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 初始值为断开连接
    5df6:	787a      	ldrb	r2, [r7, #1]
    5df8:	2340      	movs	r3, #64	; 0x40
    5dfa:	4313      	orrs	r3, r2
    5dfc:	707b      	strb	r3, [r7, #1]
    g_sys_cap.val.cycle_record_flag =0;
    5dfe:	4b2a      	ldr	r3, [pc, #168]	; (5ea8 <PowerOn_Init+0x158>)
    5e00:	761d      	strb	r5, [r3, #24]
    sys_flags.val.afe_connect_flag =1;
    5e02:	7832      	ldrb	r2, [r6, #0]
    5e04:	2101      	movs	r1, #1
    5e06:	430a      	orrs	r2, r1
    5e08:	7032      	strb	r2, [r6, #0]
    sys_states.val.sys_dch_on =0;
    5e0a:	783a      	ldrb	r2, [r7, #0]
    sys_states.val.sys_chg_on =0;
    5e0c:	2001      	movs	r0, #1
    5e0e:	4382      	bics	r2, r0
    5e10:	3001      	adds	r0, #1
    5e12:	4382      	bics	r2, r0
    5e14:	703a      	strb	r2, [r7, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    5e16:	7872      	ldrb	r2, [r6, #1]
    5e18:	4311      	orrs	r1, r2
    5e1a:	7071      	strb	r1, [r6, #1]
    g_sys_cap.val.cap_cnt =0;
    5e1c:	621c      	str	r4, [r3, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    5e1e:	849c      	strh	r4, [r3, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    5e20:	75dd      	strb	r5, [r3, #23]
    g_sys_cap.val.deep_rate_sum =0;
    5e22:	769d      	strb	r5, [r3, #26]
	
	//历史信息初始化,为了方便判断,初始化全部配置极限值
	g_sys_history.val.bat_temp_max =0;
    5e24:	4b21      	ldr	r3, [pc, #132]	; (5eac <PowerOn_Init+0x15c>)
    5e26:	715d      	strb	r5, [r3, #5]
	g_sys_history.val.bat_temp_min =100;
    5e28:	2264      	movs	r2, #100	; 0x64
    5e2a:	711a      	strb	r2, [r3, #4]
	g_sys_history.val.chg_cur_max =0;
    5e2c:	811c      	strh	r4, [r3, #8]
	g_sys_history.val.dch_cur_max =0;
    5e2e:	80dc      	strh	r4, [r3, #6]
	g_sys_history.val.pcb_temp_max =0;
    5e30:	731d      	strb	r5, [r3, #12]
	g_sys_history.val.soc_max =0;
    5e32:	815c      	strh	r4, [r3, #10]
	g_sys_history.val.vcell_max =0;
    5e34:	805c      	strh	r4, [r3, #2]
	g_sys_history.val.vcell_min =0xffff;
    5e36:	3a65      	subs	r2, #101	; 0x65
    5e38:	801a      	strh	r2, [r3, #0]
}
    5e3a:	bc1c      	pop	{r2, r3, r4}
    5e3c:	4690      	mov	r8, r2
    5e3e:	4699      	mov	r9, r3
    5e40:	46a2      	mov	sl, r4
    5e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e44:	000073c9 	.word	0x000073c9
    5e48:	20000eac 	.word	0x20000eac
    5e4c:	2000103c 	.word	0x2000103c
    5e50:	20001018 	.word	0x20001018
    5e54:	20001014 	.word	0x20001014
    5e58:	20000f0c 	.word	0x20000f0c
    5e5c:	fffff618 	.word	0xfffff618
    5e60:	20000e86 	.word	0x20000e86
    5e64:	20000eaa 	.word	0x20000eaa
    5e68:	20000e8c 	.word	0x20000e8c
    5e6c:	20000e94 	.word	0x20000e94
    5e70:	2000101a 	.word	0x2000101a
    5e74:	20000e48 	.word	0x20000e48
    5e78:	2000103f 	.word	0x2000103f
    5e7c:	2000103e 	.word	0x2000103e
    5e80:	20001016 	.word	0x20001016
    5e84:	20000e4c 	.word	0x20000e4c
    5e88:	20000e45 	.word	0x20000e45
    5e8c:	00005c01 	.word	0x00005c01
    5e90:	20000ea4 	.word	0x20000ea4
    5e94:	20000e80 	.word	0x20000e80
    5e98:	20000e98 	.word	0x20000e98
    5e9c:	20000e90 	.word	0x20000e90
    5ea0:	20000e88 	.word	0x20000e88
    5ea4:	20000e40 	.word	0x20000e40
    5ea8:	20000e50 	.word	0x20000e50
    5eac:	20000efc 	.word	0x20000efc

00005eb0 <HardwareProtection>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void HardwareProtection(void)
{
    5eb0:	b510      	push	{r4, lr}
	//开机设置电压保护值,未成功持续设置,直到成功
	if(sys_flags.val.afe_set_hard_protect_end == 0)
    5eb2:	4b26      	ldr	r3, [pc, #152]	; (5f4c <HardwareProtection+0x9c>)
    5eb4:	781b      	ldrb	r3, [r3, #0]
    5eb6:	075b      	lsls	r3, r3, #29
    5eb8:	d414      	bmi.n	5ee4 <HardwareProtection+0x34>
	{
		if(AFE_HardwareProtection_Write() ==0)
    5eba:	4b25      	ldr	r3, [pc, #148]	; (5f50 <HardwareProtection+0xa0>)
    5ebc:	4798      	blx	r3
    5ebe:	2800      	cmp	r0, #0
    5ec0:	d10a      	bne.n	5ed8 <HardwareProtection+0x28>
		{
			sys_flags.val.afe_set_hard_protect_end =1;
    5ec2:	4a22      	ldr	r2, [pc, #136]	; (5f4c <HardwareProtection+0x9c>)
    5ec4:	7811      	ldrb	r1, [r2, #0]
    5ec6:	2304      	movs	r3, #4
    5ec8:	430b      	orrs	r3, r1
    5eca:	7013      	strb	r3, [r2, #0]
			afe_flags.val.afe_set_volt_protect_err_flag = 0;
    5ecc:	4a21      	ldr	r2, [pc, #132]	; (5f54 <HardwareProtection+0xa4>)
    5ece:	7813      	ldrb	r3, [r2, #0]
    5ed0:	217f      	movs	r1, #127	; 0x7f
    5ed2:	400b      	ands	r3, r1
    5ed4:	7013      	strb	r3, [r2, #0]
    5ed6:	e005      	b.n	5ee4 <HardwareProtection+0x34>
		}
		else
		{
			afe_flags.val.afe_set_volt_protect_err_flag = 1;
    5ed8:	4a1e      	ldr	r2, [pc, #120]	; (5f54 <HardwareProtection+0xa4>)
    5eda:	7813      	ldrb	r3, [r2, #0]
    5edc:	2180      	movs	r1, #128	; 0x80
    5ede:	4249      	negs	r1, r1
    5ee0:	430b      	orrs	r3, r1
    5ee2:	7013      	strb	r3, [r2, #0]
		}
	}
	AFE_HardwareProtection_Read(); //读取SPI保护信息
    5ee4:	4b1c      	ldr	r3, [pc, #112]	; (5f58 <HardwareProtection+0xa8>)
    5ee6:	4798      	blx	r3
	
	//AFE读取的信息处理  OCC OCD SCD
	if((afe_flags.val.afe_occ_flag == 1)||(afe_flags.val.afe_ov_flag==1))
    5ee8:	4b1a      	ldr	r3, [pc, #104]	; (5f54 <HardwareProtection+0xa4>)
    5eea:	881b      	ldrh	r3, [r3, #0]
    5eec:	2284      	movs	r2, #132	; 0x84
    5eee:	0092      	lsls	r2, r2, #2
    5ef0:	4213      	tst	r3, r2
    5ef2:	d005      	beq.n	5f00 <HardwareProtection+0x50>
	{
		sys_states.val.sys_chg_on =0;
    5ef4:	4919      	ldr	r1, [pc, #100]	; (5f5c <HardwareProtection+0xac>)
    5ef6:	780a      	ldrb	r2, [r1, #0]
    5ef8:	2002      	movs	r0, #2
    5efa:	4382      	bics	r2, r0
    5efc:	700a      	strb	r2, [r1, #0]
    5efe:	e004      	b.n	5f0a <HardwareProtection+0x5a>
	}
	else
	{
		sys_states.val.sys_chg_on =1;
    5f00:	4916      	ldr	r1, [pc, #88]	; (5f5c <HardwareProtection+0xac>)
    5f02:	7808      	ldrb	r0, [r1, #0]
    5f04:	2202      	movs	r2, #2
    5f06:	4302      	orrs	r2, r0
    5f08:	700a      	strb	r2, [r1, #0]
	}
	if((afe_flags.val.afe_ocd_flag == 1)||(afe_flags.val.afe_scd_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    5f0a:	22b0      	movs	r2, #176	; 0xb0
    5f0c:	0052      	lsls	r2, r2, #1
    5f0e:	4213      	tst	r3, r2
    5f10:	d010      	beq.n	5f34 <HardwareProtection+0x84>
	{
		sys_states.val.sys_dch_on =0;
    5f12:	4a12      	ldr	r2, [pc, #72]	; (5f5c <HardwareProtection+0xac>)
    5f14:	7813      	ldrb	r3, [r2, #0]
    5f16:	2101      	movs	r1, #1
    5f18:	438b      	bics	r3, r1
    5f1a:	7013      	strb	r3, [r2, #0]
		afe_flags.val.afe_dfrv_autoprotect_flag = 1;
    5f1c:	4a0d      	ldr	r2, [pc, #52]	; (5f54 <HardwareProtection+0xa4>)
    5f1e:	7851      	ldrb	r1, [r2, #1]
    5f20:	2320      	movs	r3, #32
    5f22:	430b      	orrs	r3, r1
    5f24:	7053      	strb	r3, [r2, #1]
		if(afe_flags.val.afe_uv_flag ==1)               //zzy?
    5f26:	07db      	lsls	r3, r3, #31
    5f28:	d50e      	bpl.n	5f48 <HardwareProtection+0x98>
		{
			afe_flags.val.afe_uv_lock_flag = 1;
    5f2a:	7851      	ldrb	r1, [r2, #1]
    5f2c:	2310      	movs	r3, #16
    5f2e:	430b      	orrs	r3, r1
    5f30:	7053      	strb	r3, [r2, #1]
    5f32:	e009      	b.n	5f48 <HardwareProtection+0x98>
	}
	else
	{
		if((afe_flags.val.afe_ocd_flag == 0)&&(afe_flags.val.afe_scd_flag == 0)&&(afe_flags.val.afe_uv_flag == 0))
		{
			afe_flags.val.afe_dfrv_autoprotect_flag = 0;
    5f34:	4a07      	ldr	r2, [pc, #28]	; (5f54 <HardwareProtection+0xa4>)
    5f36:	7853      	ldrb	r3, [r2, #1]
    5f38:	2120      	movs	r1, #32
    5f3a:	438b      	bics	r3, r1
    5f3c:	7053      	strb	r3, [r2, #1]
		}
		sys_states.val.sys_dch_on =1;
    5f3e:	4a07      	ldr	r2, [pc, #28]	; (5f5c <HardwareProtection+0xac>)
    5f40:	7811      	ldrb	r1, [r2, #0]
    5f42:	2301      	movs	r3, #1
    5f44:	430b      	orrs	r3, r1
    5f46:	7013      	strb	r3, [r2, #0]
	}
}
    5f48:	bd10      	pop	{r4, pc}
    5f4a:	46c0      	nop			; (mov r8, r8)
    5f4c:	20000eac 	.word	0x20000eac
    5f50:	0000462d 	.word	0x0000462d
    5f54:	20001018 	.word	0x20001018
    5f58:	00004a05 	.word	0x00004a05
    5f5c:	2000103c 	.word	0x2000103c

00005f60 <SoftwareProtection>:
DATE			: 2016/06/24
*****************************************************************************/
void SoftwareProtection(void)
{
	//CHG PROTECT
	if(sys_states.val.soft_chg_protect ==0)
    5f60:	4b78      	ldr	r3, [pc, #480]	; (6144 <SoftwareProtection+0x1e4>)
    5f62:	785b      	ldrb	r3, [r3, #1]
    5f64:	07db      	lsls	r3, r3, #31
    5f66:	d45a      	bmi.n	601e <SoftwareProtection+0xbe>
	{
		if(sys_states.val.sys_chg_on == 1)
    5f68:	4b76      	ldr	r3, [pc, #472]	; (6144 <SoftwareProtection+0x1e4>)
    5f6a:	781b      	ldrb	r3, [r3, #0]
    5f6c:	079b      	lsls	r3, r3, #30
    5f6e:	d57a      	bpl.n	6066 <SoftwareProtection+0x106>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
    5f70:	4b75      	ldr	r3, [pc, #468]	; (6148 <SoftwareProtection+0x1e8>)
    5f72:	881b      	ldrh	r3, [r3, #0]
    5f74:	2b32      	cmp	r3, #50	; 0x32
    5f76:	d913      	bls.n	5fa0 <SoftwareProtection+0x40>
			{
				soft_cp_cnt++;
    5f78:	4b74      	ldr	r3, [pc, #464]	; (614c <SoftwareProtection+0x1ec>)
    5f7a:	781b      	ldrb	r3, [r3, #0]
    5f7c:	3301      	adds	r3, #1
    5f7e:	b2db      	uxtb	r3, r3
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
    5f80:	2b08      	cmp	r3, #8
    5f82:	d802      	bhi.n	5f8a <SoftwareProtection+0x2a>
	{
		if(sys_states.val.sys_chg_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
			{
				soft_cp_cnt++;
    5f84:	4a71      	ldr	r2, [pc, #452]	; (614c <SoftwareProtection+0x1ec>)
    5f86:	7013      	strb	r3, [r2, #0]
    5f88:	e06d      	b.n	6066 <SoftwareProtection+0x106>
				if(soft_cp_cnt >PROTECT_DELAY_2S)  //循环8次,250*8 = 2S
				{
					soft_cp_cnt =0;
    5f8a:	2200      	movs	r2, #0
    5f8c:	4b6f      	ldr	r3, [pc, #444]	; (614c <SoftwareProtection+0x1ec>)
    5f8e:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_chg_protect =1;
    5f90:	496c      	ldr	r1, [pc, #432]	; (6144 <SoftwareProtection+0x1e4>)
    5f92:	784a      	ldrb	r2, [r1, #1]
    5f94:	2301      	movs	r3, #1
    5f96:	4313      	orrs	r3, r2
					sys_states.val.chg_temp_protect = 1;
    5f98:	2204      	movs	r2, #4
    5f9a:	4313      	orrs	r3, r2
    5f9c:	704b      	strb	r3, [r1, #1]
    5f9e:	e062      	b.n	6066 <SoftwareProtection+0x106>
				}
			}
			else
			{
				soft_cp_cnt =0;
    5fa0:	2200      	movs	r2, #0
    5fa2:	4b6a      	ldr	r3, [pc, #424]	; (614c <SoftwareProtection+0x1ec>)
    5fa4:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT >0) //充电
    5fa6:	4b6a      	ldr	r3, [pc, #424]	; (6150 <SoftwareProtection+0x1f0>)
    5fa8:	2200      	movs	r2, #0
    5faa:	5e9b      	ldrsh	r3, [r3, r2]
    5fac:	2b00      	cmp	r3, #0
    5fae:	dd30      	ble.n	6012 <SoftwareProtection+0xb2>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
    5fb0:	2b14      	cmp	r3, #20
    5fb2:	dd25      	ble.n	6000 <SoftwareProtection+0xa0>
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
    5fb4:	4a67      	ldr	r2, [pc, #412]	; (6154 <SoftwareProtection+0x1f4>)
    5fb6:	4293      	cmp	r3, r2
    5fb8:	dd17      	ble.n	5fea <SoftwareProtection+0x8a>
						{
							soft_occ_cnt++;
    5fba:	4b67      	ldr	r3, [pc, #412]	; (6158 <SoftwareProtection+0x1f8>)
    5fbc:	781b      	ldrb	r3, [r3, #0]
    5fbe:	3301      	adds	r3, #1
    5fc0:	b2db      	uxtb	r3, r3
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
    5fc2:	2b04      	cmp	r3, #4
    5fc4:	d802      	bhi.n	5fcc <SoftwareProtection+0x6c>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
						{
							soft_occ_cnt++;
    5fc6:	4a64      	ldr	r2, [pc, #400]	; (6158 <SoftwareProtection+0x1f8>)
    5fc8:	7013      	strb	r3, [r2, #0]
    5fca:	e011      	b.n	5ff0 <SoftwareProtection+0x90>
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
							{
								soft_occ_cnt =0;
    5fcc:	2300      	movs	r3, #0
    5fce:	4a62      	ldr	r2, [pc, #392]	; (6158 <SoftwareProtection+0x1f8>)
    5fd0:	7013      	strb	r3, [r2, #0]
								OCC_TIMEOUT =0;
    5fd2:	4a62      	ldr	r2, [pc, #392]	; (615c <SoftwareProtection+0x1fc>)
    5fd4:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_occ = 1;
    5fd6:	4b5b      	ldr	r3, [pc, #364]	; (6144 <SoftwareProtection+0x1e4>)
    5fd8:	7819      	ldrb	r1, [r3, #0]
    5fda:	2210      	movs	r2, #16
    5fdc:	430a      	orrs	r2, r1
    5fde:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_chg_protect =1;
    5fe0:	7859      	ldrb	r1, [r3, #1]
    5fe2:	2201      	movs	r2, #1
    5fe4:	430a      	orrs	r2, r1
    5fe6:	705a      	strb	r2, [r3, #1]
    5fe8:	e002      	b.n	5ff0 <SoftwareProtection+0x90>
							}
						}
						else
						{
							soft_occ_cnt =0;
    5fea:	2200      	movs	r2, #0
    5fec:	4b5a      	ldr	r3, [pc, #360]	; (6158 <SoftwareProtection+0x1f8>)
    5fee:	701a      	strb	r2, [r3, #0]
						}
						sys_states.val.sys_chg_state =1;
    5ff0:	4954      	ldr	r1, [pc, #336]	; (6144 <SoftwareProtection+0x1e4>)
    5ff2:	780a      	ldrb	r2, [r1, #0]
    5ff4:	2304      	movs	r3, #4
    5ff6:	4313      	orrs	r3, r2
						sys_states.val.sys_dch_state =0;
    5ff8:	22f7      	movs	r2, #247	; 0xf7
    5ffa:	4013      	ands	r3, r2
    5ffc:	700b      	strb	r3, [r1, #0]
    5ffe:	e032      	b.n	6066 <SoftwareProtection+0x106>
					}
					else
					{
						soft_occ_cnt =0;
    6000:	2200      	movs	r2, #0
    6002:	4b55      	ldr	r3, [pc, #340]	; (6158 <SoftwareProtection+0x1f8>)
    6004:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_chg_state =0;
    6006:	4a4f      	ldr	r2, [pc, #316]	; (6144 <SoftwareProtection+0x1e4>)
    6008:	7813      	ldrb	r3, [r2, #0]
    600a:	2104      	movs	r1, #4
    600c:	438b      	bics	r3, r1
    600e:	7013      	strb	r3, [r2, #0]
    6010:	e029      	b.n	6066 <SoftwareProtection+0x106>
					}
				}
				else
				{
					sys_states.val.sys_chg_state =0;
    6012:	4a4c      	ldr	r2, [pc, #304]	; (6144 <SoftwareProtection+0x1e4>)
    6014:	7813      	ldrb	r3, [r2, #0]
    6016:	2104      	movs	r1, #4
    6018:	438b      	bics	r3, r1
    601a:	7013      	strb	r3, [r2, #0]
    601c:	e023      	b.n	6066 <SoftwareProtection+0x106>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_occ == 1)
    601e:	4b49      	ldr	r3, [pc, #292]	; (6144 <SoftwareProtection+0x1e4>)
    6020:	781b      	ldrb	r3, [r3, #0]
    6022:	06db      	lsls	r3, r3, #27
    6024:	d510      	bpl.n	6048 <SoftwareProtection+0xe8>
		{
			if(OCC_TIMEOUT >PROTECT_DELAY_5S) // 250ms * 4 = 1S 5S = 20
    6026:	4b4d      	ldr	r3, [pc, #308]	; (615c <SoftwareProtection+0x1fc>)
    6028:	881b      	ldrh	r3, [r3, #0]
    602a:	2b14      	cmp	r3, #20
    602c:	d91b      	bls.n	6066 <SoftwareProtection+0x106>
			{
				OCC_TIMEOUT =0;
    602e:	2200      	movs	r2, #0
    6030:	4b4a      	ldr	r3, [pc, #296]	; (615c <SoftwareProtection+0x1fc>)
    6032:	801a      	strh	r2, [r3, #0]
				sys_states.val.sys_software_occ =0;
    6034:	4b43      	ldr	r3, [pc, #268]	; (6144 <SoftwareProtection+0x1e4>)
    6036:	781a      	ldrb	r2, [r3, #0]
    6038:	2110      	movs	r1, #16
    603a:	438a      	bics	r2, r1
    603c:	701a      	strb	r2, [r3, #0]
				sys_states.val.soft_chg_protect =0;
    603e:	785a      	ldrb	r2, [r3, #1]
    6040:	390f      	subs	r1, #15
    6042:	438a      	bics	r2, r1
    6044:	705a      	strb	r2, [r3, #1]
    6046:	e00e      	b.n	6066 <SoftwareProtection+0x106>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
    6048:	4b3f      	ldr	r3, [pc, #252]	; (6148 <SoftwareProtection+0x1e8>)
    604a:	881b      	ldrh	r3, [r3, #0]
    604c:	2b27      	cmp	r3, #39	; 0x27
    604e:	d80a      	bhi.n	6066 <SoftwareProtection+0x106>
    6050:	4b43      	ldr	r3, [pc, #268]	; (6160 <SoftwareProtection+0x200>)
    6052:	881b      	ldrh	r3, [r3, #0]
    6054:	2b05      	cmp	r3, #5
    6056:	d906      	bls.n	6066 <SoftwareProtection+0x106>
			{
				sys_states.val.soft_chg_protect =0;
    6058:	4a3a      	ldr	r2, [pc, #232]	; (6144 <SoftwareProtection+0x1e4>)
    605a:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.chg_temp_protect = 0;
    605c:	2101      	movs	r1, #1
    605e:	438b      	bics	r3, r1
    6060:	3103      	adds	r1, #3
    6062:	438b      	bics	r3, r1
    6064:	7053      	strb	r3, [r2, #1]
			}
		}
	}
	
	//DCH PROTECT
	if(sys_states.val.soft_dch_protect == 0)
    6066:	4b37      	ldr	r3, [pc, #220]	; (6144 <SoftwareProtection+0x1e4>)
    6068:	785b      	ldrb	r3, [r3, #1]
    606a:	079b      	lsls	r3, r3, #30
    606c:	d448      	bmi.n	6100 <SoftwareProtection+0x1a0>
	{
		if(sys_states.val.sys_dch_on == 1)
    606e:	4b35      	ldr	r3, [pc, #212]	; (6144 <SoftwareProtection+0x1e4>)
    6070:	781b      	ldrb	r3, [r3, #0]
    6072:	07db      	lsls	r3, r3, #31
    6074:	d564      	bpl.n	6140 <SoftwareProtection+0x1e0>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
    6076:	4b34      	ldr	r3, [pc, #208]	; (6148 <SoftwareProtection+0x1e8>)
    6078:	881b      	ldrh	r3, [r3, #0]
    607a:	2b41      	cmp	r3, #65	; 0x41
    607c:	d913      	bls.n	60a6 <SoftwareProtection+0x146>
			{
				soft_dp_cnt++;
    607e:	4b39      	ldr	r3, [pc, #228]	; (6164 <SoftwareProtection+0x204>)
    6080:	781b      	ldrb	r3, [r3, #0]
    6082:	3301      	adds	r3, #1
    6084:	b2db      	uxtb	r3, r3
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    6086:	2b08      	cmp	r3, #8
    6088:	d802      	bhi.n	6090 <SoftwareProtection+0x130>
	{
		if(sys_states.val.sys_dch_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
			{
				soft_dp_cnt++;
    608a:	4a36      	ldr	r2, [pc, #216]	; (6164 <SoftwareProtection+0x204>)
    608c:	7013      	strb	r3, [r2, #0]
    608e:	e057      	b.n	6140 <SoftwareProtection+0x1e0>
				if(soft_dp_cnt >PROTECT_DELAY_2S) //防抖延迟2S
				{
					soft_dp_cnt =0;
    6090:	2200      	movs	r2, #0
    6092:	4b34      	ldr	r3, [pc, #208]	; (6164 <SoftwareProtection+0x204>)
    6094:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_dch_protect =1;
    6096:	492b      	ldr	r1, [pc, #172]	; (6144 <SoftwareProtection+0x1e4>)
    6098:	784a      	ldrb	r2, [r1, #1]
    609a:	2302      	movs	r3, #2
    609c:	4313      	orrs	r3, r2
					sys_states.val.dch_temp_protect = 1;
    609e:	2208      	movs	r2, #8
    60a0:	4313      	orrs	r3, r2
    60a2:	704b      	strb	r3, [r1, #1]
    60a4:	e04c      	b.n	6140 <SoftwareProtection+0x1e0>
				}
			}
			else
			{
				soft_dp_cnt =0;
    60a6:	2200      	movs	r2, #0
    60a8:	4b2e      	ldr	r3, [pc, #184]	; (6164 <SoftwareProtection+0x204>)
    60aa:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT <0)
    60ac:	4b28      	ldr	r3, [pc, #160]	; (6150 <SoftwareProtection+0x1f0>)
    60ae:	2200      	movs	r2, #0
    60b0:	5e9b      	ldrsh	r3, [r3, r2]
    60b2:	2b00      	cmp	r3, #0
    60b4:	da1e      	bge.n	60f4 <SoftwareProtection+0x194>
				{
					if(nADC_CURRENT <CURRENT_DCH_STATE)
					{
						sys_states.val.sys_dch_state =1;
    60b6:	4923      	ldr	r1, [pc, #140]	; (6144 <SoftwareProtection+0x1e4>)
    60b8:	780a      	ldrb	r2, [r1, #0]
    60ba:	2308      	movs	r3, #8
    60bc:	4313      	orrs	r3, r2
						sys_states.val.sys_chg_state =0;
    60be:	22fb      	movs	r2, #251	; 0xfb
    60c0:	4013      	ands	r3, r2
    60c2:	700b      	strb	r3, [r1, #0]
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    60c4:	4b28      	ldr	r3, [pc, #160]	; (6168 <SoftwareProtection+0x208>)
    60c6:	781b      	ldrb	r3, [r3, #0]
    60c8:	3301      	adds	r3, #1
    60ca:	b2db      	uxtb	r3, r3
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
    60cc:	2b04      	cmp	r3, #4
    60ce:	d802      	bhi.n	60d6 <SoftwareProtection+0x176>
					{
						sys_states.val.sys_dch_state =1;
						sys_states.val.sys_chg_state =0;
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    60d0:	4a25      	ldr	r2, [pc, #148]	; (6168 <SoftwareProtection+0x208>)
    60d2:	7013      	strb	r3, [r2, #0]
    60d4:	e034      	b.n	6140 <SoftwareProtection+0x1e0>
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
							{
								soft_ocd_cnt =0;
    60d6:	2300      	movs	r3, #0
    60d8:	4a23      	ldr	r2, [pc, #140]	; (6168 <SoftwareProtection+0x208>)
    60da:	7013      	strb	r3, [r2, #0]
								OCD_TIMEOUT =0;
    60dc:	4a23      	ldr	r2, [pc, #140]	; (616c <SoftwareProtection+0x20c>)
    60de:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_odc = 1;
    60e0:	4b18      	ldr	r3, [pc, #96]	; (6144 <SoftwareProtection+0x1e4>)
    60e2:	7819      	ldrb	r1, [r3, #0]
    60e4:	2220      	movs	r2, #32
    60e6:	430a      	orrs	r2, r1
    60e8:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_dch_protect =1;
    60ea:	7859      	ldrb	r1, [r3, #1]
    60ec:	2202      	movs	r2, #2
    60ee:	430a      	orrs	r2, r1
    60f0:	705a      	strb	r2, [r3, #1]
    60f2:	e025      	b.n	6140 <SoftwareProtection+0x1e0>
						sys_states.val.sys_dch_state =0;
					}
				}
				else
				{
					sys_states.val.sys_dch_state =0;
    60f4:	4a13      	ldr	r2, [pc, #76]	; (6144 <SoftwareProtection+0x1e4>)
    60f6:	7813      	ldrb	r3, [r2, #0]
    60f8:	2108      	movs	r1, #8
    60fa:	438b      	bics	r3, r1
    60fc:	7013      	strb	r3, [r2, #0]
    60fe:	e01f      	b.n	6140 <SoftwareProtection+0x1e0>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_odc == 1)
    6100:	4b10      	ldr	r3, [pc, #64]	; (6144 <SoftwareProtection+0x1e4>)
    6102:	781b      	ldrb	r3, [r3, #0]
    6104:	069b      	lsls	r3, r3, #26
    6106:	d510      	bpl.n	612a <SoftwareProtection+0x1ca>
		{
			if(OCD_TIMEOUT >PROTECT_DELAY_5S)// 250ms * 4 = 1S 5S = 20
    6108:	4b18      	ldr	r3, [pc, #96]	; (616c <SoftwareProtection+0x20c>)
    610a:	881b      	ldrh	r3, [r3, #0]
    610c:	2b14      	cmp	r3, #20
    610e:	d917      	bls.n	6140 <SoftwareProtection+0x1e0>
			{
				OCD_TIMEOUT =0;
    6110:	2200      	movs	r2, #0
    6112:	4b16      	ldr	r3, [pc, #88]	; (616c <SoftwareProtection+0x20c>)
    6114:	801a      	strh	r2, [r3, #0]
				sys_states.val.soft_dch_protect =0;
    6116:	4b0b      	ldr	r3, [pc, #44]	; (6144 <SoftwareProtection+0x1e4>)
    6118:	785a      	ldrb	r2, [r3, #1]
    611a:	2102      	movs	r1, #2
    611c:	438a      	bics	r2, r1
    611e:	705a      	strb	r2, [r3, #1]
				sys_states.val.sys_software_odc = 0;
    6120:	781a      	ldrb	r2, [r3, #0]
    6122:	311e      	adds	r1, #30
    6124:	438a      	bics	r2, r1
    6126:	701a      	strb	r2, [r3, #0]
    6128:	e00a      	b.n	6140 <SoftwareProtection+0x1e0>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
    612a:	4b07      	ldr	r3, [pc, #28]	; (6148 <SoftwareProtection+0x1e8>)
    612c:	881b      	ldrh	r3, [r3, #0]
    612e:	2b36      	cmp	r3, #54	; 0x36
    6130:	d806      	bhi.n	6140 <SoftwareProtection+0x1e0>
			{
				sys_states.val.soft_dch_protect =0;
    6132:	4a04      	ldr	r2, [pc, #16]	; (6144 <SoftwareProtection+0x1e4>)
    6134:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.dch_temp_protect = 0;
    6136:	2102      	movs	r1, #2
    6138:	438b      	bics	r3, r1
    613a:	3106      	adds	r1, #6
    613c:	438b      	bics	r3, r1
    613e:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    6140:	4770      	bx	lr
    6142:	46c0      	nop			; (mov r8, r8)
    6144:	2000103c 	.word	0x2000103c
    6148:	20001010 	.word	0x20001010
    614c:	200001c2 	.word	0x200001c2
    6150:	20000eaa 	.word	0x20000eaa
    6154:	000013e9 	.word	0x000013e9
    6158:	200001b4 	.word	0x200001b4
    615c:	200001b8 	.word	0x200001b8
    6160:	20000d8c 	.word	0x20000d8c
    6164:	200001b5 	.word	0x200001b5
    6168:	200001b6 	.word	0x200001b6
    616c:	200001c6 	.word	0x200001c6

00006170 <SoftMeansureControl>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SoftMeansureControl(void)
{
    6170:	b510      	push	{r4, lr}
	uint16_t cell_alarm_on_cnt;
	uint16_t cell_err_on_cnt;
	uint16_t cell_err2_on_cnt;
	uint16_t cell_err3_on_cnt;
	// 压差超过500mV提示电芯故障
	if((nADC_CELL_MAX - nADC_CELL_MIN)>VCELL_SUB_0V5)
    6172:	4b3c      	ldr	r3, [pc, #240]	; (6264 <SoftMeansureControl+0xf4>)
    6174:	881a      	ldrh	r2, [r3, #0]
    6176:	4b3c      	ldr	r3, [pc, #240]	; (6268 <SoftMeansureControl+0xf8>)
    6178:	881b      	ldrh	r3, [r3, #0]
    617a:	1ad0      	subs	r0, r2, r3
    617c:	493b      	ldr	r1, [pc, #236]	; (626c <SoftMeansureControl+0xfc>)
    617e:	4288      	cmp	r0, r1
    6180:	dd02      	ble.n	6188 <SoftMeansureControl+0x18>
	{
		cell_err_on_cnt = sys_250ms_cnt - cell_err_cnt;
    6182:	493b      	ldr	r1, [pc, #236]	; (6270 <SoftMeansureControl+0x100>)
    6184:	8809      	ldrh	r1, [r1, #0]
    6186:	e003      	b.n	6190 <SoftMeansureControl+0x20>
			//            sys_err_flags.val.cell_err_flag = 1; //XXY
		}
	}
	else
	{
		cell_err_cnt =sys_250ms_cnt;
    6188:	4939      	ldr	r1, [pc, #228]	; (6270 <SoftMeansureControl+0x100>)
    618a:	8808      	ldrh	r0, [r1, #0]
    618c:	4939      	ldr	r1, [pc, #228]	; (6274 <SoftMeansureControl+0x104>)
    618e:	8008      	strh	r0, [r1, #0]
	}
	// 最低电压低于1.5V提示电芯故障
	if(nADC_CELL_MIN<VCELL_ERR)
    6190:	4939      	ldr	r1, [pc, #228]	; (6278 <SoftMeansureControl+0x108>)
    6192:	428b      	cmp	r3, r1
    6194:	d80d      	bhi.n	61b2 <SoftMeansureControl+0x42>
	{
		cell_err2_on_cnt =sys_250ms_cnt - cell_err2_cnt;
    6196:	4936      	ldr	r1, [pc, #216]	; (6270 <SoftMeansureControl+0x100>)
    6198:	8809      	ldrh	r1, [r1, #0]
    619a:	4838      	ldr	r0, [pc, #224]	; (627c <SoftMeansureControl+0x10c>)
		if(cell_err2_on_cnt >PROTECT_DELAY_30S)
    619c:	8800      	ldrh	r0, [r0, #0]
    619e:	1a09      	subs	r1, r1, r0
    61a0:	b289      	uxth	r1, r1
    61a2:	2978      	cmp	r1, #120	; 0x78
    61a4:	d909      	bls.n	61ba <SoftMeansureControl+0x4a>
		{
			sys_err_flags.val.cell_err_flag = 1;
    61a6:	4836      	ldr	r0, [pc, #216]	; (6280 <SoftMeansureControl+0x110>)
    61a8:	7804      	ldrb	r4, [r0, #0]
    61aa:	2102      	movs	r1, #2
    61ac:	4321      	orrs	r1, r4
    61ae:	7001      	strb	r1, [r0, #0]
    61b0:	e003      	b.n	61ba <SoftMeansureControl+0x4a>
		}
	}
	else
	{
		cell_err2_cnt =sys_250ms_cnt;
    61b2:	492f      	ldr	r1, [pc, #188]	; (6270 <SoftMeansureControl+0x100>)
    61b4:	8808      	ldrh	r0, [r1, #0]
    61b6:	4931      	ldr	r1, [pc, #196]	; (627c <SoftMeansureControl+0x10c>)
    61b8:	8008      	strh	r0, [r1, #0]
	}
	// 最高电压高于4.3V提示电芯故障改为
	if(nADC_CELL_MAX>VCELL_HIGH_ERR)    //zzy if(nADC_CELL_MIN>VCELL_HIGH_ERR)
    61ba:	4932      	ldr	r1, [pc, #200]	; (6284 <SoftMeansureControl+0x114>)
    61bc:	428a      	cmp	r2, r1
    61be:	d90d      	bls.n	61dc <SoftMeansureControl+0x6c>
	{
		cell_err3_on_cnt =sys_250ms_cnt - cell_err3_cnt;
    61c0:	492b      	ldr	r1, [pc, #172]	; (6270 <SoftMeansureControl+0x100>)
    61c2:	8809      	ldrh	r1, [r1, #0]
    61c4:	4830      	ldr	r0, [pc, #192]	; (6288 <SoftMeansureControl+0x118>)
		if(cell_err3_on_cnt >PROTECT_DELAY_30S)
    61c6:	8800      	ldrh	r0, [r0, #0]
    61c8:	1a09      	subs	r1, r1, r0
    61ca:	b289      	uxth	r1, r1
    61cc:	2978      	cmp	r1, #120	; 0x78
    61ce:	d909      	bls.n	61e4 <SoftMeansureControl+0x74>
		{
			sys_err_flags.val.cell_err_flag = 1;  //XXY zzy
    61d0:	482b      	ldr	r0, [pc, #172]	; (6280 <SoftMeansureControl+0x110>)
    61d2:	7804      	ldrb	r4, [r0, #0]
    61d4:	2102      	movs	r1, #2
    61d6:	4321      	orrs	r1, r4
    61d8:	7001      	strb	r1, [r0, #0]
    61da:	e003      	b.n	61e4 <SoftMeansureControl+0x74>
		}
	}
	else
	{
		cell_err3_cnt =sys_250ms_cnt;
    61dc:	4924      	ldr	r1, [pc, #144]	; (6270 <SoftMeansureControl+0x100>)
    61de:	8808      	ldrh	r0, [r1, #0]
    61e0:	4929      	ldr	r1, [pc, #164]	; (6288 <SoftMeansureControl+0x118>)
    61e2:	8008      	strh	r0, [r1, #0]
	}
	// 低于2.5V进入SHDN
	if(nADC_CELL_MIN < VCELL_SHDN)
    61e4:	4929      	ldr	r1, [pc, #164]	; (628c <SoftMeansureControl+0x11c>)
    61e6:	428b      	cmp	r3, r1
    61e8:	d802      	bhi.n	61f0 <SoftMeansureControl+0x80>
	{
		shdn_on_cnt = sys_250ms_cnt - cell_shdn_cnt;  // 250ms
    61ea:	4921      	ldr	r1, [pc, #132]	; (6270 <SoftMeansureControl+0x100>)
    61ec:	8809      	ldrh	r1, [r1, #0]
    61ee:	e003      	b.n	61f8 <SoftMeansureControl+0x88>
			//            SHDN_SetHigh();
		}
	}
	else
	{
		cell_shdn_cnt = sys_250ms_cnt;
    61f0:	491f      	ldr	r1, [pc, #124]	; (6270 <SoftMeansureControl+0x100>)
    61f2:	8808      	ldrh	r0, [r1, #0]
    61f4:	4926      	ldr	r1, [pc, #152]	; (6290 <SoftMeansureControl+0x120>)
    61f6:	8008      	strh	r0, [r1, #0]
	}
	
	if(nADC_CELL_MIN < VCELL_LOW_ALARM)
    61f8:	4926      	ldr	r1, [pc, #152]	; (6294 <SoftMeansureControl+0x124>)
    61fa:	428b      	cmp	r3, r1
    61fc:	d80d      	bhi.n	621a <SoftMeansureControl+0xaa>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    61fe:	4b1c      	ldr	r3, [pc, #112]	; (6270 <SoftMeansureControl+0x100>)
    6200:	881b      	ldrh	r3, [r3, #0]
    6202:	4925      	ldr	r1, [pc, #148]	; (6298 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    6204:	8809      	ldrh	r1, [r1, #0]
    6206:	1a5b      	subs	r3, r3, r1
    6208:	b29b      	uxth	r3, r3
    620a:	2b08      	cmp	r3, #8
    620c:	d90e      	bls.n	622c <SoftMeansureControl+0xbc>
		{
			sys_flags.val.cell_low_alarm_flag = 1;
    620e:	4923      	ldr	r1, [pc, #140]	; (629c <SoftMeansureControl+0x12c>)
    6210:	7808      	ldrb	r0, [r1, #0]
    6212:	2340      	movs	r3, #64	; 0x40
    6214:	4303      	orrs	r3, r0
    6216:	700b      	strb	r3, [r1, #0]
    6218:	e008      	b.n	622c <SoftMeansureControl+0xbc>
		}
	}
	else
	{
		cell_alarm_cnt = sys_250ms_cnt;
    621a:	4b15      	ldr	r3, [pc, #84]	; (6270 <SoftMeansureControl+0x100>)
    621c:	8819      	ldrh	r1, [r3, #0]
    621e:	4b1e      	ldr	r3, [pc, #120]	; (6298 <SoftMeansureControl+0x128>)
    6220:	8019      	strh	r1, [r3, #0]
		sys_flags.val.cell_low_alarm_flag = 0;
    6222:	491e      	ldr	r1, [pc, #120]	; (629c <SoftMeansureControl+0x12c>)
    6224:	780b      	ldrb	r3, [r1, #0]
    6226:	2040      	movs	r0, #64	; 0x40
    6228:	4383      	bics	r3, r0
    622a:	700b      	strb	r3, [r1, #0]
	}
	if(nADC_CELL_MAX > VCELL_HIGH_ALARM)
    622c:	4b1c      	ldr	r3, [pc, #112]	; (62a0 <SoftMeansureControl+0x130>)
    622e:	429a      	cmp	r2, r3
    6230:	d90e      	bls.n	6250 <SoftMeansureControl+0xe0>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    6232:	4b0f      	ldr	r3, [pc, #60]	; (6270 <SoftMeansureControl+0x100>)
    6234:	881b      	ldrh	r3, [r3, #0]
    6236:	4a18      	ldr	r2, [pc, #96]	; (6298 <SoftMeansureControl+0x128>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    6238:	8812      	ldrh	r2, [r2, #0]
    623a:	1a9b      	subs	r3, r3, r2
    623c:	b29b      	uxth	r3, r3
    623e:	2b08      	cmp	r3, #8
    6240:	d90f      	bls.n	6262 <SoftMeansureControl+0xf2>
		{
			sys_flags.val.cell_high_alarm_flag = 1;//原本写错了吧zzy sys_flags.val.cell_low_alarm_flag = 1;
    6242:	4a16      	ldr	r2, [pc, #88]	; (629c <SoftMeansureControl+0x12c>)
    6244:	7813      	ldrb	r3, [r2, #0]
    6246:	2180      	movs	r1, #128	; 0x80
    6248:	4249      	negs	r1, r1
    624a:	430b      	orrs	r3, r1
    624c:	7013      	strb	r3, [r2, #0]
    624e:	e008      	b.n	6262 <SoftMeansureControl+0xf2>
		}
	}
	else
	{
		sys_flags.val.cell_high_alarm_flag = 0;
    6250:	4a12      	ldr	r2, [pc, #72]	; (629c <SoftMeansureControl+0x12c>)
    6252:	7813      	ldrb	r3, [r2, #0]
    6254:	217f      	movs	r1, #127	; 0x7f
    6256:	400b      	ands	r3, r1
    6258:	7013      	strb	r3, [r2, #0]
		cell_alarm_cnt = sys_250ms_cnt;
    625a:	4b05      	ldr	r3, [pc, #20]	; (6270 <SoftMeansureControl+0x100>)
    625c:	881a      	ldrh	r2, [r3, #0]
    625e:	4b0e      	ldr	r3, [pc, #56]	; (6298 <SoftMeansureControl+0x128>)
    6260:	801a      	strh	r2, [r3, #0]
	}

}
    6262:	bd10      	pop	{r4, pc}
    6264:	20000e84 	.word	0x20000e84
    6268:	20000e4a 	.word	0x20000e4a
    626c:	00000666 	.word	0x00000666
    6270:	200001b2 	.word	0x200001b2
    6274:	200001ba 	.word	0x200001ba
    6278:	00001332 	.word	0x00001332
    627c:	200001c4 	.word	0x200001c4
    6280:	20000f0c 	.word	0x20000f0c
    6284:	0000370a 	.word	0x0000370a
    6288:	200001b0 	.word	0x200001b0
    628c:	00001d6f 	.word	0x00001d6f
    6290:	200001c0 	.word	0x200001c0
    6294:	00002665 	.word	0x00002665
    6298:	200001be 	.word	0x200001be
    629c:	20000eac 	.word	0x20000eac
    62a0:	00003624 	.word	0x00003624

000062a4 <PCB_Protect>:
NOTICE			: 独立的强制关闭类保护,只负责关闭,不负责打开,并置位相应保护标志位,这样不会容易逻辑混乱
DATE			: 2016/06/24
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
    62a4:	4b12      	ldr	r3, [pc, #72]	; (62f0 <PCB_Protect+0x4c>)
    62a6:	881b      	ldrh	r3, [r3, #0]
    62a8:	2b6e      	cmp	r3, #110	; 0x6e
    62aa:	d911      	bls.n	62d0 <PCB_Protect+0x2c>
	{
		soft_pcb_ot_cnt++;
    62ac:	4b11      	ldr	r3, [pc, #68]	; (62f4 <PCB_Protect+0x50>)
    62ae:	781b      	ldrb	r3, [r3, #0]
    62b0:	3301      	adds	r3, #1
    62b2:	b2db      	uxtb	r3, r3
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    62b4:	2b08      	cmp	r3, #8
    62b6:	d802      	bhi.n	62be <PCB_Protect+0x1a>
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
	{
		soft_pcb_ot_cnt++;
    62b8:	4a0e      	ldr	r2, [pc, #56]	; (62f4 <PCB_Protect+0x50>)
    62ba:	7013      	strb	r3, [r2, #0]
    62bc:	e017      	b.n	62ee <PCB_Protect+0x4a>
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
		{
			soft_pcb_ot_cnt =9; //保持2S位置,这样2S的--会刚好解除
    62be:	2209      	movs	r2, #9
    62c0:	4b0c      	ldr	r3, [pc, #48]	; (62f4 <PCB_Protect+0x50>)
    62c2:	701a      	strb	r2, [r3, #0]
			sys_states.val.sys_pcb_ot_flag =1;
    62c4:	4a0c      	ldr	r2, [pc, #48]	; (62f8 <PCB_Protect+0x54>)
    62c6:	7851      	ldrb	r1, [r2, #1]
    62c8:	2320      	movs	r3, #32
    62ca:	430b      	orrs	r3, r1
    62cc:	7053      	strb	r3, [r2, #1]
    62ce:	e00e      	b.n	62ee <PCB_Protect+0x4a>
		}
	}
	else
	{
		if(nADC_TMONI_PCB_MAX <TEMP_PCB_PROTECT_CLEAR)
    62d0:	2b54      	cmp	r3, #84	; 0x54
    62d2:	d80c      	bhi.n	62ee <PCB_Protect+0x4a>
		{
			if(soft_pcb_ot_cnt >0)
    62d4:	4b07      	ldr	r3, [pc, #28]	; (62f4 <PCB_Protect+0x50>)
    62d6:	781b      	ldrb	r3, [r3, #0]
    62d8:	2b00      	cmp	r3, #0
    62da:	d003      	beq.n	62e4 <PCB_Protect+0x40>
			{
				soft_pcb_ot_cnt--;
    62dc:	3b01      	subs	r3, #1
    62de:	4a05      	ldr	r2, [pc, #20]	; (62f4 <PCB_Protect+0x50>)
    62e0:	7013      	strb	r3, [r2, #0]
    62e2:	e004      	b.n	62ee <PCB_Protect+0x4a>
			}
			else
			{
				sys_states.val.sys_pcb_ot_flag =0;
    62e4:	4a04      	ldr	r2, [pc, #16]	; (62f8 <PCB_Protect+0x54>)
    62e6:	7853      	ldrb	r3, [r2, #1]
    62e8:	2120      	movs	r1, #32
    62ea:	438b      	bics	r3, r1
    62ec:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    62ee:	4770      	bx	lr
    62f0:	2000101c 	.word	0x2000101c
    62f4:	200001bd 	.word	0x200001bd
    62f8:	2000103c 	.word	0x2000103c

000062fc <AFE_Control>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void AFE_Control(void)
{
    62fc:	b510      	push	{r4, lr}
	HardwareProtection();//硬件保护
    62fe:	4b04      	ldr	r3, [pc, #16]	; (6310 <AFE_Control+0x14>)
    6300:	4798      	blx	r3
	SoftwareProtection();//软件保护
    6302:	4b04      	ldr	r3, [pc, #16]	; (6314 <AFE_Control+0x18>)
    6304:	4798      	blx	r3
	SoftMeansureControl(); //软件采集保护
    6306:	4b04      	ldr	r3, [pc, #16]	; (6318 <AFE_Control+0x1c>)
    6308:	4798      	blx	r3

	//Cell_Balance(); //均衡
	//一切都正常,但是PCB过温了,说明可能出现了反接,充放电管都关闭,直到温度降低回85℃
	PCB_Protect();
    630a:	4b04      	ldr	r3, [pc, #16]	; (631c <AFE_Control+0x20>)
    630c:	4798      	blx	r3
}
    630e:	bd10      	pop	{r4, pc}
    6310:	00005eb1 	.word	0x00005eb1
    6314:	00005f61 	.word	0x00005f61
    6318:	00006171 	.word	0x00006171
    631c:	000062a5 	.word	0x000062a5

00006320 <SOC>:
OUTPUT			: None
NOTICE			: TMIER里面记录
DATE			: 2016/06/24
*****************************************************************************/
void SOC(void)
{
    6320:	b570      	push	{r4, r5, r6, lr}

	int tmp_cap=0;
	int32_t cur;
	cur = nADC_CURRENT*180000;
    6322:	4b2b      	ldr	r3, [pc, #172]	; (63d0 <SOC+0xb0>)
    6324:	2200      	movs	r2, #0
    6326:	5e9a      	ldrsh	r2, [r3, r2]
    6328:	4b2a      	ldr	r3, [pc, #168]	; (63d4 <SOC+0xb4>)
    632a:	4353      	muls	r3, r2
	cur >>= 15;
	g_sys_cap.val.cap_cnt+=cur;
    632c:	4c2a      	ldr	r4, [pc, #168]	; (63d8 <SOC+0xb8>)
    632e:	6a22      	ldr	r2, [r4, #32]
    6330:	13db      	asrs	r3, r3, #15
    6332:	189b      	adds	r3, r3, r2
    6334:	6223      	str	r3, [r4, #32]
	tmp_cap=(int)(g_sys_cap.val.cap_cnt/CAP_CNT_VAL);
    6336:	6a20      	ldr	r0, [r4, #32]
    6338:	21e1      	movs	r1, #225	; 0xe1
    633a:	0189      	lsls	r1, r1, #6
    633c:	4b27      	ldr	r3, [pc, #156]	; (63dc <SOC+0xbc>)
    633e:	4798      	blx	r3
    6340:	0005      	movs	r5, r0
	g_sys_cap.val.cap_cnt=g_sys_cap.val.cap_cnt-(long)(tmp_cap)*CAP_CNT_VAL;
    6342:	6a22      	ldr	r2, [r4, #32]
    6344:	4b26      	ldr	r3, [pc, #152]	; (63e0 <SOC+0xc0>)
    6346:	4343      	muls	r3, r0
    6348:	189b      	adds	r3, r3, r2
    634a:	6223      	str	r3, [r4, #32]
	
    //添加计算累积充电量和累积放电量
	if (tmp_cap >= 0)
    634c:	2800      	cmp	r0, #0
    634e:	db10      	blt.n	6372 <SOC+0x52>
	{
		CHG_Val = CHG_Val + tmp_cap;
    6350:	4b24      	ldr	r3, [pc, #144]	; (63e4 <SOC+0xc4>)
    6352:	681a      	ldr	r2, [r3, #0]
    6354:	1880      	adds	r0, r0, r2
    6356:	6018      	str	r0, [r3, #0]
		if (CHG_Val - CHG_Val_Bak >= 100 )
    6358:	4b23      	ldr	r3, [pc, #140]	; (63e8 <SOC+0xc8>)
    635a:	681b      	ldr	r3, [r3, #0]
    635c:	1ac3      	subs	r3, r0, r3
    635e:	2b63      	cmp	r3, #99	; 0x63
    6360:	d917      	bls.n	6392 <SOC+0x72>
		{
			Write_Time_or_mAh(CHG_Val,CHG_FLAG);
    6362:	2102      	movs	r1, #2
    6364:	4b21      	ldr	r3, [pc, #132]	; (63ec <SOC+0xcc>)
    6366:	4798      	blx	r3
			CHG_Val_Bak = CHG_Val;
    6368:	4b1e      	ldr	r3, [pc, #120]	; (63e4 <SOC+0xc4>)
    636a:	681a      	ldr	r2, [r3, #0]
    636c:	4b1e      	ldr	r3, [pc, #120]	; (63e8 <SOC+0xc8>)
    636e:	601a      	str	r2, [r3, #0]
    6370:	e00f      	b.n	6392 <SOC+0x72>
		}
	}
	else
	{
		DCH_Val = DCH_Val - tmp_cap;
    6372:	4b1f      	ldr	r3, [pc, #124]	; (63f0 <SOC+0xd0>)
    6374:	681a      	ldr	r2, [r3, #0]
    6376:	1a10      	subs	r0, r2, r0
    6378:	6018      	str	r0, [r3, #0]
		if (DCH_Val - DCH_Val_Bak >=100 )
    637a:	4b1e      	ldr	r3, [pc, #120]	; (63f4 <SOC+0xd4>)
    637c:	681b      	ldr	r3, [r3, #0]
    637e:	1ac3      	subs	r3, r0, r3
    6380:	2b63      	cmp	r3, #99	; 0x63
    6382:	d906      	bls.n	6392 <SOC+0x72>
		{
			Write_Time_or_mAh(DCH_Val,DCH_FLAG);
    6384:	2101      	movs	r1, #1
    6386:	4b19      	ldr	r3, [pc, #100]	; (63ec <SOC+0xcc>)
    6388:	4798      	blx	r3
			DCH_Val_Bak = DCH_Val;
    638a:	4b19      	ldr	r3, [pc, #100]	; (63f0 <SOC+0xd0>)
    638c:	681a      	ldr	r2, [r3, #0]
    638e:	4b19      	ldr	r3, [pc, #100]	; (63f4 <SOC+0xd4>)
    6390:	601a      	str	r2, [r3, #0]
		}
	}
	
	if(tmp_cap>-30)
    6392:	002b      	movs	r3, r5
    6394:	331d      	adds	r3, #29
    6396:	db03      	blt.n	63a0 <SOC+0x80>
	{
		g_sys_cap.val.cap_val+=tmp_cap;
    6398:	4a0f      	ldr	r2, [pc, #60]	; (63d8 <SOC+0xb8>)
    639a:	6853      	ldr	r3, [r2, #4]
    639c:	18ed      	adds	r5, r5, r3
    639e:	6055      	str	r5, [r2, #4]
	}
	//    if(g_sys_cap.val.cap_val <0)
	//    {
	//        g_sys_cap.val.cap_val =0;
	//    }
	if(g_sys_cap.val.cap_val >0)//修正soc值20161010zzysoc4 如果容量值小于等于零，就使用 g_sys_cap.val.cap_val3储存负容量值
    63a0:	4b0d      	ldr	r3, [pc, #52]	; (63d8 <SOC+0xb8>)
    63a2:	685b      	ldr	r3, [r3, #4]
    63a4:	2b00      	cmp	r3, #0
    63a6:	dd03      	ble.n	63b0 <SOC+0x90>
	{
		g_sys_cap.val.cap_val3 = 0;
    63a8:	2200      	movs	r2, #0
    63aa:	4b0b      	ldr	r3, [pc, #44]	; (63d8 <SOC+0xb8>)
    63ac:	60da      	str	r2, [r3, #12]
    63ae:	e00d      	b.n	63cc <SOC+0xac>
	}
	else
	{
		g_sys_cap.val.cap_val3 +=  g_sys_cap.val.cap_val ;
    63b0:	4b09      	ldr	r3, [pc, #36]	; (63d8 <SOC+0xb8>)
    63b2:	6859      	ldr	r1, [r3, #4]
    63b4:	68da      	ldr	r2, [r3, #12]
    63b6:	188a      	adds	r2, r1, r2
    63b8:	60da      	str	r2, [r3, #12]
		g_sys_cap.val.cap_val =0;
    63ba:	2200      	movs	r2, #0
    63bc:	605a      	str	r2, [r3, #4]
		if(g_sys_cap.val.cap_val3  <-1200 )
    63be:	68da      	ldr	r2, [r3, #12]
    63c0:	4b0d      	ldr	r3, [pc, #52]	; (63f8 <SOC+0xd8>)
    63c2:	429a      	cmp	r2, r3
    63c4:	da02      	bge.n	63cc <SOC+0xac>
		{
			g_sys_cap.val.cap_val3  = -1200;
    63c6:	001a      	movs	r2, r3
    63c8:	4b03      	ldr	r3, [pc, #12]	; (63d8 <SOC+0xb8>)
    63ca:	60da      	str	r2, [r3, #12]
		}
	}
    63cc:	bd70      	pop	{r4, r5, r6, pc}
    63ce:	46c0      	nop			; (mov r8, r8)
    63d0:	20000eaa 	.word	0x20000eaa
    63d4:	0002bf20 	.word	0x0002bf20
    63d8:	20000e50 	.word	0x20000e50
    63dc:	0000958d 	.word	0x0000958d
    63e0:	ffffc7c0 	.word	0xffffc7c0
    63e4:	20000e80 	.word	0x20000e80
    63e8:	20000e88 	.word	0x20000e88
    63ec:	00005a71 	.word	0x00005a71
    63f0:	20000ea4 	.word	0x20000ea4
    63f4:	20000e90 	.word	0x20000e90
    63f8:	fffffb50 	.word	0xfffffb50

000063fc <Sys_250ms_tick>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void Sys_250ms_tick(void)
{
    63fc:	b510      	push	{r4, lr}
	sys_250ms_cnt++;
    63fe:	4a29      	ldr	r2, [pc, #164]	; (64a4 <Sys_250ms_tick+0xa8>)
    6400:	8813      	ldrh	r3, [r2, #0]
    6402:	3301      	adds	r3, #1
    6404:	b29b      	uxth	r3, r3
    6406:	8013      	strh	r3, [r2, #0]
	advance_delay++;
    6408:	4a27      	ldr	r2, [pc, #156]	; (64a8 <Sys_250ms_tick+0xac>)
    640a:	7813      	ldrb	r3, [r2, #0]
    640c:	3301      	adds	r3, #1
    640e:	7013      	strb	r3, [r2, #0]

	SOC();
    6410:	4b26      	ldr	r3, [pc, #152]	; (64ac <Sys_250ms_tick+0xb0>)
    6412:	4798      	blx	r3
	if(afe_flags.val.afe_ocd_flag == 1)
    6414:	4b26      	ldr	r3, [pc, #152]	; (64b0 <Sys_250ms_tick+0xb4>)
    6416:	781b      	ldrb	r3, [r3, #0]
    6418:	069a      	lsls	r2, r3, #26
    641a:	d505      	bpl.n	6428 <Sys_250ms_tick+0x2c>
	{
		AFE_OC_DELAY_CNT++;
    641c:	4925      	ldr	r1, [pc, #148]	; (64b4 <Sys_250ms_tick+0xb8>)
    641e:	780a      	ldrb	r2, [r1, #0]
    6420:	3201      	adds	r2, #1
    6422:	b2d2      	uxtb	r2, r2
    6424:	700a      	strb	r2, [r1, #0]
    6426:	e006      	b.n	6436 <Sys_250ms_tick+0x3a>
	}
	else
	{
		if(AFE_OC_DELAY_CNT!=45)//zzy20161026 仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    6428:	4a22      	ldr	r2, [pc, #136]	; (64b4 <Sys_250ms_tick+0xb8>)
    642a:	7812      	ldrb	r2, [r2, #0]
    642c:	2a2d      	cmp	r2, #45	; 0x2d
    642e:	d002      	beq.n	6436 <Sys_250ms_tick+0x3a>
		{
			AFE_OC_DELAY_CNT =0;
    6430:	2100      	movs	r1, #0
    6432:	4a20      	ldr	r2, [pc, #128]	; (64b4 <Sys_250ms_tick+0xb8>)
    6434:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_scd_flag == 1)
    6436:	065a      	lsls	r2, r3, #25
    6438:	d505      	bpl.n	6446 <Sys_250ms_tick+0x4a>
	{
		AFE_SCD_DELAY_CNT++;
    643a:	491f      	ldr	r1, [pc, #124]	; (64b8 <Sys_250ms_tick+0xbc>)
    643c:	780a      	ldrb	r2, [r1, #0]
    643e:	3201      	adds	r2, #1
    6440:	b2d2      	uxtb	r2, r2
    6442:	700a      	strb	r2, [r1, #0]
    6444:	e006      	b.n	6454 <Sys_250ms_tick+0x58>
	}
	else
	{
		if(AFE_SCD_DELAY_CNT!=45)//仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    6446:	4a1c      	ldr	r2, [pc, #112]	; (64b8 <Sys_250ms_tick+0xbc>)
    6448:	7812      	ldrb	r2, [r2, #0]
    644a:	2a2d      	cmp	r2, #45	; 0x2d
    644c:	d002      	beq.n	6454 <Sys_250ms_tick+0x58>
		{
			AFE_SCD_DELAY_CNT =0;
    644e:	2100      	movs	r1, #0
    6450:	4a19      	ldr	r2, [pc, #100]	; (64b8 <Sys_250ms_tick+0xbc>)
    6452:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_occ_flag == 1)
    6454:	06db      	lsls	r3, r3, #27
    6456:	d505      	bpl.n	6464 <Sys_250ms_tick+0x68>
	{
		AFE_OCC_DELAY_CNT++;
    6458:	4a18      	ldr	r2, [pc, #96]	; (64bc <Sys_250ms_tick+0xc0>)
    645a:	7813      	ldrb	r3, [r2, #0]
    645c:	3301      	adds	r3, #1
    645e:	b2db      	uxtb	r3, r3
    6460:	7013      	strb	r3, [r2, #0]
    6462:	e006      	b.n	6472 <Sys_250ms_tick+0x76>
	}
	else
	{
		if(AFE_OCC_DELAY_CNT!=45)//仅仅只有当拔插充电器与短按键时才会达到45，保存不变，进入恢复
    6464:	4b15      	ldr	r3, [pc, #84]	; (64bc <Sys_250ms_tick+0xc0>)
    6466:	781b      	ldrb	r3, [r3, #0]
    6468:	2b2d      	cmp	r3, #45	; 0x2d
    646a:	d002      	beq.n	6472 <Sys_250ms_tick+0x76>
		{
			AFE_OCC_DELAY_CNT =0;
    646c:	2200      	movs	r2, #0
    646e:	4b13      	ldr	r3, [pc, #76]	; (64bc <Sys_250ms_tick+0xc0>)
    6470:	701a      	strb	r2, [r3, #0]
		}
	}
	if(sys_states.val.sys_software_odc == 1)
    6472:	4b13      	ldr	r3, [pc, #76]	; (64c0 <Sys_250ms_tick+0xc4>)
    6474:	781b      	ldrb	r3, [r3, #0]
    6476:	069a      	lsls	r2, r3, #26
    6478:	d504      	bpl.n	6484 <Sys_250ms_tick+0x88>
	{
		OCD_TIMEOUT++;
    647a:	4912      	ldr	r1, [pc, #72]	; (64c4 <Sys_250ms_tick+0xc8>)
    647c:	880a      	ldrh	r2, [r1, #0]
    647e:	3201      	adds	r2, #1
    6480:	800a      	strh	r2, [r1, #0]
    6482:	e002      	b.n	648a <Sys_250ms_tick+0x8e>
	}
	else
	{
		OCD_TIMEOUT =0;
    6484:	2100      	movs	r1, #0
    6486:	4a0f      	ldr	r2, [pc, #60]	; (64c4 <Sys_250ms_tick+0xc8>)
    6488:	8011      	strh	r1, [r2, #0]
	}
	if(sys_states.val.sys_software_occ == 1)
    648a:	06db      	lsls	r3, r3, #27
    648c:	d504      	bpl.n	6498 <Sys_250ms_tick+0x9c>
	{
		OCC_TIMEOUT++;
    648e:	4a0e      	ldr	r2, [pc, #56]	; (64c8 <Sys_250ms_tick+0xcc>)
    6490:	8813      	ldrh	r3, [r2, #0]
    6492:	3301      	adds	r3, #1
    6494:	8013      	strh	r3, [r2, #0]
    6496:	e002      	b.n	649e <Sys_250ms_tick+0xa2>
	}
	else
	{
		OCC_TIMEOUT =0;
    6498:	2200      	movs	r2, #0
    649a:	4b0b      	ldr	r3, [pc, #44]	; (64c8 <Sys_250ms_tick+0xcc>)
    649c:	801a      	strh	r2, [r3, #0]
	}
	
	SysLED_Display();
    649e:	4b0b      	ldr	r3, [pc, #44]	; (64cc <Sys_250ms_tick+0xd0>)
    64a0:	4798      	blx	r3
}
    64a2:	bd10      	pop	{r4, pc}
    64a4:	200001b2 	.word	0x200001b2
    64a8:	200001bc 	.word	0x200001bc
    64ac:	00006321 	.word	0x00006321
    64b0:	20001018 	.word	0x20001018
    64b4:	2000103f 	.word	0x2000103f
    64b8:	2000103e 	.word	0x2000103e
    64bc:	20001016 	.word	0x20001016
    64c0:	2000103c 	.word	0x2000103c
    64c4:	200001c6 	.word	0x200001c6
    64c8:	200001b8 	.word	0x200001b8
    64cc:	00008d8d 	.word	0x00008d8d

000064d0 <VbatToSoc>:
OUTPUT			: 容量值
NOTICE			: 折半查表
DATE			: 2016/06/27
*****************************************************************************/
uint8_t VbatToSoc(uint16_t vbat_val)
{
    64d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    64d2:	1e04      	subs	r4, r0, #0
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出

		if(vbat_val == Cell_volt[mid])
    64d4:	4b10      	ldr	r3, [pc, #64]	; (6518 <VbatToSoc+0x48>)
    64d6:	429c      	cmp	r4, r3
    64d8:	d01a      	beq.n	6510 <VbatToSoc+0x40>
    64da:	2032      	movs	r0, #50	; 0x32
    64dc:	2165      	movs	r1, #101	; 0x65
    64de:	2200      	movs	r2, #0
    64e0:	4e0e      	ldr	r6, [pc, #56]	; (651c <VbatToSoc+0x4c>)
    64e2:	25ff      	movs	r5, #255	; 0xff
    64e4:	e00c      	b.n	6500 <VbatToSoc+0x30>
	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    64e6:	1853      	adds	r3, r2, r1
    64e8:	0fd8      	lsrs	r0, r3, #31
    64ea:	18c3      	adds	r3, r0, r3
    64ec:	105b      	asrs	r3, r3, #1
    64ee:	b2d8      	uxtb	r0, r3

		if(vbat_val == Cell_volt[mid])
    64f0:	402b      	ands	r3, r5
    64f2:	005b      	lsls	r3, r3, #1
    64f4:	5b9b      	ldrh	r3, [r3, r6]
    64f6:	42a3      	cmp	r3, r4
    64f8:	d00d      	beq.n	6516 <VbatToSoc+0x46>
		{break;}    // 索引到刚好相等的值，则马上返回
		if(high - low == 1)
    64fa:	1a8f      	subs	r7, r1, r2
    64fc:	2f01      	cmp	r7, #1
    64fe:	d009      	beq.n	6514 <VbatToSoc+0x44>
		{
			mid = low;                 // 由于不是精确查找，若在小区间内，取小值
			break;
		}
		if(vbat_val < Cell_volt[mid])
    6500:	429c      	cmp	r4, r3
    6502:	d301      	bcc.n	6508 <VbatToSoc+0x38>
    6504:	0002      	movs	r2, r0
    6506:	e000      	b.n	650a <VbatToSoc+0x3a>
    6508:	0001      	movs	r1, r0
{

	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
    650a:	4291      	cmp	r1, r2
    650c:	d8eb      	bhi.n	64e6 <VbatToSoc+0x16>
    650e:	e002      	b.n	6516 <VbatToSoc+0x46>
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    6510:	2032      	movs	r0, #50	; 0x32
    6512:	e000      	b.n	6516 <VbatToSoc+0x46>
    6514:	0010      	movs	r0, r2
		else
		{low = mid;}
	}

	return mid;
}
    6516:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6518:	00000e66 	.word	0x00000e66
    651c:	00009980 	.word	0x00009980

00006520 <Cap_Update_Check>:
OUTPUT			: None
NOTICE			: 不在充电放电超过一定时间进行电压补偿
DATE			: 2016/06/24
*****************************************************************************/
void Cap_Update_Check(void)
{
    6520:	b570      	push	{r4, r5, r6, lr}
	uint16_t vbat_sub =0;
	uint8_t new_cap_rate;
	uint32_t deta_cap_rate,new_cap_rate2;
	uint32_t capacity_volt;
	//    ULONG temp2 = 0;                //同时修正soc值20161009zzysoc1
	if((nADC_CURRENT <CUR_CHG_01C)&&(nADC_CURRENT >CUR_DCH_01C))
    6522:	4bbc      	ldr	r3, [pc, #752]	; (6814 <Cap_Update_Check+0x2f4>)
    6524:	881b      	ldrh	r3, [r3, #0]
    6526:	33b5      	adds	r3, #181	; 0xb5
    6528:	b29b      	uxth	r3, r3
    652a:	22b5      	movs	r2, #181	; 0xb5
    652c:	0052      	lsls	r2, r2, #1
    652e:	4293      	cmp	r3, r2
    6530:	d85b      	bhi.n	65ea <Cap_Update_Check+0xca>
	{
		sys_flags.val.cap_update_end_flag =0;
    6532:	4ab9      	ldr	r2, [pc, #740]	; (6818 <Cap_Update_Check+0x2f8>)
    6534:	7853      	ldrb	r3, [r2, #1]
    6536:	2110      	movs	r1, #16
    6538:	438b      	bics	r3, r1
    653a:	7053      	strb	r3, [r2, #1]
		cap_update_reload_cnt =0;
    653c:	2200      	movs	r2, #0
    653e:	4bb7      	ldr	r3, [pc, #732]	; (681c <Cap_Update_Check+0x2fc>)
    6540:	701a      	strb	r2, [r3, #0]
		if(vbat_1min_delay ==0)
    6542:	4bb7      	ldr	r3, [pc, #732]	; (6820 <Cap_Update_Check+0x300>)
    6544:	881b      	ldrh	r3, [r3, #0]
    6546:	2b00      	cmp	r3, #0
    6548:	d12c      	bne.n	65a4 <Cap_Update_Check+0x84>
		{
			vbat_1min_last_val = Total_VBAT;
    654a:	4bb6      	ldr	r3, [pc, #728]	; (6824 <Cap_Update_Check+0x304>)
    654c:	8818      	ldrh	r0, [r3, #0]
    654e:	4bb6      	ldr	r3, [pc, #728]	; (6828 <Cap_Update_Check+0x308>)
    6550:	8018      	strh	r0, [r3, #0]
			vbat_1min_delay++;
    6552:	3201      	adds	r2, #1
    6554:	4bb2      	ldr	r3, [pc, #712]	; (6820 <Cap_Update_Check+0x300>)
    6556:	801a      	strh	r2, [r3, #0]
			//电压查表
			capacity_volt = (uint32_t)Total_VBAT*5000/16384;
			new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    6558:	4bb4      	ldr	r3, [pc, #720]	; (682c <Cap_Update_Check+0x30c>)
    655a:	4358      	muls	r0, r3
    655c:	0b80      	lsrs	r0, r0, #14
    655e:	4bb4      	ldr	r3, [pc, #720]	; (6830 <Cap_Update_Check+0x310>)
    6560:	4798      	blx	r3
			//电压查表一次,估计误差值,10分钟/误差值等于更新时间
			if(new_cap_rate>g_sys_cap.val.re_cap_rate)
    6562:	4bb4      	ldr	r3, [pc, #720]	; (6834 <Cap_Update_Check+0x314>)
    6564:	7c9b      	ldrb	r3, [r3, #18]
    6566:	b2db      	uxtb	r3, r3
    6568:	4298      	cmp	r0, r3
    656a:	d905      	bls.n	6578 <Cap_Update_Check+0x58>
			{
				deta_time_val = new_cap_rate - g_sys_cap.val.re_cap_rate;
    656c:	4bb1      	ldr	r3, [pc, #708]	; (6834 <Cap_Update_Check+0x314>)
    656e:	7c9b      	ldrb	r3, [r3, #18]
    6570:	1ac0      	subs	r0, r0, r3
    6572:	4bb1      	ldr	r3, [pc, #708]	; (6838 <Cap_Update_Check+0x318>)
    6574:	8018      	strh	r0, [r3, #0]
    6576:	e004      	b.n	6582 <Cap_Update_Check+0x62>
			}
			else
			{
				deta_time_val = g_sys_cap.val.re_cap_rate - new_cap_rate;
    6578:	4bae      	ldr	r3, [pc, #696]	; (6834 <Cap_Update_Check+0x314>)
    657a:	7c9b      	ldrb	r3, [r3, #18]
    657c:	1a18      	subs	r0, r3, r0
    657e:	4bae      	ldr	r3, [pc, #696]	; (6838 <Cap_Update_Check+0x318>)
    6580:	8018      	strh	r0, [r3, #0]
			}
			if(deta_time_val != 0)
    6582:	4bad      	ldr	r3, [pc, #692]	; (6838 <Cap_Update_Check+0x318>)
    6584:	8819      	ldrh	r1, [r3, #0]
    6586:	2900      	cmp	r1, #0
    6588:	d008      	beq.n	659c <Cap_Update_Check+0x7c>
			{
				deta_time_val *= deta_time_val;
				deta_time_val = 2400/deta_time_val;
    658a:	4349      	muls	r1, r1
    658c:	b289      	uxth	r1, r1
    658e:	2096      	movs	r0, #150	; 0x96
    6590:	0100      	lsls	r0, r0, #4
    6592:	4baa      	ldr	r3, [pc, #680]	; (683c <Cap_Update_Check+0x31c>)
    6594:	4798      	blx	r3
    6596:	4ba8      	ldr	r3, [pc, #672]	; (6838 <Cap_Update_Check+0x318>)
    6598:	8018      	strh	r0, [r3, #0]
    659a:	e039      	b.n	6610 <Cap_Update_Check+0xf0>
			}
			else
			{
				deta_time_val = 120;
    659c:	2278      	movs	r2, #120	; 0x78
    659e:	4ba6      	ldr	r3, [pc, #664]	; (6838 <Cap_Update_Check+0x318>)
    65a0:	801a      	strh	r2, [r3, #0]
    65a2:	e035      	b.n	6610 <Cap_Update_Check+0xf0>
			}
		}
		else
		{
			vbat_1min_delay++;
    65a4:	3301      	adds	r3, #1
    65a6:	b29b      	uxth	r3, r3
    65a8:	4a9d      	ldr	r2, [pc, #628]	; (6820 <Cap_Update_Check+0x300>)
    65aa:	8013      	strh	r3, [r2, #0]
			if(vbat_1min_delay > deta_time_val)
    65ac:	4aa2      	ldr	r2, [pc, #648]	; (6838 <Cap_Update_Check+0x318>)
    65ae:	8812      	ldrh	r2, [r2, #0]
    65b0:	429a      	cmp	r2, r3
    65b2:	d22d      	bcs.n	6610 <Cap_Update_Check+0xf0>
			{
				if(Total_VBAT > vbat_1min_last_val)
    65b4:	4b9b      	ldr	r3, [pc, #620]	; (6824 <Cap_Update_Check+0x304>)
    65b6:	881a      	ldrh	r2, [r3, #0]
    65b8:	4b9b      	ldr	r3, [pc, #620]	; (6828 <Cap_Update_Check+0x308>)
    65ba:	881b      	ldrh	r3, [r3, #0]
    65bc:	429a      	cmp	r2, r3
    65be:	d902      	bls.n	65c6 <Cap_Update_Check+0xa6>
				{
					vbat_sub = Total_VBAT - vbat_1min_last_val;
    65c0:	1ad3      	subs	r3, r2, r3
    65c2:	b29b      	uxth	r3, r3
    65c4:	e001      	b.n	65ca <Cap_Update_Check+0xaa>
				}
				else
				{
					vbat_sub = vbat_1min_last_val - Total_VBAT;
    65c6:	1a9b      	subs	r3, r3, r2
    65c8:	b29b      	uxth	r3, r3
				}
				if(vbat_sub < VBAT_SOC_UPDATE)
    65ca:	22f4      	movs	r2, #244	; 0xf4
    65cc:	32ff      	adds	r2, #255	; 0xff
    65ce:	4293      	cmp	r3, r2
    65d0:	d807      	bhi.n	65e2 <Cap_Update_Check+0xc2>
				{
					sys_flags.val.re_cap_update_flag = true;
    65d2:	4a91      	ldr	r2, [pc, #580]	; (6818 <Cap_Update_Check+0x2f8>)
    65d4:	7851      	ldrb	r1, [r2, #1]
    65d6:	2302      	movs	r3, #2
    65d8:	430b      	orrs	r3, r1
    65da:	7053      	strb	r3, [r2, #1]
					stop_cap_update_val =1;
    65dc:	2201      	movs	r2, #1
    65de:	4b98      	ldr	r3, [pc, #608]	; (6840 <Cap_Update_Check+0x320>)
    65e0:	701a      	strb	r2, [r3, #0]
				}
				vbat_1min_delay =0;
    65e2:	2200      	movs	r2, #0
    65e4:	4b8e      	ldr	r3, [pc, #568]	; (6820 <Cap_Update_Check+0x300>)
    65e6:	801a      	strh	r2, [r3, #0]
    65e8:	e012      	b.n	6610 <Cap_Update_Check+0xf0>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    65ea:	4b8c      	ldr	r3, [pc, #560]	; (681c <Cap_Update_Check+0x2fc>)
    65ec:	781b      	ldrb	r3, [r3, #0]
    65ee:	3301      	adds	r3, #1
    65f0:	b2db      	uxtb	r3, r3
		if(cap_update_reload_cnt >3)
    65f2:	2b03      	cmp	r3, #3
    65f4:	d802      	bhi.n	65fc <Cap_Update_Check+0xdc>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    65f6:	4a89      	ldr	r2, [pc, #548]	; (681c <Cap_Update_Check+0x2fc>)
    65f8:	7013      	strb	r3, [r2, #0]
    65fa:	e009      	b.n	6610 <Cap_Update_Check+0xf0>
		if(cap_update_reload_cnt >3)
		{
			cap_update_reload_cnt =0;
    65fc:	2300      	movs	r3, #0
    65fe:	4a87      	ldr	r2, [pc, #540]	; (681c <Cap_Update_Check+0x2fc>)
    6600:	7013      	strb	r3, [r2, #0]
			vbat_1min_delay =0;
    6602:	4a87      	ldr	r2, [pc, #540]	; (6820 <Cap_Update_Check+0x300>)
    6604:	8013      	strh	r3, [r2, #0]
			sys_flags.val.cap_update_end_flag =1;
    6606:	4a84      	ldr	r2, [pc, #528]	; (6818 <Cap_Update_Check+0x2f8>)
    6608:	7851      	ldrb	r1, [r2, #1]
    660a:	2310      	movs	r3, #16
    660c:	430b      	orrs	r3, r1
    660e:	7053      	strb	r3, [r2, #1]
	}
	
	
	// 20160722新增 充放电补偿
	//3.2V末端校准,5% 3.8V 10%
	if(nADC_TMONI_BAT_MIN >10)
    6610:	4b8c      	ldr	r3, [pc, #560]	; (6844 <Cap_Update_Check+0x324>)
    6612:	881b      	ldrh	r3, [r3, #0]
    6614:	2b0a      	cmp	r3, #10
    6616:	d800      	bhi.n	661a <Cap_Update_Check+0xfa>
    6618:	e09d      	b.n	6756 <Cap_Update_Check+0x236>
	{
		if((nADC_CURRENT <CUR_DCH_01C)&&(nADC_CURRENT>CUR_DCH_02C))
    661a:	4b7e      	ldr	r3, [pc, #504]	; (6814 <Cap_Update_Check+0x2f4>)
    661c:	881c      	ldrh	r4, [r3, #0]
    661e:	4b8a      	ldr	r3, [pc, #552]	; (6848 <Cap_Update_Check+0x328>)
    6620:	18e3      	adds	r3, r4, r3
    6622:	b29b      	uxth	r3, r3
    6624:	229f      	movs	r2, #159	; 0x9f
    6626:	00d2      	lsls	r2, r2, #3
    6628:	4293      	cmp	r3, r2
    662a:	d84f      	bhi.n	66cc <Cap_Update_Check+0x1ac>
		{
			if(dch_delay ==0)
    662c:	4b87      	ldr	r3, [pc, #540]	; (684c <Cap_Update_Check+0x32c>)
    662e:	781b      	ldrb	r3, [r3, #0]
    6630:	2b00      	cmp	r3, #0
    6632:	d107      	bne.n	6644 <Cap_Update_Check+0x124>
			{
				vbat_10s_last_val = Total_VBAT;
    6634:	4b7b      	ldr	r3, [pc, #492]	; (6824 <Cap_Update_Check+0x304>)
    6636:	881a      	ldrh	r2, [r3, #0]
    6638:	4b85      	ldr	r3, [pc, #532]	; (6850 <Cap_Update_Check+0x330>)
    663a:	801a      	strh	r2, [r3, #0]
			}
			dch_delay++;
    663c:	2201      	movs	r2, #1
    663e:	4b83      	ldr	r3, [pc, #524]	; (684c <Cap_Update_Check+0x32c>)
    6640:	701a      	strb	r2, [r3, #0]
    6642:	e046      	b.n	66d2 <Cap_Update_Check+0x1b2>
    6644:	3301      	adds	r3, #1
    6646:	b2db      	uxtb	r3, r3
    6648:	4a80      	ldr	r2, [pc, #512]	; (684c <Cap_Update_Check+0x32c>)
    664a:	7013      	strb	r3, [r2, #0]
			if(dch_delay >CAP_10S_DELAY)
    664c:	2b28      	cmp	r3, #40	; 0x28
    664e:	d940      	bls.n	66d2 <Cap_Update_Check+0x1b2>
			{
				if(vbat_10s_last_val > Total_VBAT)
    6650:	4b7f      	ldr	r3, [pc, #508]	; (6850 <Cap_Update_Check+0x330>)
    6652:	881b      	ldrh	r3, [r3, #0]
    6654:	4a73      	ldr	r2, [pc, #460]	; (6824 <Cap_Update_Check+0x304>)
    6656:	8812      	ldrh	r2, [r2, #0]
    6658:	4293      	cmp	r3, r2
    665a:	d933      	bls.n	66c4 <Cap_Update_Check+0x1a4>
				{
					vbat_sub = vbat_10s_last_val - Total_VBAT;
					if(vbat_sub<VBAT_SOC_UPDATE)
    665c:	1a9b      	subs	r3, r3, r2
    665e:	b29b      	uxth	r3, r3
    6660:	21f4      	movs	r1, #244	; 0xf4
    6662:	31ff      	adds	r1, #255	; 0xff
    6664:	428b      	cmp	r3, r1
    6666:	d82d      	bhi.n	66c4 <Cap_Update_Check+0x1a4>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    6668:	4d70      	ldr	r5, [pc, #448]	; (682c <Cap_Update_Check+0x30c>)
    666a:	436a      	muls	r2, r5
    666c:	0b95      	lsrs	r5, r2, #14
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    666e:	b2a8      	uxth	r0, r5
    6670:	4b6f      	ldr	r3, [pc, #444]	; (6830 <Cap_Update_Check+0x310>)
    6672:	4798      	blx	r3
						if(capacity_volt<3200)
    6674:	4b77      	ldr	r3, [pc, #476]	; (6854 <Cap_Update_Check+0x334>)
    6676:	429d      	cmp	r5, r3
    6678:	d812      	bhi.n	66a0 <Cap_Update_Check+0x180>
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-5))&&(g_sys_cap.val.re_cap_rate>5))
    667a:	4b6e      	ldr	r3, [pc, #440]	; (6834 <Cap_Update_Check+0x314>)
    667c:	7c9b      	ldrb	r3, [r3, #18]
    667e:	3b05      	subs	r3, #5
    6680:	4298      	cmp	r0, r3
    6682:	d21f      	bcs.n	66c4 <Cap_Update_Check+0x1a4>
    6684:	4b6b      	ldr	r3, [pc, #428]	; (6834 <Cap_Update_Check+0x314>)
    6686:	7c9b      	ldrb	r3, [r3, #18]
    6688:	b2db      	uxtb	r3, r3
    668a:	2b05      	cmp	r3, #5
    668c:	d91a      	bls.n	66c4 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    668e:	4a62      	ldr	r2, [pc, #392]	; (6818 <Cap_Update_Check+0x2f8>)
    6690:	7851      	ldrb	r1, [r2, #1]
    6692:	2302      	movs	r3, #2
    6694:	430b      	orrs	r3, r1
    6696:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =5;
    6698:	2205      	movs	r2, #5
    669a:	4b69      	ldr	r3, [pc, #420]	; (6840 <Cap_Update_Check+0x320>)
    669c:	701a      	strb	r2, [r3, #0]
    669e:	e011      	b.n	66c4 <Cap_Update_Check+0x1a4>
							}
						}
						else
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    66a0:	4b64      	ldr	r3, [pc, #400]	; (6834 <Cap_Update_Check+0x314>)
    66a2:	7c9b      	ldrb	r3, [r3, #18]
    66a4:	3b0f      	subs	r3, #15
    66a6:	4298      	cmp	r0, r3
    66a8:	d20c      	bcs.n	66c4 <Cap_Update_Check+0x1a4>
    66aa:	4b62      	ldr	r3, [pc, #392]	; (6834 <Cap_Update_Check+0x314>)
    66ac:	7c9b      	ldrb	r3, [r3, #18]
    66ae:	b2db      	uxtb	r3, r3
    66b0:	2b0f      	cmp	r3, #15
    66b2:	d907      	bls.n	66c4 <Cap_Update_Check+0x1a4>
							{
								sys_flags.val.re_cap_update_flag = true;
    66b4:	4a58      	ldr	r2, [pc, #352]	; (6818 <Cap_Update_Check+0x2f8>)
    66b6:	7851      	ldrb	r1, [r2, #1]
    66b8:	2302      	movs	r3, #2
    66ba:	430b      	orrs	r3, r1
    66bc:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =15;
    66be:	220f      	movs	r2, #15
    66c0:	4b5f      	ldr	r3, [pc, #380]	; (6840 <Cap_Update_Check+0x320>)
    66c2:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
				dch_delay =0;
    66c4:	2200      	movs	r2, #0
    66c6:	4b61      	ldr	r3, [pc, #388]	; (684c <Cap_Update_Check+0x32c>)
    66c8:	701a      	strb	r2, [r3, #0]
    66ca:	e002      	b.n	66d2 <Cap_Update_Check+0x1b2>
			}
		}
		else
		{
			dch_delay =0;
    66cc:	2200      	movs	r2, #0
    66ce:	4b5f      	ldr	r3, [pc, #380]	; (684c <Cap_Update_Check+0x32c>)
    66d0:	701a      	strb	r2, [r3, #0]
		}
		
		
		if((nADC_CURRENT >CUR_CHG_01C)&&(nADC_CURRENT<CUR_CHG_02C))
    66d2:	3cb7      	subs	r4, #183	; 0xb7
    66d4:	b2a4      	uxth	r4, r4
    66d6:	239f      	movs	r3, #159	; 0x9f
    66d8:	00db      	lsls	r3, r3, #3
    66da:	429c      	cmp	r4, r3
    66dc:	d838      	bhi.n	6750 <Cap_Update_Check+0x230>
		{
			if(chg_delay ==0)
    66de:	4b5e      	ldr	r3, [pc, #376]	; (6858 <Cap_Update_Check+0x338>)
    66e0:	781b      	ldrb	r3, [r3, #0]
    66e2:	2b00      	cmp	r3, #0
    66e4:	d107      	bne.n	66f6 <Cap_Update_Check+0x1d6>
			{
				vbat_10s_last_val = Total_VBAT;
    66e6:	4b4f      	ldr	r3, [pc, #316]	; (6824 <Cap_Update_Check+0x304>)
    66e8:	881a      	ldrh	r2, [r3, #0]
    66ea:	4b59      	ldr	r3, [pc, #356]	; (6850 <Cap_Update_Check+0x330>)
    66ec:	801a      	strh	r2, [r3, #0]
			}
			chg_delay++;
    66ee:	2201      	movs	r2, #1
    66f0:	4b59      	ldr	r3, [pc, #356]	; (6858 <Cap_Update_Check+0x338>)
    66f2:	701a      	strb	r2, [r3, #0]
    66f4:	e02f      	b.n	6756 <Cap_Update_Check+0x236>
    66f6:	3301      	adds	r3, #1
    66f8:	b2db      	uxtb	r3, r3
    66fa:	4a57      	ldr	r2, [pc, #348]	; (6858 <Cap_Update_Check+0x338>)
    66fc:	7013      	strb	r3, [r2, #0]
			if(chg_delay >CAP_10S_DELAY)
    66fe:	2b28      	cmp	r3, #40	; 0x28
    6700:	d929      	bls.n	6756 <Cap_Update_Check+0x236>
			{
				if(vbat_10s_last_val< Total_VBAT)
    6702:	4b53      	ldr	r3, [pc, #332]	; (6850 <Cap_Update_Check+0x330>)
    6704:	881b      	ldrh	r3, [r3, #0]
    6706:	4a47      	ldr	r2, [pc, #284]	; (6824 <Cap_Update_Check+0x304>)
    6708:	8812      	ldrh	r2, [r2, #0]
    670a:	4293      	cmp	r3, r2
    670c:	d21c      	bcs.n	6748 <Cap_Update_Check+0x228>
				{
					vbat_sub = Total_VBAT - vbat_10s_last_val;
					if(vbat_sub<VBAT_SOC_UPDATE)
    670e:	1ad3      	subs	r3, r2, r3
    6710:	b29b      	uxth	r3, r3
    6712:	21f4      	movs	r1, #244	; 0xf4
    6714:	31ff      	adds	r1, #255	; 0xff
    6716:	428b      	cmp	r3, r1
    6718:	d816      	bhi.n	6748 <Cap_Update_Check+0x228>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    671a:	4844      	ldr	r0, [pc, #272]	; (682c <Cap_Update_Check+0x30c>)
    671c:	4350      	muls	r0, r2
    671e:	0b80      	lsrs	r0, r0, #14
    6720:	4b43      	ldr	r3, [pc, #268]	; (6830 <Cap_Update_Check+0x310>)
    6722:	4798      	blx	r3
						if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    6724:	4b43      	ldr	r3, [pc, #268]	; (6834 <Cap_Update_Check+0x314>)
    6726:	7c9b      	ldrb	r3, [r3, #18]
    6728:	3b0f      	subs	r3, #15
    672a:	4298      	cmp	r0, r3
    672c:	d20c      	bcs.n	6748 <Cap_Update_Check+0x228>
    672e:	4b41      	ldr	r3, [pc, #260]	; (6834 <Cap_Update_Check+0x314>)
    6730:	7c9b      	ldrb	r3, [r3, #18]
    6732:	b2db      	uxtb	r3, r3
    6734:	2b0f      	cmp	r3, #15
    6736:	d907      	bls.n	6748 <Cap_Update_Check+0x228>
						{
							sys_flags.val.re_cap_update_flag = true;
    6738:	4a37      	ldr	r2, [pc, #220]	; (6818 <Cap_Update_Check+0x2f8>)
    673a:	7851      	ldrb	r1, [r2, #1]
    673c:	2302      	movs	r3, #2
    673e:	430b      	orrs	r3, r1
    6740:	7053      	strb	r3, [r2, #1]
							stop_cap_update_val =15;
    6742:	220f      	movs	r2, #15
    6744:	4b3e      	ldr	r3, [pc, #248]	; (6840 <Cap_Update_Check+0x320>)
    6746:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				chg_delay =0;
    6748:	2200      	movs	r2, #0
    674a:	4b43      	ldr	r3, [pc, #268]	; (6858 <Cap_Update_Check+0x338>)
    674c:	701a      	strb	r2, [r3, #0]
    674e:	e002      	b.n	6756 <Cap_Update_Check+0x236>
			}
		}
		else
		{
			chg_delay =0;
    6750:	2200      	movs	r2, #0
    6752:	4b41      	ldr	r3, [pc, #260]	; (6858 <Cap_Update_Check+0x338>)
    6754:	701a      	strb	r2, [r3, #0]
		}
	}
	
	//假如出现电压补偿,那么进行补偿
	//最短1分钟一次电压补偿,补偿值是电量差/4，但是不低于1%
	if(sys_flags.val.re_cap_update_flag == true)
    6756:	4b30      	ldr	r3, [pc, #192]	; (6818 <Cap_Update_Check+0x2f8>)
    6758:	785b      	ldrb	r3, [r3, #1]
    675a:	079b      	lsls	r3, r3, #30
    675c:	d558      	bpl.n	6810 <Cap_Update_Check+0x2f0>
	{
		//电压查表
		capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    675e:	4b31      	ldr	r3, [pc, #196]	; (6824 <Cap_Update_Check+0x304>)
		new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    6760:	8818      	ldrh	r0, [r3, #0]
    6762:	4b32      	ldr	r3, [pc, #200]	; (682c <Cap_Update_Check+0x30c>)
    6764:	4358      	muls	r0, r3
    6766:	0b80      	lsrs	r0, r0, #14
    6768:	4b31      	ldr	r3, [pc, #196]	; (6830 <Cap_Update_Check+0x310>)
    676a:	4798      	blx	r3
    676c:	0002      	movs	r2, r0

		sys_flags.val.cap_update_end_flag = 1; //如果不清0,说明容量补偿完毕
    676e:	492a      	ldr	r1, [pc, #168]	; (6818 <Cap_Update_Check+0x2f8>)
    6770:	784c      	ldrb	r4, [r1, #1]
    6772:	2310      	movs	r3, #16
    6774:	4323      	orrs	r3, r4
    6776:	704b      	strb	r3, [r1, #1]

		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
    6778:	4b2e      	ldr	r3, [pc, #184]	; (6834 <Cap_Update_Check+0x314>)
    677a:	7c9b      	ldrb	r3, [r3, #18]
    677c:	4930      	ldr	r1, [pc, #192]	; (6840 <Cap_Update_Check+0x320>)
    677e:	7809      	ldrb	r1, [r1, #0]
    6780:	1ac3      	subs	r3, r0, r3
    6782:	428b      	cmp	r3, r1
    6784:	dd1a      	ble.n	67bc <Cap_Update_Check+0x29c>
    6786:	4b2b      	ldr	r3, [pc, #172]	; (6834 <Cap_Update_Check+0x314>)
    6788:	7c9b      	ldrb	r3, [r3, #18]
    678a:	b2db      	uxtb	r3, r3
    678c:	4298      	cmp	r0, r3
    678e:	d915      	bls.n	67bc <Cap_Update_Check+0x29c>
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
    6790:	4b28      	ldr	r3, [pc, #160]	; (6834 <Cap_Update_Check+0x314>)
    6792:	7c9b      	ldrb	r3, [r3, #18]
    6794:	1ac3      	subs	r3, r0, r3
			deta_cap_rate>>=2;
    6796:	089b      	lsrs	r3, r3, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    6798:	d005      	beq.n	67a6 <Cap_Update_Check+0x286>
		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    679a:	4d1f      	ldr	r5, [pc, #124]	; (6818 <Cap_Update_Check+0x2f8>)
    679c:	786c      	ldrb	r4, [r5, #1]
    679e:	2610      	movs	r6, #16
    67a0:	43b4      	bics	r4, r6
    67a2:	706c      	strb	r4, [r5, #1]
    67a4:	e000      	b.n	67a8 <Cap_Update_Check+0x288>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    67a6:	2301      	movs	r3, #1
				sys_flags.val.cap_update_end_flag = 1;//低于4%的误差,即便是在补偿,认为补偿完了,可以做满电容量计算了
			}
			g_sys_cap.val.re_cap_rate_sum -= deta_cap_rate;//放电容量校准,容量回升,池子减少
    67a8:	4d22      	ldr	r5, [pc, #136]	; (6834 <Cap_Update_Check+0x314>)
    67aa:	7dec      	ldrb	r4, [r5, #23]
    67ac:	b2db      	uxtb	r3, r3
    67ae:	1ae4      	subs	r4, r4, r3
    67b0:	b264      	sxtb	r4, r4
    67b2:	75ec      	strb	r4, [r5, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val+deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate + deta_cap_rate;//修正soc值20161010zzysoc3
    67b4:	7cac      	ldrb	r4, [r5, #18]
    67b6:	18e3      	adds	r3, r4, r3
    67b8:	b2db      	uxtb	r3, r3
    67ba:	74ab      	strb	r3, [r5, #18]
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
    67bc:	4b1d      	ldr	r3, [pc, #116]	; (6834 <Cap_Update_Check+0x314>)
    67be:	7c9b      	ldrb	r3, [r3, #18]
    67c0:	1a1b      	subs	r3, r3, r0
    67c2:	4299      	cmp	r1, r3
    67c4:	da1f      	bge.n	6806 <Cap_Update_Check+0x2e6>
    67c6:	4b1b      	ldr	r3, [pc, #108]	; (6834 <Cap_Update_Check+0x314>)
    67c8:	7c9b      	ldrb	r3, [r3, #18]
    67ca:	b2db      	uxtb	r3, r3
    67cc:	429a      	cmp	r2, r3
    67ce:	d21a      	bcs.n	6806 <Cap_Update_Check+0x2e6>
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
    67d0:	4b18      	ldr	r3, [pc, #96]	; (6834 <Cap_Update_Check+0x314>)
    67d2:	7c9b      	ldrb	r3, [r3, #18]
    67d4:	1a18      	subs	r0, r3, r0
			deta_cap_rate>>=2;
    67d6:	0880      	lsrs	r0, r0, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    67d8:	d005      	beq.n	67e6 <Cap_Update_Check+0x2c6>
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    67da:	4a0f      	ldr	r2, [pc, #60]	; (6818 <Cap_Update_Check+0x2f8>)
    67dc:	7853      	ldrb	r3, [r2, #1]
    67de:	2110      	movs	r1, #16
    67e0:	438b      	bics	r3, r1
    67e2:	7053      	strb	r3, [r2, #1]
    67e4:	e005      	b.n	67f2 <Cap_Update_Check+0x2d2>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
				sys_flags.val.cap_update_end_flag = 1;
    67e6:	4a0c      	ldr	r2, [pc, #48]	; (6818 <Cap_Update_Check+0x2f8>)
    67e8:	7851      	ldrb	r1, [r2, #1]
    67ea:	2310      	movs	r3, #16
    67ec:	430b      	orrs	r3, r1
    67ee:	7053      	strb	r3, [r2, #1]
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    67f0:	2001      	movs	r0, #1
				sys_flags.val.cap_update_end_flag = 1;
			}
			g_sys_cap.val.re_cap_rate_sum += deta_cap_rate;//放电容量校准,容量下降,池子增加
    67f2:	4a10      	ldr	r2, [pc, #64]	; (6834 <Cap_Update_Check+0x314>)
    67f4:	7dd3      	ldrb	r3, [r2, #23]
    67f6:	b2c0      	uxtb	r0, r0
    67f8:	181b      	adds	r3, r3, r0
    67fa:	b25b      	sxtb	r3, r3
    67fc:	75d3      	strb	r3, [r2, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val-deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate-deta_cap_rate;//修正soc值20161010zzysoc3
    67fe:	7c93      	ldrb	r3, [r2, #18]
    6800:	1a18      	subs	r0, r3, r0
    6802:	b2c0      	uxtb	r0, r0
    6804:	7490      	strb	r0, [r2, #18]
		}
		sys_flags.val.re_cap_update_flag = false;
    6806:	4a04      	ldr	r2, [pc, #16]	; (6818 <Cap_Update_Check+0x2f8>)
    6808:	7853      	ldrb	r3, [r2, #1]
    680a:	2102      	movs	r1, #2
    680c:	438b      	bics	r3, r1
    680e:	7053      	strb	r3, [r2, #1]
	}
}
    6810:	bd70      	pop	{r4, r5, r6, pc}
    6812:	46c0      	nop			; (mov r8, r8)
    6814:	20000eaa 	.word	0x20000eaa
    6818:	20000eac 	.word	0x20000eac
    681c:	200001da 	.word	0x200001da
    6820:	200001cc 	.word	0x200001cc
    6824:	20000e48 	.word	0x20000e48
    6828:	200001d0 	.word	0x200001d0
    682c:	00001388 	.word	0x00001388
    6830:	000064d1 	.word	0x000064d1
    6834:	20000e50 	.word	0x20000e50
    6838:	20000d30 	.word	0x20000d30
    683c:	0000958d 	.word	0x0000958d
    6840:	200001ca 	.word	0x200001ca
    6844:	20000d8c 	.word	0x20000d8c
    6848:	000005af 	.word	0x000005af
    684c:	200001ce 	.word	0x200001ce
    6850:	200001d8 	.word	0x200001d8
    6854:	00000c7f 	.word	0x00000c7f
    6858:	200001c9 	.word	0x200001c9

0000685c <FullCap_Update>:
OUTPUT			: None
NOTICE			: 跟在电压补偿之后,根据cap_update_end_flag的状态进行判断是否进入更新
DATE			: 2016/06/24
*****************************************************************************/
void FullCap_Update(void)
{
    685c:	b510      	push	{r4, lr}
	uint32_t full_cap_temp;
	//假如允许最大容量更新,那么更新最大容量
	if(nADC_CURRENT <CUR_DCH_01C) //182 = 1A
    685e:	4b57      	ldr	r3, [pc, #348]	; (69bc <FullCap_Update+0x160>)
    6860:	2200      	movs	r2, #0
    6862:	5e9b      	ldrsh	r3, [r3, r2]
    6864:	001a      	movs	r2, r3
    6866:	32b6      	adds	r2, #182	; 0xb6
    6868:	da3a      	bge.n	68e0 <FullCap_Update+0x84>
	{
		if((nADC_TMONI_BAT_MAX <40)&&(nADC_TMONI_BAT_MIN >10))
    686a:	4b55      	ldr	r3, [pc, #340]	; (69c0 <FullCap_Update+0x164>)
    686c:	881b      	ldrh	r3, [r3, #0]
    686e:	2b27      	cmp	r3, #39	; 0x27
    6870:	d827      	bhi.n	68c2 <FullCap_Update+0x66>
    6872:	4b54      	ldr	r3, [pc, #336]	; (69c4 <FullCap_Update+0x168>)
    6874:	881b      	ldrh	r3, [r3, #0]
    6876:	2b0a      	cmp	r3, #10
    6878:	d923      	bls.n	68c2 <FullCap_Update+0x66>
		{
			temp_soc_err_cnt =0;
    687a:	2200      	movs	r2, #0
    687c:	4b52      	ldr	r3, [pc, #328]	; (69c8 <FullCap_Update+0x16c>)
    687e:	701a      	strb	r2, [r3, #0]
			if(sys_flags.val.cap_update_end_flag == 1)
    6880:	4b52      	ldr	r3, [pc, #328]	; (69cc <FullCap_Update+0x170>)
    6882:	785b      	ldrb	r3, [r3, #1]
    6884:	06db      	lsls	r3, r3, #27
    6886:	d400      	bmi.n	688a <FullCap_Update+0x2e>
    6888:	e097      	b.n	69ba <FullCap_Update+0x15e>
			{
				
				if(soc_fcc_save ==0)
    688a:	4b51      	ldr	r3, [pc, #324]	; (69d0 <FullCap_Update+0x174>)
    688c:	781b      	ldrb	r3, [r3, #0]
    688e:	2b00      	cmp	r3, #0
    6890:	d10e      	bne.n	68b0 <FullCap_Update+0x54>
				{
					soc_fcc_save = 1;
    6892:	3201      	adds	r2, #1
    6894:	4b4e      	ldr	r3, [pc, #312]	; (69d0 <FullCap_Update+0x174>)
    6896:	701a      	strb	r2, [r3, #0]
					soc_fcc_reload = 0;
    6898:	2300      	movs	r3, #0
    689a:	4a4e      	ldr	r2, [pc, #312]	; (69d4 <FullCap_Update+0x178>)
    689c:	7013      	strb	r3, [r2, #0]
					fullcap_reload_delay =0;
    689e:	4a4e      	ldr	r2, [pc, #312]	; (69d8 <FullCap_Update+0x17c>)
    68a0:	7013      	strb	r3, [r2, #0]
					g_sys_cap.val.cap_val2 = g_sys_cap.val.cap_val;
    68a2:	4b4e      	ldr	r3, [pc, #312]	; (69dc <FullCap_Update+0x180>)
    68a4:	685a      	ldr	r2, [r3, #4]
    68a6:	609a      	str	r2, [r3, #8]
					g_sys_cap.val.re_cap_rate2 = g_sys_cap.val.re_cap_rate;
    68a8:	7c9a      	ldrb	r2, [r3, #18]
    68aa:	b2d2      	uxtb	r2, r2
    68ac:	74da      	strb	r2, [r3, #19]
    68ae:	e084      	b.n	69ba <FullCap_Update+0x15e>
				}
				else
				{
					if(soc_fcc_reload  == 1)
    68b0:	4b48      	ldr	r3, [pc, #288]	; (69d4 <FullCap_Update+0x178>)
    68b2:	781b      	ldrb	r3, [r3, #0]
    68b4:	2b01      	cmp	r3, #1
    68b6:	d000      	beq.n	68ba <FullCap_Update+0x5e>
    68b8:	e07f      	b.n	69ba <FullCap_Update+0x15e>
					{
						soc_fcc_save = 0;
    68ba:	2200      	movs	r2, #0
    68bc:	4b44      	ldr	r3, [pc, #272]	; (69d0 <FullCap_Update+0x174>)
    68be:	701a      	strb	r2, [r3, #0]
    68c0:	e07b      	b.n	69ba <FullCap_Update+0x15e>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    68c2:	4b41      	ldr	r3, [pc, #260]	; (69c8 <FullCap_Update+0x16c>)
    68c4:	781b      	ldrb	r3, [r3, #0]
    68c6:	3301      	adds	r3, #1
    68c8:	b2db      	uxtb	r3, r3
			if(temp_soc_err_cnt >3)
    68ca:	2b03      	cmp	r3, #3
    68cc:	d802      	bhi.n	68d4 <FullCap_Update+0x78>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    68ce:	4a3e      	ldr	r2, [pc, #248]	; (69c8 <FullCap_Update+0x16c>)
    68d0:	7013      	strb	r3, [r2, #0]
    68d2:	e072      	b.n	69ba <FullCap_Update+0x15e>
			if(temp_soc_err_cnt >3)
			{
				temp_soc_err_cnt =0;
    68d4:	2300      	movs	r3, #0
    68d6:	4a3c      	ldr	r2, [pc, #240]	; (69c8 <FullCap_Update+0x16c>)
    68d8:	7013      	strb	r3, [r2, #0]
				soc_fcc_save = 0;
    68da:	4a3d      	ldr	r2, [pc, #244]	; (69d0 <FullCap_Update+0x174>)
    68dc:	7013      	strb	r3, [r2, #0]
    68de:	e06c      	b.n	69ba <FullCap_Update+0x15e>
			}
		}
	}
	else
	{
		if(nADC_CURRENT < CUR_CHG_01C)
    68e0:	2bb5      	cmp	r3, #181	; 0xb5
    68e2:	dc65      	bgt.n	69b0 <FullCap_Update+0x154>
		{
			if(soc_fcc_save == 1)
    68e4:	4b3a      	ldr	r3, [pc, #232]	; (69d0 <FullCap_Update+0x174>)
    68e6:	781b      	ldrb	r3, [r3, #0]
    68e8:	2b01      	cmp	r3, #1
    68ea:	d166      	bne.n	69ba <FullCap_Update+0x15e>
			{
				soc_fcc_reload = 1;
    68ec:	2201      	movs	r2, #1
    68ee:	4b39      	ldr	r3, [pc, #228]	; (69d4 <FullCap_Update+0x178>)
    68f0:	701a      	strb	r2, [r3, #0]
			}

			if((soc_fcc_save == 1)&&(sys_flags.val.cap_update_end_flag == 1))
    68f2:	4b36      	ldr	r3, [pc, #216]	; (69cc <FullCap_Update+0x170>)
    68f4:	785b      	ldrb	r3, [r3, #1]
    68f6:	06db      	lsls	r3, r3, #27
    68f8:	d55f      	bpl.n	69ba <FullCap_Update+0x15e>
			{
				full_cap_temp = g_sys_cap.val.full_cap >>3;
    68fa:	4938      	ldr	r1, [pc, #224]	; (69dc <FullCap_Update+0x180>)
    68fc:	880a      	ldrh	r2, [r1, #0]
				if((g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val) > full_cap_temp)
    68fe:	688b      	ldr	r3, [r1, #8]
    6900:	6849      	ldr	r1, [r1, #4]
    6902:	08d2      	lsrs	r2, r2, #3
    6904:	1a5b      	subs	r3, r3, r1
    6906:	429a      	cmp	r2, r3
    6908:	d243      	bcs.n	6992 <FullCap_Update+0x136>
				{
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    690a:	2200      	movs	r2, #0
    690c:	4b30      	ldr	r3, [pc, #192]	; (69d0 <FullCap_Update+0x174>)
    690e:	701a      	strb	r2, [r3, #0]
					if(afe_flags.val.afe_uv_flag== 0) //如果没有发生欠压保护就按原数据进行，发生了就按发生前的数据//修正soc值20161009zzysoc2
    6910:	4b33      	ldr	r3, [pc, #204]	; (69e0 <FullCap_Update+0x184>)
    6912:	785b      	ldrb	r3, [r3, #1]
    6914:	07db      	lsls	r3, r3, #31
    6916:	d406      	bmi.n	6926 <FullCap_Update+0xca>
					{
						uv_cap_val = g_sys_cap.val.cap_val;
    6918:	4b30      	ldr	r3, [pc, #192]	; (69dc <FullCap_Update+0x180>)
    691a:	6859      	ldr	r1, [r3, #4]
    691c:	4a31      	ldr	r2, [pc, #196]	; (69e4 <FullCap_Update+0x188>)
    691e:	6011      	str	r1, [r2, #0]
						uv_re_cap_rate = g_sys_cap.val.re_cap_rate;
    6920:	7c9a      	ldrb	r2, [r3, #18]
    6922:	4b31      	ldr	r3, [pc, #196]	; (69e8 <FullCap_Update+0x18c>)
    6924:	701a      	strb	r2, [r3, #0]
					}
					full_cap_temp = g_sys_cap.val.cap_val2 - uv_cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
    6926:	4c2d      	ldr	r4, [pc, #180]	; (69dc <FullCap_Update+0x180>)
    6928:	68a2      	ldr	r2, [r4, #8]
    692a:	68e0      	ldr	r0, [r4, #12]
    692c:	4b2d      	ldr	r3, [pc, #180]	; (69e4 <FullCap_Update+0x188>)
    692e:	681b      	ldr	r3, [r3, #0]
    6930:	1ad3      	subs	r3, r2, r3
    6932:	1a1b      	subs	r3, r3, r0
					full_cap_temp = full_cap_temp*100;
    6934:	2064      	movs	r0, #100	; 0x64
    6936:	4358      	muls	r0, r3
					full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - uv_re_cap_rate);
    6938:	7ce3      	ldrb	r3, [r4, #19]
    693a:	4a2b      	ldr	r2, [pc, #172]	; (69e8 <FullCap_Update+0x18c>)
    693c:	7811      	ldrb	r1, [r2, #0]
    693e:	1a59      	subs	r1, r3, r1
    6940:	4b2a      	ldr	r3, [pc, #168]	; (69ec <FullCap_Update+0x190>)
    6942:	4798      	blx	r3
					//                    soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
					//                    full_cap_temp = g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
					//                    full_cap_temp = full_cap_temp*100;
					//                    full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - g_sys_cap.val.re_cap_rate);

					if(full_cap_temp > g_sys_cap.val.full_cap)
    6944:	8823      	ldrh	r3, [r4, #0]
    6946:	b29b      	uxth	r3, r3
    6948:	4298      	cmp	r0, r3
    694a:	d910      	bls.n	696e <FullCap_Update+0x112>
					{
						if((full_cap_temp - g_sys_cap.val.full_cap) < BAT_CAP_3PS)
    694c:	8823      	ldrh	r3, [r4, #0]
    694e:	1ac3      	subs	r3, r0, r3
    6950:	4a27      	ldr	r2, [pc, #156]	; (69f0 <FullCap_Update+0x194>)
    6952:	4293      	cmp	r3, r2
    6954:	d808      	bhi.n	6968 <FullCap_Update+0x10c>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    6956:	b280      	uxth	r0, r0
    6958:	8020      	strh	r0, [r4, #0]
							
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    695a:	8821      	ldrh	r1, [r4, #0]
    695c:	b289      	uxth	r1, r1
    695e:	2201      	movs	r2, #1
    6960:	2002      	movs	r0, #2
    6962:	4b24      	ldr	r3, [pc, #144]	; (69f4 <FullCap_Update+0x198>)
    6964:	4798      	blx	r3
    6966:	e014      	b.n	6992 <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    6968:	4b1c      	ldr	r3, [pc, #112]	; (69dc <FullCap_Update+0x180>)
    696a:	881b      	ldrh	r3, [r3, #0]
    696c:	e011      	b.n	6992 <FullCap_Update+0x136>
							}
						}
					}
					else
					{
						if((g_sys_cap.val.full_cap - full_cap_temp) < BAT_CAP_3PS)
    696e:	4b1b      	ldr	r3, [pc, #108]	; (69dc <FullCap_Update+0x180>)
    6970:	881b      	ldrh	r3, [r3, #0]
    6972:	1a1b      	subs	r3, r3, r0
    6974:	4a1e      	ldr	r2, [pc, #120]	; (69f0 <FullCap_Update+0x194>)
    6976:	4293      	cmp	r3, r2
    6978:	d809      	bhi.n	698e <FullCap_Update+0x132>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    697a:	b280      	uxth	r0, r0
    697c:	4b17      	ldr	r3, [pc, #92]	; (69dc <FullCap_Update+0x180>)
    697e:	8018      	strh	r0, [r3, #0]
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    6980:	8819      	ldrh	r1, [r3, #0]
    6982:	b289      	uxth	r1, r1
    6984:	2201      	movs	r2, #1
    6986:	2002      	movs	r0, #2
    6988:	4b1a      	ldr	r3, [pc, #104]	; (69f4 <FullCap_Update+0x198>)
    698a:	4798      	blx	r3
    698c:	e001      	b.n	6992 <FullCap_Update+0x136>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    698e:	4b13      	ldr	r3, [pc, #76]	; (69dc <FullCap_Update+0x180>)
    6990:	881b      	ldrh	r3, [r3, #0]
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    6992:	4b11      	ldr	r3, [pc, #68]	; (69d8 <FullCap_Update+0x17c>)
    6994:	781b      	ldrb	r3, [r3, #0]
    6996:	3301      	adds	r3, #1
    6998:	b2db      	uxtb	r3, r3
				if(fullcap_reload_delay >20)
    699a:	2b14      	cmp	r3, #20
    699c:	d802      	bhi.n	69a4 <FullCap_Update+0x148>
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    699e:	4a0e      	ldr	r2, [pc, #56]	; (69d8 <FullCap_Update+0x17c>)
    69a0:	7013      	strb	r3, [r2, #0]
    69a2:	e00a      	b.n	69ba <FullCap_Update+0x15e>
				if(fullcap_reload_delay >20)
				{
					fullcap_reload_delay =0;
    69a4:	2300      	movs	r3, #0
    69a6:	4a0c      	ldr	r2, [pc, #48]	; (69d8 <FullCap_Update+0x17c>)
    69a8:	7013      	strb	r3, [r2, #0]
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    69aa:	4a09      	ldr	r2, [pc, #36]	; (69d0 <FullCap_Update+0x174>)
    69ac:	7013      	strb	r3, [r2, #0]
    69ae:	e004      	b.n	69ba <FullCap_Update+0x15e>

			}
		}
		else
		{
			soc_fcc_save = 0;
    69b0:	2300      	movs	r3, #0
    69b2:	4a07      	ldr	r2, [pc, #28]	; (69d0 <FullCap_Update+0x174>)
    69b4:	7013      	strb	r3, [r2, #0]
			soc_fcc_reload =0;
    69b6:	4a07      	ldr	r2, [pc, #28]	; (69d4 <FullCap_Update+0x178>)
    69b8:	7013      	strb	r3, [r2, #0]
		}
	}
}
    69ba:	bd10      	pop	{r4, pc}
    69bc:	20000eaa 	.word	0x20000eaa
    69c0:	20001010 	.word	0x20001010
    69c4:	20000d8c 	.word	0x20000d8c
    69c8:	200001d7 	.word	0x200001d7
    69cc:	20000eac 	.word	0x20000eac
    69d0:	200001c8 	.word	0x200001c8
    69d4:	200001cb 	.word	0x200001cb
    69d8:	200001d2 	.word	0x200001d2
    69dc:	20000e50 	.word	0x20000e50
    69e0:	20001018 	.word	0x20001018
    69e4:	200001dc 	.word	0x200001dc
    69e8:	200001d6 	.word	0x200001d6
    69ec:	00009479 	.word	0x00009479
    69f0:	000004af 	.word	0x000004af
    69f4:	0000579d 	.word	0x0000579d

000069f8 <SOC_FLASH_Save>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SOC_FLASH_Save(void)
{
    69f8:	b510      	push	{r4, lr}
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
    69fa:	4a21      	ldr	r2, [pc, #132]	; (6a80 <SOC_FLASH_Save+0x88>)
    69fc:	7c93      	ldrb	r3, [r2, #18]
    69fe:	7d12      	ldrb	r2, [r2, #20]
    6a00:	b2db      	uxtb	r3, r3
    6a02:	4293      	cmp	r3, r2
    6a04:	d91a      	bls.n	6a3c <SOC_FLASH_Save+0x44>
    6a06:	4a1e      	ldr	r2, [pc, #120]	; (6a80 <SOC_FLASH_Save+0x88>)
    6a08:	7c93      	ldrb	r3, [r2, #18]
    6a0a:	7d12      	ldrb	r2, [r2, #20]
    6a0c:	1a9b      	subs	r3, r3, r2
    6a0e:	2b00      	cmp	r3, #0
    6a10:	dd14      	ble.n	6a3c <SOC_FLASH_Save+0x44>
	{
		cap_save_delay_cnt++;
    6a12:	4b1c      	ldr	r3, [pc, #112]	; (6a84 <SOC_FLASH_Save+0x8c>)
    6a14:	781b      	ldrb	r3, [r3, #0]
    6a16:	3301      	adds	r3, #1
    6a18:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    6a1a:	2b0a      	cmp	r3, #10
    6a1c:	d802      	bhi.n	6a24 <SOC_FLASH_Save+0x2c>
*****************************************************************************/
void SOC_FLASH_Save(void)
{
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
	{
		cap_save_delay_cnt++;
    6a1e:	4a19      	ldr	r2, [pc, #100]	; (6a84 <SOC_FLASH_Save+0x8c>)
    6a20:	7013      	strb	r3, [r2, #0]
    6a22:	e00b      	b.n	6a3c <SOC_FLASH_Save+0x44>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    6a24:	2200      	movs	r2, #0
    6a26:	4b17      	ldr	r3, [pc, #92]	; (6a84 <SOC_FLASH_Save+0x8c>)
    6a28:	701a      	strb	r2, [r3, #0]

			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    6a2a:	4b15      	ldr	r3, [pc, #84]	; (6a80 <SOC_FLASH_Save+0x88>)
    6a2c:	7c9a      	ldrb	r2, [r3, #18]
    6a2e:	b2d2      	uxtb	r2, r2
    6a30:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    6a32:	7c99      	ldrb	r1, [r3, #18]
    6a34:	2200      	movs	r2, #0
    6a36:	2001      	movs	r0, #1
    6a38:	4b13      	ldr	r3, [pc, #76]	; (6a88 <SOC_FLASH_Save+0x90>)
    6a3a:	4798      	blx	r3
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
    6a3c:	4a10      	ldr	r2, [pc, #64]	; (6a80 <SOC_FLASH_Save+0x88>)
    6a3e:	7c93      	ldrb	r3, [r2, #18]
    6a40:	7d12      	ldrb	r2, [r2, #20]
    6a42:	b2db      	uxtb	r3, r3
    6a44:	4293      	cmp	r3, r2
    6a46:	d21a      	bcs.n	6a7e <SOC_FLASH_Save+0x86>
    6a48:	4a0d      	ldr	r2, [pc, #52]	; (6a80 <SOC_FLASH_Save+0x88>)
    6a4a:	7d13      	ldrb	r3, [r2, #20]
    6a4c:	7c92      	ldrb	r2, [r2, #18]
    6a4e:	1a9b      	subs	r3, r3, r2
    6a50:	2b00      	cmp	r3, #0
    6a52:	dd14      	ble.n	6a7e <SOC_FLASH_Save+0x86>
	{
		cap_save_delay_cnt ++;
    6a54:	4b0b      	ldr	r3, [pc, #44]	; (6a84 <SOC_FLASH_Save+0x8c>)
    6a56:	781b      	ldrb	r3, [r3, #0]
    6a58:	3301      	adds	r3, #1
    6a5a:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    6a5c:	2b0a      	cmp	r3, #10
    6a5e:	d802      	bhi.n	6a66 <SOC_FLASH_Save+0x6e>
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
	{
		cap_save_delay_cnt ++;
    6a60:	4a08      	ldr	r2, [pc, #32]	; (6a84 <SOC_FLASH_Save+0x8c>)
    6a62:	7013      	strb	r3, [r2, #0]
    6a64:	e00b      	b.n	6a7e <SOC_FLASH_Save+0x86>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    6a66:	2200      	movs	r2, #0
    6a68:	4b06      	ldr	r3, [pc, #24]	; (6a84 <SOC_FLASH_Save+0x8c>)
    6a6a:	701a      	strb	r2, [r3, #0]
			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    6a6c:	4b04      	ldr	r3, [pc, #16]	; (6a80 <SOC_FLASH_Save+0x88>)
    6a6e:	7c9a      	ldrb	r2, [r3, #18]
    6a70:	b2d2      	uxtb	r2, r2
    6a72:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    6a74:	7c99      	ldrb	r1, [r3, #18]
    6a76:	2200      	movs	r2, #0
    6a78:	2001      	movs	r0, #1
    6a7a:	4b03      	ldr	r3, [pc, #12]	; (6a88 <SOC_FLASH_Save+0x90>)
    6a7c:	4798      	blx	r3
		}
	}
}
    6a7e:	bd10      	pop	{r4, pc}
    6a80:	20000e50 	.word	0x20000e50
    6a84:	200001cf 	.word	0x200001cf
    6a88:	0000579d 	.word	0x0000579d

00006a8c <BatCycleProc>:
NOTICE			: 循环次数分为3类,常规循环:累计超过7%的放电容量,记录1次.
NOTICE          : 深度放电:电压低于3V|连续放电超过50%,记录一次.深度充电:电压高于4.1V|连续充电超过50%记录一次.
DATE			: 2016/06/27
*****************************************************************************/
void BatCycleProc(void)
{
    6a8c:	b510      	push	{r4, lr}
	uint8_t soc_rate;
	//常规循环
	if((nADC_CURRENT <CURRENT_DCH_05A)&&(g_sys_cap.val.cycle_record_flag ==0))
    6a8e:	4b86      	ldr	r3, [pc, #536]	; (6ca8 <BatCycleProc+0x21c>)
    6a90:	7e1b      	ldrb	r3, [r3, #24]
    6a92:	2b00      	cmp	r3, #0
    6a94:	d131      	bne.n	6afa <BatCycleProc+0x6e>
	{
		if(g_sys_cap.val.re_cap_rate_record <g_sys_cap.val.re_cap_rate)
    6a96:	4a84      	ldr	r2, [pc, #528]	; (6ca8 <BatCycleProc+0x21c>)
    6a98:	7d93      	ldrb	r3, [r2, #22]
    6a9a:	7c92      	ldrb	r2, [r2, #18]
    6a9c:	b2db      	uxtb	r3, r3
    6a9e:	4293      	cmp	r3, r2
    6aa0:	d204      	bcs.n	6aac <BatCycleProc+0x20>
		{
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    6aa2:	4a81      	ldr	r2, [pc, #516]	; (6ca8 <BatCycleProc+0x21c>)
    6aa4:	7c93      	ldrb	r3, [r2, #18]
    6aa6:	b2db      	uxtb	r3, r3
    6aa8:	7593      	strb	r3, [r2, #22]
    6aaa:	e029      	b.n	6b00 <BatCycleProc+0x74>
		}
		else
		{
			//在放电状态,进行上次放电容量 - 当前放电容量 ,大于等于1%自然会存入
			soc_rate =g_sys_cap.val.re_cap_rate_record - g_sys_cap.val.re_cap_rate;
    6aac:	497e      	ldr	r1, [pc, #504]	; (6ca8 <BatCycleProc+0x21c>)
    6aae:	7d88      	ldrb	r0, [r1, #22]
    6ab0:	7c8b      	ldrb	r3, [r1, #18]
			g_sys_cap.val.re_cap_rate_sum += soc_rate;
    6ab2:	7dca      	ldrb	r2, [r1, #23]
    6ab4:	b252      	sxtb	r2, r2
    6ab6:	1ad3      	subs	r3, r2, r3
    6ab8:	18c3      	adds	r3, r0, r3
    6aba:	b25b      	sxtb	r3, r3
    6abc:	75cb      	strb	r3, [r1, #23]
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    6abe:	7c8b      	ldrb	r3, [r1, #18]
    6ac0:	b2db      	uxtb	r3, r3
    6ac2:	758b      	strb	r3, [r1, #22]
			//一般来说,电压校准不会超过这个值,如果超过了7%误差值,只能当做是一次放电.除非电压补偿超过了14%
			//如果为负,那么需要等到转正了才能减少--电压补偿原因
			if(g_sys_cap.val.re_cap_rate_sum >6)
    6ac4:	7dcb      	ldrb	r3, [r1, #23]
    6ac6:	b25b      	sxtb	r3, r3
    6ac8:	2b06      	cmp	r3, #6
    6aca:	dd19      	ble.n	6b00 <BatCycleProc+0x74>
			{
				if(g_sys_cap.val.re_cap_rate_sum >100)//数据异常,不应该记录,软件防死
    6acc:	7dcb      	ldrb	r3, [r1, #23]
    6ace:	b25b      	sxtb	r3, r3
    6ad0:	2b64      	cmp	r3, #100	; 0x64
    6ad2:	dd01      	ble.n	6ad8 <BatCycleProc+0x4c>
				{
					g_sys_cap.val.re_cap_rate_sum =0;
    6ad4:	2200      	movs	r2, #0
    6ad6:	75ca      	strb	r2, [r1, #23]
				}
				//                soc_rate= g_sys_cap.val.re_cap_rate_sum/7;
				g_sys_cap.val.bat_cycle_cnt+= 1;
    6ad8:	4c73      	ldr	r4, [pc, #460]	; (6ca8 <BatCycleProc+0x21c>)
    6ada:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    6adc:	3301      	adds	r3, #1
    6ade:	b29b      	uxth	r3, r3
    6ae0:	84a3      	strh	r3, [r4, #36]	; 0x24
				g_sys_cap.val.re_cap_rate_sum =0;//除了上电不进行清0
    6ae2:	2300      	movs	r3, #0
    6ae4:	75e3      	strb	r3, [r4, #23]
				EEPROM_Write_DATA(EEPROM_INDEX_CYCLE,g_sys_cap.val.bat_cycle_cnt,1);
    6ae6:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
    6ae8:	b289      	uxth	r1, r1
    6aea:	2201      	movs	r2, #1
    6aec:	2004      	movs	r0, #4
    6aee:	4b6f      	ldr	r3, [pc, #444]	; (6cac <BatCycleProc+0x220>)
    6af0:	4798      	blx	r3
				g_sys_cap.val.cycle_record_flag = g_sys_cap.val.re_cap_rate;//记录一次以后,不再记录,等待下次记录时机，为0也不担心
    6af2:	7ca3      	ldrb	r3, [r4, #18]
    6af4:	b2db      	uxtb	r3, r3
    6af6:	7623      	strb	r3, [r4, #24]
    6af8:	e002      	b.n	6b00 <BatCycleProc+0x74>
			}
		}
	}
	else
	{
		g_sys_cap.val.re_cap_rate_record =0;//不在放电归0,保证放电可以正常记录
    6afa:	2200      	movs	r2, #0
    6afc:	4b6a      	ldr	r3, [pc, #424]	; (6ca8 <BatCycleProc+0x21c>)
    6afe:	759a      	strb	r2, [r3, #22]
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    6b00:	4b6b      	ldr	r3, [pc, #428]	; (6cb0 <BatCycleProc+0x224>)
    6b02:	2200      	movs	r2, #0
    6b04:	5e9b      	ldrsh	r3, [r3, r2]
    6b06:	2bb6      	cmp	r3, #182	; 0xb6
    6b08:	dd11      	ble.n	6b2e <BatCycleProc+0xa2>
	{
		if(g_sys_cap.val.cycle_record_flag >0)
    6b0a:	4b67      	ldr	r3, [pc, #412]	; (6ca8 <BatCycleProc+0x21c>)
    6b0c:	7e1b      	ldrb	r3, [r3, #24]
    6b0e:	2b00      	cmp	r3, #0
    6b10:	d00d      	beq.n	6b2e <BatCycleProc+0xa2>
		{
			//在记录循环次数以后,累计充电时间超过10分钟,清除记录标志,方法2.
			chg_record_cnt++;
    6b12:	4a68      	ldr	r2, [pc, #416]	; (6cb4 <BatCycleProc+0x228>)
    6b14:	8813      	ldrh	r3, [r2, #0]
    6b16:	3301      	adds	r3, #1
    6b18:	b29b      	uxth	r3, r3
    6b1a:	8013      	strh	r3, [r2, #0]
			if(chg_record_cnt >2400)  //240 = 1min
    6b1c:	2296      	movs	r2, #150	; 0x96
    6b1e:	0112      	lsls	r2, r2, #4
    6b20:	4293      	cmp	r3, r2
    6b22:	d904      	bls.n	6b2e <BatCycleProc+0xa2>
			{
				g_sys_cap.val.cycle_record_flag =0;
    6b24:	2300      	movs	r3, #0
    6b26:	4a60      	ldr	r2, [pc, #384]	; (6ca8 <BatCycleProc+0x21c>)
    6b28:	7613      	strb	r3, [r2, #24]
				chg_record_cnt =0;
    6b2a:	4a62      	ldr	r2, [pc, #392]	; (6cb4 <BatCycleProc+0x228>)
    6b2c:	8013      	strh	r3, [r2, #0]
	}
	
	//深度放电
	if(nADC_CURRENT <CURRENT_DCH_05A)
	{
		if(g_sys_cap.val.deep_cycle_rate_record <g_sys_cap.val.re_cap_rate)
    6b2e:	4a5e      	ldr	r2, [pc, #376]	; (6ca8 <BatCycleProc+0x21c>)
    6b30:	7e53      	ldrb	r3, [r2, #25]
    6b32:	7c92      	ldrb	r2, [r2, #18]
    6b34:	b2db      	uxtb	r3, r3
    6b36:	4293      	cmp	r3, r2
    6b38:	d203      	bcs.n	6b42 <BatCycleProc+0xb6>
		{
			g_sys_cap.val.deep_cycle_rate_record = g_sys_cap.val.re_cap_rate;
    6b3a:	4a5b      	ldr	r2, [pc, #364]	; (6ca8 <BatCycleProc+0x21c>)
    6b3c:	7c93      	ldrb	r3, [r2, #18]
    6b3e:	b2db      	uxtb	r3, r3
    6b40:	7653      	strb	r3, [r2, #25]
		}
		soc_rate = g_sys_cap.val.deep_cycle_rate_record -g_sys_cap.val.re_cap_rate;
    6b42:	4959      	ldr	r1, [pc, #356]	; (6ca8 <BatCycleProc+0x21c>)
    6b44:	7e4a      	ldrb	r2, [r1, #25]
    6b46:	7c88      	ldrb	r0, [r1, #18]
		g_sys_cap.val.deep_rate_sum += soc_rate;
    6b48:	7e8b      	ldrb	r3, [r1, #26]
    6b4a:	189b      	adds	r3, r3, r2
    6b4c:	1a1b      	subs	r3, r3, r0
    6b4e:	b2db      	uxtb	r3, r3
    6b50:	768b      	strb	r3, [r1, #26]
		if(g_sys_cap.val.deep_rate_sum >50)
    6b52:	7e8b      	ldrb	r3, [r1, #26]
    6b54:	b2db      	uxtb	r3, r3
    6b56:	2b32      	cmp	r3, #50	; 0x32
    6b58:	d90b      	bls.n	6b72 <BatCycleProc+0xe6>
		{
			g_sys_cap.val.deep_dch_cycle_cnt++;
    6b5a:	8ccb      	ldrh	r3, [r1, #38]	; 0x26
    6b5c:	3301      	adds	r3, #1
    6b5e:	b29b      	uxth	r3, r3
    6b60:	84cb      	strh	r3, [r1, #38]	; 0x26
			g_sys_cap.val.deep_rate_sum =0;//20160815  AID 增加清0
    6b62:	2300      	movs	r3, #0
    6b64:	768b      	strb	r3, [r1, #26]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    6b66:	8cc9      	ldrh	r1, [r1, #38]	; 0x26
    6b68:	b289      	uxth	r1, r1
    6b6a:	2201      	movs	r2, #1
    6b6c:	2006      	movs	r0, #6
    6b6e:	4b4f      	ldr	r3, [pc, #316]	; (6cac <BatCycleProc+0x220>)
    6b70:	4798      	blx	r3
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
		}
	}
	if(nADC_CELL_MIN <VCELL_DEEP_DCH)
    6b72:	4b51      	ldr	r3, [pc, #324]	; (6cb8 <BatCycleProc+0x22c>)
    6b74:	881b      	ldrh	r3, [r3, #0]
    6b76:	4a51      	ldr	r2, [pc, #324]	; (6cbc <BatCycleProc+0x230>)
    6b78:	4293      	cmp	r3, r2
    6b7a:	d821      	bhi.n	6bc0 <BatCycleProc+0x134>
	{
		if(g_sys_cap.val.deep_dch_volt_delay <200)
    6b7c:	4b4a      	ldr	r3, [pc, #296]	; (6ca8 <BatCycleProc+0x21c>)
    6b7e:	7edb      	ldrb	r3, [r3, #27]
    6b80:	b2db      	uxtb	r3, r3
    6b82:	2bc7      	cmp	r3, #199	; 0xc7
    6b84:	d804      	bhi.n	6b90 <BatCycleProc+0x104>
		{
			g_sys_cap.val.deep_dch_volt_delay++;
    6b86:	4a48      	ldr	r2, [pc, #288]	; (6ca8 <BatCycleProc+0x21c>)
    6b88:	7ed3      	ldrb	r3, [r2, #27]
    6b8a:	3301      	adds	r3, #1
    6b8c:	b2db      	uxtb	r3, r3
    6b8e:	76d3      	strb	r3, [r2, #27]
		}
		if(g_sys_cap.val.deep_dch_volt_delay>50)
    6b90:	4b45      	ldr	r3, [pc, #276]	; (6ca8 <BatCycleProc+0x21c>)
    6b92:	7edb      	ldrb	r3, [r3, #27]
    6b94:	b2db      	uxtb	r3, r3
    6b96:	2b32      	cmp	r3, #50	; 0x32
    6b98:	d921      	bls.n	6bde <BatCycleProc+0x152>
		{
			if(g_sys_cap.val.deep_dch_volt_delay <100)
    6b9a:	4b43      	ldr	r3, [pc, #268]	; (6ca8 <BatCycleProc+0x21c>)
    6b9c:	7edb      	ldrb	r3, [r3, #27]
    6b9e:	b2db      	uxtb	r3, r3
    6ba0:	2b63      	cmp	r3, #99	; 0x63
    6ba2:	d81c      	bhi.n	6bde <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay = 200;
    6ba4:	4a40      	ldr	r2, [pc, #256]	; (6ca8 <BatCycleProc+0x21c>)
    6ba6:	23c8      	movs	r3, #200	; 0xc8
    6ba8:	76d3      	strb	r3, [r2, #27]
				g_sys_cap.val.deep_dch_cycle_cnt++;
    6baa:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
    6bac:	3301      	adds	r3, #1
    6bae:	b29b      	uxth	r3, r3
    6bb0:	84d3      	strh	r3, [r2, #38]	; 0x26
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    6bb2:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    6bb4:	b289      	uxth	r1, r1
    6bb6:	2201      	movs	r2, #1
    6bb8:	2006      	movs	r0, #6
    6bba:	4b3c      	ldr	r3, [pc, #240]	; (6cac <BatCycleProc+0x220>)
    6bbc:	4798      	blx	r3
    6bbe:	e00e      	b.n	6bde <BatCycleProc+0x152>
			}
		}
	}
	else
	{
		if(nADC_CELL_MIN >VCELL_DEEP_DCH_CLEAR)
    6bc0:	4a3f      	ldr	r2, [pc, #252]	; (6cc0 <BatCycleProc+0x234>)
    6bc2:	4293      	cmp	r3, r2
    6bc4:	d903      	bls.n	6bce <BatCycleProc+0x142>
		{
			g_sys_cap.val.deep_dch_volt_delay =0;
    6bc6:	2200      	movs	r2, #0
    6bc8:	4b37      	ldr	r3, [pc, #220]	; (6ca8 <BatCycleProc+0x21c>)
    6bca:	76da      	strb	r2, [r3, #27]
    6bcc:	e007      	b.n	6bde <BatCycleProc+0x152>
		}
		else
		{
			if(g_sys_cap.val.deep_dch_volt_delay<200)
    6bce:	4b36      	ldr	r3, [pc, #216]	; (6ca8 <BatCycleProc+0x21c>)
    6bd0:	7edb      	ldrb	r3, [r3, #27]
    6bd2:	b2db      	uxtb	r3, r3
    6bd4:	2bc7      	cmp	r3, #199	; 0xc7
    6bd6:	d802      	bhi.n	6bde <BatCycleProc+0x152>
			{
				g_sys_cap.val.deep_dch_volt_delay =0;
    6bd8:	2200      	movs	r2, #0
    6bda:	4b33      	ldr	r3, [pc, #204]	; (6ca8 <BatCycleProc+0x21c>)
    6bdc:	76da      	strb	r2, [r3, #27]
			}
		}
	}
	//深度充电
	if(nADC_CURRENT >CUR_CHG_01C)
    6bde:	4b34      	ldr	r3, [pc, #208]	; (6cb0 <BatCycleProc+0x224>)
    6be0:	2200      	movs	r2, #0
    6be2:	5e9b      	ldrsh	r3, [r3, r2]
    6be4:	2bb6      	cmp	r3, #182	; 0xb6
    6be6:	dd22      	ble.n	6c2e <BatCycleProc+0x1a2>
	{
		if(g_sys_cap.val.deep_cycle_chg_record >g_sys_cap.val.re_cap_rate)
    6be8:	4a2f      	ldr	r2, [pc, #188]	; (6ca8 <BatCycleProc+0x21c>)
    6bea:	7f13      	ldrb	r3, [r2, #28]
    6bec:	7c92      	ldrb	r2, [r2, #18]
    6bee:	b2db      	uxtb	r3, r3
    6bf0:	4293      	cmp	r3, r2
    6bf2:	d903      	bls.n	6bfc <BatCycleProc+0x170>
		{
			g_sys_cap.val.deep_cycle_chg_record = g_sys_cap.val.re_cap_rate;
    6bf4:	4a2c      	ldr	r2, [pc, #176]	; (6ca8 <BatCycleProc+0x21c>)
    6bf6:	7c93      	ldrb	r3, [r2, #18]
    6bf8:	b2db      	uxtb	r3, r3
    6bfa:	7713      	strb	r3, [r2, #28]
		}
		soc_rate = g_sys_cap.val.re_cap_rate -g_sys_cap.val.deep_cycle_chg_record;
    6bfc:	492a      	ldr	r1, [pc, #168]	; (6ca8 <BatCycleProc+0x21c>)
    6bfe:	7c8a      	ldrb	r2, [r1, #18]
    6c00:	7f08      	ldrb	r0, [r1, #28]
		g_sys_cap.val.deep_rate_chgsum += soc_rate;
    6c02:	7f4b      	ldrb	r3, [r1, #29]
    6c04:	189b      	adds	r3, r3, r2
    6c06:	1a1b      	subs	r3, r3, r0
    6c08:	b2db      	uxtb	r3, r3
    6c0a:	774b      	strb	r3, [r1, #29]
		if(g_sys_cap.val.deep_rate_chgsum >50)
    6c0c:	7f4b      	ldrb	r3, [r1, #29]
    6c0e:	b2db      	uxtb	r3, r3
    6c10:	2b32      	cmp	r3, #50	; 0x32
    6c12:	d911      	bls.n	6c38 <BatCycleProc+0x1ac>
		{
			g_sys_cap.val.deep_chg_cycle_cnt++;
    6c14:	8d0b      	ldrh	r3, [r1, #40]	; 0x28
    6c16:	3301      	adds	r3, #1
    6c18:	b29b      	uxth	r3, r3
    6c1a:	850b      	strh	r3, [r1, #40]	; 0x28
			g_sys_cap.val.deep_rate_chgsum =0;//20160815  AID 增加清0
    6c1c:	2300      	movs	r3, #0
    6c1e:	774b      	strb	r3, [r1, #29]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    6c20:	8d09      	ldrh	r1, [r1, #40]	; 0x28
    6c22:	b289      	uxth	r1, r1
    6c24:	2201      	movs	r2, #1
    6c26:	2008      	movs	r0, #8
    6c28:	4b20      	ldr	r3, [pc, #128]	; (6cac <BatCycleProc+0x220>)
    6c2a:	4798      	blx	r3
    6c2c:	e004      	b.n	6c38 <BatCycleProc+0x1ac>
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_chg_record =100;
    6c2e:	4b1e      	ldr	r3, [pc, #120]	; (6ca8 <BatCycleProc+0x21c>)
    6c30:	2264      	movs	r2, #100	; 0x64
    6c32:	771a      	strb	r2, [r3, #28]
		if(nADC_CURRENT <CURRENT_DCH_05A)
		{
			g_sys_cap.val.deep_rate_chgsum =0;
    6c34:	2200      	movs	r2, #0
    6c36:	775a      	strb	r2, [r3, #29]
		}
	}
	
	if(nADC_CELL_MAX >VCELL_DEEP_HIGH_CHG)
    6c38:	4b22      	ldr	r3, [pc, #136]	; (6cc4 <BatCycleProc+0x238>)
    6c3a:	881b      	ldrh	r3, [r3, #0]
    6c3c:	4a22      	ldr	r2, [pc, #136]	; (6cc8 <BatCycleProc+0x23c>)
    6c3e:	4293      	cmp	r3, r2
    6c40:	d921      	bls.n	6c86 <BatCycleProc+0x1fa>
	{
		if(g_sys_cap.val.deep_chg_volt_delay <200)
    6c42:	4b19      	ldr	r3, [pc, #100]	; (6ca8 <BatCycleProc+0x21c>)
    6c44:	7f9b      	ldrb	r3, [r3, #30]
    6c46:	b2db      	uxtb	r3, r3
    6c48:	2bc7      	cmp	r3, #199	; 0xc7
    6c4a:	d804      	bhi.n	6c56 <BatCycleProc+0x1ca>
		{
			g_sys_cap.val.deep_chg_volt_delay++;
    6c4c:	4a16      	ldr	r2, [pc, #88]	; (6ca8 <BatCycleProc+0x21c>)
    6c4e:	7f93      	ldrb	r3, [r2, #30]
    6c50:	3301      	adds	r3, #1
    6c52:	b2db      	uxtb	r3, r3
    6c54:	7793      	strb	r3, [r2, #30]
		}
		if(g_sys_cap.val.deep_chg_volt_delay>50)
    6c56:	4b14      	ldr	r3, [pc, #80]	; (6ca8 <BatCycleProc+0x21c>)
    6c58:	7f9b      	ldrb	r3, [r3, #30]
    6c5a:	b2db      	uxtb	r3, r3
    6c5c:	2b32      	cmp	r3, #50	; 0x32
    6c5e:	d921      	bls.n	6ca4 <BatCycleProc+0x218>
		{
			if(g_sys_cap.val.deep_chg_volt_delay <100)
    6c60:	4b11      	ldr	r3, [pc, #68]	; (6ca8 <BatCycleProc+0x21c>)
    6c62:	7f9b      	ldrb	r3, [r3, #30]
    6c64:	b2db      	uxtb	r3, r3
    6c66:	2b63      	cmp	r3, #99	; 0x63
    6c68:	d81c      	bhi.n	6ca4 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay = 200;
    6c6a:	4a0f      	ldr	r2, [pc, #60]	; (6ca8 <BatCycleProc+0x21c>)
    6c6c:	23c8      	movs	r3, #200	; 0xc8
    6c6e:	7793      	strb	r3, [r2, #30]
				g_sys_cap.val.deep_chg_cycle_cnt++;
    6c70:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    6c72:	3301      	adds	r3, #1
    6c74:	b29b      	uxth	r3, r3
    6c76:	8513      	strh	r3, [r2, #40]	; 0x28
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    6c78:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    6c7a:	b289      	uxth	r1, r1
    6c7c:	2201      	movs	r2, #1
    6c7e:	2008      	movs	r0, #8
    6c80:	4b0a      	ldr	r3, [pc, #40]	; (6cac <BatCycleProc+0x220>)
    6c82:	4798      	blx	r3
    6c84:	e00e      	b.n	6ca4 <BatCycleProc+0x218>
			}
		}
	}
	else
	{
		if(nADC_CELL_MAX <VCELL_DEEP_CHG_CLEAR)
    6c86:	4a11      	ldr	r2, [pc, #68]	; (6ccc <BatCycleProc+0x240>)
    6c88:	4293      	cmp	r3, r2
    6c8a:	d803      	bhi.n	6c94 <BatCycleProc+0x208>
		{
			g_sys_cap.val.deep_chg_volt_delay =0;
    6c8c:	2200      	movs	r2, #0
    6c8e:	4b06      	ldr	r3, [pc, #24]	; (6ca8 <BatCycleProc+0x21c>)
    6c90:	779a      	strb	r2, [r3, #30]
    6c92:	e007      	b.n	6ca4 <BatCycleProc+0x218>
		}
		else
		{
			if(g_sys_cap.val.deep_chg_volt_delay<200)
    6c94:	4b04      	ldr	r3, [pc, #16]	; (6ca8 <BatCycleProc+0x21c>)
    6c96:	7f9b      	ldrb	r3, [r3, #30]
    6c98:	b2db      	uxtb	r3, r3
    6c9a:	2bc7      	cmp	r3, #199	; 0xc7
    6c9c:	d802      	bhi.n	6ca4 <BatCycleProc+0x218>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
    6c9e:	2200      	movs	r2, #0
    6ca0:	4b01      	ldr	r3, [pc, #4]	; (6ca8 <BatCycleProc+0x21c>)
    6ca2:	779a      	strb	r2, [r3, #30]
			}
		}
	}
    6ca4:	bd10      	pop	{r4, pc}
    6ca6:	46c0      	nop			; (mov r8, r8)
    6ca8:	20000e50 	.word	0x20000e50
    6cac:	0000579d 	.word	0x0000579d
    6cb0:	20000eaa 	.word	0x20000eaa
    6cb4:	200001d4 	.word	0x200001d4
    6cb8:	20000e4a 	.word	0x20000e4a
    6cbc:	00002665 	.word	0x00002665
    6cc0:	00002cc9 	.word	0x00002cc9
    6cc4:	20000e84 	.word	0x20000e84
    6cc8:	00003479 	.word	0x00003479
    6ccc:	00002f5b 	.word	0x00002f5b

00006cd0 <NormalCapacityProc>:
OUTPUT			: None
NOTICE			: 未完成
DATE			: 2016/06/24
*****************************************************************************/
void NormalCapacityProc(void)
{
    6cd0:	b570      	push	{r4, r5, r6, lr}
	static bool  power_first_flag = false;

	uint32_t capacity_volt;
	uint32_t temp = 0;
	//开机输入容量值
	if(Total_VBAT > 6553)
    6cd2:	4b47      	ldr	r3, [pc, #284]	; (6df0 <NormalCapacityProc+0x120>)
    6cd4:	881b      	ldrh	r3, [r3, #0]
    6cd6:	4a47      	ldr	r2, [pc, #284]	; (6df4 <NormalCapacityProc+0x124>)
    6cd8:	4293      	cmp	r3, r2
    6cda:	d92a      	bls.n	6d32 <NormalCapacityProc+0x62>
	{
		if((power_first_flag == false) && (afe_flags.val.afe_uv_flag == 0))
    6cdc:	4a46      	ldr	r2, [pc, #280]	; (6df8 <NormalCapacityProc+0x128>)
    6cde:	7812      	ldrb	r2, [r2, #0]
    6ce0:	2a00      	cmp	r2, #0
    6ce2:	d126      	bne.n	6d32 <NormalCapacityProc+0x62>
    6ce4:	4a45      	ldr	r2, [pc, #276]	; (6dfc <NormalCapacityProc+0x12c>)
    6ce6:	7852      	ldrb	r2, [r2, #1]
    6ce8:	07d2      	lsls	r2, r2, #31
    6cea:	d422      	bmi.n	6d32 <NormalCapacityProc+0x62>
		{
			if(flash_flags.val.re_cap_update_flag == 0)
    6cec:	4a44      	ldr	r2, [pc, #272]	; (6e00 <NormalCapacityProc+0x130>)
    6cee:	7812      	ldrb	r2, [r2, #0]
    6cf0:	07d2      	lsls	r2, r2, #31
    6cf2:	d411      	bmi.n	6d18 <NormalCapacityProc+0x48>
			{
				// 6553 = 2.0V   8519 = 2.6V  13762 = 4.2V  SUB = 73400/100 = 52
				//电压查表
				capacity_volt = (uint32_t)Total_VBAT * 5000 / 16384;
				g_sys_cap.val.re_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    6cf4:	4843      	ldr	r0, [pc, #268]	; (6e04 <NormalCapacityProc+0x134>)
    6cf6:	4358      	muls	r0, r3
    6cf8:	0b80      	lsrs	r0, r0, #14
    6cfa:	4b43      	ldr	r3, [pc, #268]	; (6e08 <NormalCapacityProc+0x138>)
    6cfc:	4798      	blx	r3
    6cfe:	4c43      	ldr	r4, [pc, #268]	; (6e0c <NormalCapacityProc+0x13c>)
    6d00:	74a0      	strb	r0, [r4, #18]

				EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL, g_sys_cap.val.re_cap_rate, 0);
    6d02:	7ca1      	ldrb	r1, [r4, #18]
    6d04:	2200      	movs	r2, #0
    6d06:	2001      	movs	r0, #1
    6d08:	4b41      	ldr	r3, [pc, #260]	; (6e10 <NormalCapacityProc+0x140>)
    6d0a:	4798      	blx	r3
				g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    6d0c:	7ca3      	ldrb	r3, [r4, #18]
    6d0e:	b2db      	uxtb	r3, r3
    6d10:	7523      	strb	r3, [r4, #20]
				g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    6d12:	7ca3      	ldrb	r3, [r4, #18]
    6d14:	b2db      	uxtb	r3, r3
    6d16:	7563      	strb	r3, [r4, #21]
			}
			temp = g_sys_cap.val.re_cap_rate;
    6d18:	4c3c      	ldr	r4, [pc, #240]	; (6e0c <NormalCapacityProc+0x13c>)
    6d1a:	7ca0      	ldrb	r0, [r4, #18]
			temp = temp * g_sys_cap.val.full_cap / 100;
    6d1c:	8823      	ldrh	r3, [r4, #0]
    6d1e:	4358      	muls	r0, r3
			//	        	temp = ~temp;  // 取反
			//	        	temp+=1;

			g_sys_cap.val.cap_val = temp;
    6d20:	2164      	movs	r1, #100	; 0x64
    6d22:	4b3c      	ldr	r3, [pc, #240]	; (6e14 <NormalCapacityProc+0x144>)
    6d24:	4798      	blx	r3
    6d26:	6060      	str	r0, [r4, #4]
			g_sys_cap.val.cap_val3 = 0 ;        //修正soc值20161010zzysoc4
    6d28:	2300      	movs	r3, #0
    6d2a:	60e3      	str	r3, [r4, #12]
			power_first_flag = true;
    6d2c:	2201      	movs	r2, #1
    6d2e:	4b32      	ldr	r3, [pc, #200]	; (6df8 <NormalCapacityProc+0x128>)
    6d30:	701a      	strb	r2, [r3, #0]
		}
	}

	Cap_Update_Check();//检测是否需要容量补偿容量更新
    6d32:	4b39      	ldr	r3, [pc, #228]	; (6e18 <NormalCapacityProc+0x148>)
    6d34:	4798      	blx	r3

	FullCap_Update();//判断是否需要满电更新
    6d36:	4b39      	ldr	r3, [pc, #228]	; (6e1c <NormalCapacityProc+0x14c>)
    6d38:	4798      	blx	r3

	// 计算剩余容量
	if(Total_VBAT > 6553)
    6d3a:	4b2d      	ldr	r3, [pc, #180]	; (6df0 <NormalCapacityProc+0x120>)
    6d3c:	881a      	ldrh	r2, [r3, #0]
    6d3e:	4b2d      	ldr	r3, [pc, #180]	; (6df4 <NormalCapacityProc+0x124>)
    6d40:	429a      	cmp	r2, r3
    6d42:	d93c      	bls.n	6dbe <NormalCapacityProc+0xee>
	{
		if(g_sys_cap.val.cap_val > g_sys_cap.val.full_cap)
    6d44:	4b31      	ldr	r3, [pc, #196]	; (6e0c <NormalCapacityProc+0x13c>)
    6d46:	685a      	ldr	r2, [r3, #4]
    6d48:	881b      	ldrh	r3, [r3, #0]
    6d4a:	b29b      	uxth	r3, r3
    6d4c:	429a      	cmp	r2, r3
    6d4e:	dd03      	ble.n	6d58 <NormalCapacityProc+0x88>
		{
			g_sys_cap.val.cap_val = g_sys_cap.val.full_cap;
    6d50:	4a2e      	ldr	r2, [pc, #184]	; (6e0c <NormalCapacityProc+0x13c>)
    6d52:	8813      	ldrh	r3, [r2, #0]
    6d54:	b29b      	uxth	r3, r3
    6d56:	6053      	str	r3, [r2, #4]
		}
		if(afe_flags.val.afe_uv_flag == true)
    6d58:	4b28      	ldr	r3, [pc, #160]	; (6dfc <NormalCapacityProc+0x12c>)
    6d5a:	785b      	ldrb	r3, [r3, #1]
    6d5c:	07db      	lsls	r3, r3, #31
    6d5e:	d50b      	bpl.n	6d78 <NormalCapacityProc+0xa8>
		{
			//修正soc值20161009zzysoc2
			uv_cap_val = g_sys_cap.val.cap_val ;
    6d60:	4b2a      	ldr	r3, [pc, #168]	; (6e0c <NormalCapacityProc+0x13c>)
    6d62:	6859      	ldr	r1, [r3, #4]
    6d64:	4a2e      	ldr	r2, [pc, #184]	; (6e20 <NormalCapacityProc+0x150>)
    6d66:	6011      	str	r1, [r2, #0]
			g_sys_cap.val.cap_val = 0;//修正soc值20161009zzysoc2原有，其他为添加项
    6d68:	2200      	movs	r2, #0
    6d6a:	605a      	str	r2, [r3, #4]
			g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;//欠压清零//修正soc值20161010zzysoc3
    6d6c:	7c9a      	ldrb	r2, [r3, #18]
    6d6e:	b2d2      	uxtb	r2, r2
    6d70:	755a      	strb	r2, [r3, #21]
			uv_re_cap_rate = g_sys_cap.val.re_cap_rate ;
    6d72:	7c9a      	ldrb	r2, [r3, #18]
    6d74:	4b2b      	ldr	r3, [pc, #172]	; (6e24 <NormalCapacityProc+0x154>)
    6d76:	701a      	strb	r2, [r3, #0]
			//   temp =  uv_cap_val  ;
			//   temp *= 100;
			//   temp = (UCHAR)(temp/ g_sys_cap.val.full_cap);
			//    uv_re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
		}
		temp = g_sys_cap.val.cap_val;
    6d78:	4d24      	ldr	r5, [pc, #144]	; (6e0c <NormalCapacityProc+0x13c>)
    6d7a:	6868      	ldr	r0, [r5, #4]
		temp *= 100;
		temp   = (uint8_t)(temp / g_sys_cap.val.full_cap);
    6d7c:	8829      	ldrh	r1, [r5, #0]
    6d7e:	b289      	uxth	r1, r1
		g_sys_cap.val.re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
    6d80:	7cac      	ldrb	r4, [r5, #18]
    6d82:	b2e4      	uxtb	r4, r4
    6d84:	2364      	movs	r3, #100	; 0x64
    6d86:	4358      	muls	r0, r3
    6d88:	4b22      	ldr	r3, [pc, #136]	; (6e14 <NormalCapacityProc+0x144>)
    6d8a:	4798      	blx	r3
    6d8c:	b2c0      	uxtb	r0, r0
    6d8e:	7d6b      	ldrb	r3, [r5, #21]
    6d90:	1ae4      	subs	r4, r4, r3
    6d92:	1904      	adds	r4, r0, r4
    6d94:	b2e4      	uxtb	r4, r4
    6d96:	74ac      	strb	r4, [r5, #18]
		g_sys_cap.val.re_cap_rate_old2 = temp;                              //修正soc值20161010zzysoc3
    6d98:	7568      	strb	r0, [r5, #21]
		if( (g_sys_cap.val.re_cap_rate > 200) || (g_sys_cap.val.cap_val == 0 ) ) //防止负值溢出
    6d9a:	7cab      	ldrb	r3, [r5, #18]
    6d9c:	b2db      	uxtb	r3, r3
    6d9e:	2bc8      	cmp	r3, #200	; 0xc8
    6da0:	d802      	bhi.n	6da8 <NormalCapacityProc+0xd8>
    6da2:	686b      	ldr	r3, [r5, #4]
    6da4:	2b00      	cmp	r3, #0
    6da6:	d102      	bne.n	6dae <NormalCapacityProc+0xde>
		{
			g_sys_cap.val.re_cap_rate = 0;
    6da8:	2200      	movs	r2, #0
    6daa:	4b18      	ldr	r3, [pc, #96]	; (6e0c <NormalCapacityProc+0x13c>)
    6dac:	749a      	strb	r2, [r3, #18]
		}
		if( g_sys_cap.val.re_cap_rate > 100 )//防止超出100
    6dae:	4b17      	ldr	r3, [pc, #92]	; (6e0c <NormalCapacityProc+0x13c>)
    6db0:	7c9b      	ldrb	r3, [r3, #18]
    6db2:	b2db      	uxtb	r3, r3
    6db4:	2b64      	cmp	r3, #100	; 0x64
    6db6:	d902      	bls.n	6dbe <NormalCapacityProc+0xee>
		{
			g_sys_cap.val.re_cap_rate = 100;
    6db8:	2264      	movs	r2, #100	; 0x64
    6dba:	4b14      	ldr	r3, [pc, #80]	; (6e0c <NormalCapacityProc+0x13c>)
    6dbc:	749a      	strb	r2, [r3, #18]
		}
	}

	//清除循环次数标记方法1
	if(g_sys_cap.val.cycle_record_flag != 0)
    6dbe:	4b13      	ldr	r3, [pc, #76]	; (6e0c <NormalCapacityProc+0x13c>)
    6dc0:	7e1b      	ldrb	r3, [r3, #24]
    6dc2:	2b00      	cmp	r3, #0
    6dc4:	d00e      	beq.n	6de4 <NormalCapacityProc+0x114>
	{
		if((g_sys_cap.val.cycle_record_flag < g_sys_cap.val.re_cap_rate) && ((g_sys_cap.val.re_cap_rate -  g_sys_cap.val.cycle_record_flag) > 7))
    6dc6:	4a11      	ldr	r2, [pc, #68]	; (6e0c <NormalCapacityProc+0x13c>)
    6dc8:	7e13      	ldrb	r3, [r2, #24]
    6dca:	7c92      	ldrb	r2, [r2, #18]
    6dcc:	b2db      	uxtb	r3, r3
    6dce:	4293      	cmp	r3, r2
    6dd0:	d208      	bcs.n	6de4 <NormalCapacityProc+0x114>
    6dd2:	4a0e      	ldr	r2, [pc, #56]	; (6e0c <NormalCapacityProc+0x13c>)
    6dd4:	7c93      	ldrb	r3, [r2, #18]
    6dd6:	7e12      	ldrb	r2, [r2, #24]
    6dd8:	1a9b      	subs	r3, r3, r2
    6dda:	2b07      	cmp	r3, #7
    6ddc:	dd02      	ble.n	6de4 <NormalCapacityProc+0x114>
		{
			g_sys_cap.val.cycle_record_flag = 0;
    6dde:	2200      	movs	r2, #0
    6de0:	4b0a      	ldr	r3, [pc, #40]	; (6e0c <NormalCapacityProc+0x13c>)
    6de2:	761a      	strb	r2, [r3, #24]
		}
	}

	SOC_FLASH_Save();
    6de4:	4b10      	ldr	r3, [pc, #64]	; (6e28 <NormalCapacityProc+0x158>)
    6de6:	4798      	blx	r3
	BatCycleProc();
    6de8:	4b10      	ldr	r3, [pc, #64]	; (6e2c <NormalCapacityProc+0x15c>)
    6dea:	4798      	blx	r3
}
    6dec:	bd70      	pop	{r4, r5, r6, pc}
    6dee:	46c0      	nop			; (mov r8, r8)
    6df0:	20000e48 	.word	0x20000e48
    6df4:	00001999 	.word	0x00001999
    6df8:	200001db 	.word	0x200001db
    6dfc:	20001018 	.word	0x20001018
    6e00:	20001014 	.word	0x20001014
    6e04:	00001388 	.word	0x00001388
    6e08:	000064d1 	.word	0x000064d1
    6e0c:	20000e50 	.word	0x20000e50
    6e10:	0000579d 	.word	0x0000579d
    6e14:	00009479 	.word	0x00009479
    6e18:	00006521 	.word	0x00006521
    6e1c:	0000685d 	.word	0x0000685d
    6e20:	200001dc 	.word	0x200001dc
    6e24:	200001d6 	.word	0x200001d6
    6e28:	000069f9 	.word	0x000069f9
    6e2c:	00006a8d 	.word	0x00006a8d

00006e30 <ADIRQ2_Extint_Callback>:
static void Configure_Extint_ADIRQ2(void);
static void Configure_Extint_Callbacks_ADIRQ2(void);

void ADIRQ2_Extint_Callback(void)
{
	sys_flags.val.afe_adirq2_flag =1;
    6e30:	4a02      	ldr	r2, [pc, #8]	; (6e3c <ADIRQ2_Extint_Callback+0xc>)
    6e32:	7851      	ldrb	r1, [r2, #1]
    6e34:	2301      	movs	r3, #1
    6e36:	430b      	orrs	r3, r1
    6e38:	7053      	strb	r3, [r2, #1]
}
    6e3a:	4770      	bx	lr
    6e3c:	20000eac 	.word	0x20000eac

00006e40 <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    6e40:	b510      	push	{r4, lr}
    6e42:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    6e44:	0001      	movs	r1, r0
    6e46:	4802      	ldr	r0, [pc, #8]	; (6e50 <SPI_Write_Buff+0x10>)
    6e48:	4b02      	ldr	r3, [pc, #8]	; (6e54 <SPI_Write_Buff+0x14>)
    6e4a:	4798      	blx	r3
}
    6e4c:	bd10      	pop	{r4, pc}
    6e4e:	46c0      	nop			; (mov r8, r8)
    6e50:	20000d34 	.word	0x20000d34
    6e54:	00008a71 	.word	0x00008a71

00006e58 <SPI_Read_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Read_Buff(uint8_t *buff,uint16_t length)
{
    6e58:	b510      	push	{r4, lr}
    6e5a:	000a      	movs	r2, r1
	spi_read_buffer_wait(&spi_master_instance, buff, length,0x00);
    6e5c:	2300      	movs	r3, #0
    6e5e:	0001      	movs	r1, r0
    6e60:	4801      	ldr	r0, [pc, #4]	; (6e68 <SPI_Read_Buff+0x10>)
    6e62:	4c02      	ldr	r4, [pc, #8]	; (6e6c <SPI_Read_Buff+0x14>)
    6e64:	47a0      	blx	r4
}
    6e66:	bd10      	pop	{r4, pc}
    6e68:	20000d34 	.word	0x20000d34
    6e6c:	00008885 	.word	0x00008885

00006e70 <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    6e70:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    6e72:	2201      	movs	r2, #1
    6e74:	4902      	ldr	r1, [pc, #8]	; (6e80 <SPI_Slave_Low+0x10>)
    6e76:	4803      	ldr	r0, [pc, #12]	; (6e84 <SPI_Slave_Low+0x14>)
    6e78:	4b03      	ldr	r3, [pc, #12]	; (6e88 <SPI_Slave_Low+0x18>)
    6e7a:	4798      	blx	r3
}
    6e7c:	bd10      	pop	{r4, pc}
    6e7e:	46c0      	nop			; (mov r8, r8)
    6e80:	20000d40 	.word	0x20000d40
    6e84:	20000d34 	.word	0x20000d34
    6e88:	0000897d 	.word	0x0000897d

00006e8c <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    6e8c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6e8e:	4647      	mov	r7, r8
    6e90:	b480      	push	{r7}
    6e92:	b092      	sub	sp, #72	; 0x48
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    6e94:	4c45      	ldr	r4, [pc, #276]	; (6fac <Configure_Spi_Master+0x120>)
    6e96:	2311      	movs	r3, #17
    6e98:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    6e9a:	2300      	movs	r3, #0
    6e9c:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    6e9e:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    6ea0:	2201      	movs	r2, #1
    6ea2:	4669      	mov	r1, sp
    6ea4:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    6ea6:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    6ea8:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    6eaa:	2011      	movs	r0, #17
    6eac:	4b40      	ldr	r3, [pc, #256]	; (6fb0 <Configure_Spi_Master+0x124>)
    6eae:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    6eb0:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    6eb2:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    6eb4:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    6eb6:	2a00      	cmp	r2, #0
    6eb8:	d105      	bne.n	6ec6 <Configure_Spi_Master+0x3a>
		return &(ports[port_index]->Group[group_index]);
    6eba:	0959      	lsrs	r1, r3, #5
    6ebc:	01c9      	lsls	r1, r1, #7
    6ebe:	2282      	movs	r2, #130	; 0x82
    6ec0:	05d2      	lsls	r2, r2, #23
    6ec2:	4694      	mov	ip, r2
    6ec4:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    6ec6:	221f      	movs	r2, #31
    6ec8:	4013      	ands	r3, r2
    6eca:	3a1e      	subs	r2, #30
    6ecc:	0010      	movs	r0, r2
    6ece:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    6ed0:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    6ed2:	ac04      	add	r4, sp, #16
    6ed4:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    6ed6:	2300      	movs	r3, #0
    6ed8:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    6eda:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    6edc:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    6ede:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    6ee0:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    6ee2:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    6ee4:	3223      	adds	r2, #35	; 0x23
    6ee6:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    6ee8:	3a18      	subs	r2, #24
    6eea:	2100      	movs	r1, #0
    6eec:	a80a      	add	r0, sp, #40	; 0x28
    6eee:	4b31      	ldr	r3, [pc, #196]	; (6fb4 <Configure_Spi_Master+0x128>)
    6ef0:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    6ef2:	4b31      	ldr	r3, [pc, #196]	; (6fb8 <Configure_Spi_Master+0x12c>)
    6ef4:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_1;
    6ef6:	2380      	movs	r3, #128	; 0x80
    6ef8:	055b      	lsls	r3, r3, #21
    6efa:	60a3      	str	r3, [r4, #8]
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    6efc:	2380      	movs	r3, #128	; 0x80
    6efe:	025b      	lsls	r3, r3, #9
    6f00:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    6f02:	4b2e      	ldr	r3, [pc, #184]	; (6fbc <Configure_Spi_Master+0x130>)
    6f04:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    6f06:	2301      	movs	r3, #1
    6f08:	425b      	negs	r3, r3
    6f0a:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    6f0c:	4b2c      	ldr	r3, [pc, #176]	; (6fc0 <Configure_Spi_Master+0x134>)
    6f0e:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    6f10:	4b2c      	ldr	r3, [pc, #176]	; (6fc4 <Configure_Spi_Master+0x138>)
    6f12:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    6f14:	4d2c      	ldr	r5, [pc, #176]	; (6fc8 <Configure_Spi_Master+0x13c>)
    6f16:	0022      	movs	r2, r4
    6f18:	492c      	ldr	r1, [pc, #176]	; (6fcc <Configure_Spi_Master+0x140>)
    6f1a:	0028      	movs	r0, r5
    6f1c:	4b2c      	ldr	r3, [pc, #176]	; (6fd0 <Configure_Spi_Master+0x144>)
    6f1e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    6f20:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    6f22:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    6f24:	2b00      	cmp	r3, #0
    6f26:	d1fc      	bne.n	6f22 <Configure_Spi_Master+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    6f28:	6811      	ldr	r1, [r2, #0]
    6f2a:	3302      	adds	r3, #2
    6f2c:	430b      	orrs	r3, r1
    6f2e:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    6f30:	4b28      	ldr	r3, [pc, #160]	; (6fd4 <Configure_Spi_Master+0x148>)
    6f32:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    6f34:	ac03      	add	r4, sp, #12
    6f36:	2500      	movs	r5, #0
    6f38:	7025      	strb	r5, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    6f3a:	70a5      	strb	r5, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.direction = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    6f3c:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    6f3e:	0021      	movs	r1, r4
    6f40:	2030      	movs	r0, #48	; 0x30
    6f42:	4b1b      	ldr	r3, [pc, #108]	; (6fb0 <Configure_Spi_Master+0x124>)
    6f44:	4698      	mov	r8, r3
    6f46:	4798      	blx	r3
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    6f48:	2701      	movs	r7, #1
    6f4a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    6f4c:	0021      	movs	r1, r4
    6f4e:	2007      	movs	r0, #7
    6f50:	47c0      	blx	r8
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    6f52:	2682      	movs	r6, #130	; 0x82
    6f54:	05f6      	lsls	r6, r6, #23
    6f56:	2380      	movs	r3, #128	; 0x80
    6f58:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    6f5a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    6f5c:	0021      	movs	r1, r4
    6f5e:	200a      	movs	r0, #10
    6f60:	47c0      	blx	r8
    6f62:	2380      	movs	r3, #128	; 0x80
    6f64:	00db      	lsls	r3, r3, #3
    6f66:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(STB, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    6f68:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(VPC, &pin_conf);
    6f6a:	0021      	movs	r1, r4
    6f6c:	2031      	movs	r0, #49	; 0x31
    6f6e:	47c0      	blx	r8
	} else {
		port_base->OUTCLR.reg = pin_mask;
    6f70:	3680      	adds	r6, #128	; 0x80
    6f72:	2380      	movs	r3, #128	; 0x80
    6f74:	029b      	lsls	r3, r3, #10
    6f76:	6173      	str	r3, [r6, #20]
}

void Configure_Extint_ADIRQ2(void)
{
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    6f78:	4668      	mov	r0, sp
    6f7a:	4b17      	ldr	r3, [pc, #92]	; (6fd8 <Configure_Spi_Master+0x14c>)
    6f7c:	4798      	blx	r3
	config_extint_chan.gpio_pin           = ADIRQ2_EIC_PIN;
    6f7e:	230d      	movs	r3, #13
    6f80:	9300      	str	r3, [sp, #0]
	config_extint_chan.gpio_pin_mux       = ADIRQ2_EIC_MUX;
    6f82:	9501      	str	r5, [sp, #4]
	config_extint_chan.gpio_pin_pull      = ADIRQ2_EIC_PULL_UP;
    6f84:	466b      	mov	r3, sp
    6f86:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = ADIRQ2_EIC_DETECT;
    6f88:	72df      	strb	r7, [r3, #11]
	extint_chan_set_config(ADIRQ2_EIC_LINE, &config_extint_chan);
    6f8a:	4669      	mov	r1, sp
    6f8c:	200d      	movs	r0, #13
    6f8e:	4b13      	ldr	r3, [pc, #76]	; (6fdc <Configure_Spi_Master+0x150>)
    6f90:	4798      	blx	r3

}

void Configure_Extint_Callbacks_ADIRQ2(void)
{
	extint_register_callback(ADIRQ2_Extint_Callback,	ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    6f92:	2200      	movs	r2, #0
    6f94:	210d      	movs	r1, #13
    6f96:	4812      	ldr	r0, [pc, #72]	; (6fe0 <Configure_Spi_Master+0x154>)
    6f98:	4b12      	ldr	r3, [pc, #72]	; (6fe4 <Configure_Spi_Master+0x158>)
    6f9a:	4798      	blx	r3
	extint_chan_enable_callback(ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    6f9c:	2100      	movs	r1, #0
    6f9e:	200d      	movs	r0, #13
    6fa0:	4b11      	ldr	r3, [pc, #68]	; (6fe8 <Configure_Spi_Master+0x15c>)
    6fa2:	4798      	blx	r3

	
	Configure_Extint_ADIRQ2();
	Configure_Extint_Callbacks_ADIRQ2();
	
}
    6fa4:	b012      	add	sp, #72	; 0x48
    6fa6:	bc04      	pop	{r2}
    6fa8:	4690      	mov	r8, r2
    6faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6fac:	20000d40 	.word	0x20000d40
    6fb0:	0000829d 	.word	0x0000829d
    6fb4:	000097c3 	.word	0x000097c3
    6fb8:	000186a0 	.word	0x000186a0
    6fbc:	00100002 	.word	0x00100002
    6fc0:	00120002 	.word	0x00120002
    6fc4:	00130002 	.word	0x00130002
    6fc8:	20000d34 	.word	0x20000d34
    6fcc:	42000800 	.word	0x42000800
    6fd0:	0000855d 	.word	0x0000855d
    6fd4:	00006e71 	.word	0x00006e71
    6fd8:	00007ef5 	.word	0x00007ef5
    6fdc:	00007f09 	.word	0x00007f09
    6fe0:	00006e31 	.word	0x00006e31
    6fe4:	00007d7d 	.word	0x00007d7d
    6fe8:	00007da9 	.word	0x00007da9

00006fec <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    6fec:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    6fee:	2200      	movs	r2, #0
    6ff0:	4902      	ldr	r1, [pc, #8]	; (6ffc <SPI_Slave_High+0x10>)
    6ff2:	4803      	ldr	r0, [pc, #12]	; (7000 <SPI_Slave_High+0x14>)
    6ff4:	4b03      	ldr	r3, [pc, #12]	; (7004 <SPI_Slave_High+0x18>)
    6ff6:	4798      	blx	r3
}
    6ff8:	bd10      	pop	{r4, pc}
    6ffa:	46c0      	nop			; (mov r8, r8)
    6ffc:	20000d40 	.word	0x20000d40
    7000:	20000d34 	.word	0x20000d34
    7004:	0000897d 	.word	0x0000897d

00007008 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    7008:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    700a:	466b      	mov	r3, sp
    700c:	2200      	movs	r2, #0
    700e:	71da      	strb	r2, [r3, #7]
    7010:	3307      	adds	r3, #7
    7012:	781b      	ldrb	r3, [r3, #0]
    7014:	b2db      	uxtb	r3, r3
    7016:	2b07      	cmp	r3, #7
    7018:	d809      	bhi.n	702e <vSPI_Wait+0x26>
    701a:	466b      	mov	r3, sp
    701c:	1dda      	adds	r2, r3, #7
    701e:	7813      	ldrb	r3, [r2, #0]
    7020:	3301      	adds	r3, #1
    7022:	b2db      	uxtb	r3, r3
    7024:	7013      	strb	r3, [r2, #0]
    7026:	7813      	ldrb	r3, [r2, #0]
    7028:	b2db      	uxtb	r3, r3
    702a:	2b07      	cmp	r3, #7
    702c:	d9f7      	bls.n	701e <vSPI_Wait+0x16>
}
    702e:	b002      	add	sp, #8
    7030:	4770      	bx	lr
    7032:	46c0      	nop			; (mov r8, r8)

00007034 <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    7034:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    7036:	2800      	cmp	r0, #0
    7038:	d00d      	beq.n	7056 <ucCRC_Calc+0x22>
    703a:	000b      	movs	r3, r1
    703c:	3801      	subs	r0, #1
    703e:	b2c0      	uxtb	r0, r0
    7040:	3001      	adds	r0, #1
    7042:	1809      	adds	r1, r1, r0
    7044:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    7046:	4c05      	ldr	r4, [pc, #20]	; (705c <ucCRC_Calc+0x28>)
    7048:	781a      	ldrb	r2, [r3, #0]
    704a:	4050      	eors	r0, r2
    704c:	5c20      	ldrb	r0, [r4, r0]
    704e:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    7050:	428b      	cmp	r3, r1
    7052:	d1f9      	bne.n	7048 <ucCRC_Calc+0x14>
    7054:	e000      	b.n	7058 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    7056:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    7058:	bd10      	pop	{r4, pc}
    705a:	46c0      	nop			; (mov r8, r8)
    705c:	00009a4c 	.word	0x00009a4c

00007060 <ucSPI_Write>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,undata需要写入的数据
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    7060:	b5f0      	push	{r4, r5, r6, r7, lr}
    7062:	465f      	mov	r7, fp
    7064:	4656      	mov	r6, sl
    7066:	464d      	mov	r5, r9
    7068:	4644      	mov	r4, r8
    706a:	b4f0      	push	{r4, r5, r6, r7}
    706c:	b083      	sub	sp, #12
    706e:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    7070:	0040      	lsls	r0, r0, #1
    7072:	271e      	movs	r7, #30
    7074:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    7076:	004b      	lsls	r3, r1, #1
    7078:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    707a:	0a13      	lsrs	r3, r2, #8
    707c:	469b      	mov	fp, r3
    707e:	2609      	movs	r6, #9
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    7080:	4b25      	ldr	r3, [pc, #148]	; (7118 <ucSPI_Write+0xb8>)
    7082:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    7084:	4d25      	ldr	r5, [pc, #148]	; (711c <ucSPI_Write+0xbc>)
    7086:	3f3e      	subs	r7, #62	; 0x3e
    7088:	4307      	orrs	r7, r0
    708a:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    708c:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    708e:	466b      	mov	r3, sp
    7090:	791b      	ldrb	r3, [r3, #4]
    7092:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    7094:	4643      	mov	r3, r8
    7096:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    7098:	465b      	mov	r3, fp
    709a:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    709c:	464b      	mov	r3, r9
    709e:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    70a0:	0029      	movs	r1, r5
    70a2:	2004      	movs	r0, #4
    70a4:	4b1e      	ldr	r3, [pc, #120]	; (7120 <ucSPI_Write+0xc0>)
    70a6:	4798      	blx	r3
    70a8:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    70aa:	2105      	movs	r1, #5
    70ac:	0028      	movs	r0, r5
    70ae:	4b1d      	ldr	r3, [pc, #116]	; (7124 <ucSPI_Write+0xc4>)
    70b0:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    70b2:	4b1d      	ldr	r3, [pc, #116]	; (7128 <ucSPI_Write+0xc8>)
    70b4:	6a1c      	ldr	r4, [r3, #32]
    70b6:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    70b8:	03e4      	lsls	r4, r4, #15
    70ba:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    70bc:	03db      	lsls	r3, r3, #15
    70be:	d40e      	bmi.n	70de <ucSPI_Write+0x7e>
    70c0:	4b1a      	ldr	r3, [pc, #104]	; (712c <ucSPI_Write+0xcc>)
    70c2:	4a19      	ldr	r2, [pc, #100]	; (7128 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    70c4:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    70c6:	2180      	movs	r1, #128	; 0x80
    70c8:	0249      	lsls	r1, r1, #9
    70ca:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    70cc:	0c24      	lsrs	r4, r4, #16
    70ce:	4004      	ands	r4, r0
    70d0:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    70d2:	420f      	tst	r7, r1
    70d4:	d103      	bne.n	70de <ucSPI_Write+0x7e>
    70d6:	3b01      	subs	r3, #1
    70d8:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    70da:	2b00      	cmp	r3, #0
    70dc:	d1f5      	bne.n	70ca <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    70de:	2064      	movs	r0, #100	; 0x64
    70e0:	4b13      	ldr	r3, [pc, #76]	; (7130 <ucSPI_Write+0xd0>)
    70e2:	4798      	blx	r3
		if(SDI_VAL ==1)
    70e4:	2c01      	cmp	r4, #1
    70e6:	d103      	bne.n	70f0 <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    70e8:	4b12      	ldr	r3, [pc, #72]	; (7134 <ucSPI_Write+0xd4>)
    70ea:	4798      	blx	r3
			return 0;
    70ec:	2000      	movs	r0, #0
    70ee:	e00b      	b.n	7108 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    70f0:	2064      	movs	r0, #100	; 0x64
    70f2:	4b0f      	ldr	r3, [pc, #60]	; (7130 <ucSPI_Write+0xd0>)
    70f4:	4798      	blx	r3
		
		SPI_Slave_Low();
    70f6:	4b0f      	ldr	r3, [pc, #60]	; (7134 <ucSPI_Write+0xd4>)
    70f8:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    70fa:	4b0f      	ldr	r3, [pc, #60]	; (7138 <ucSPI_Write+0xd8>)
    70fc:	4798      	blx	r3
    70fe:	3e01      	subs	r6, #1
    7100:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    7102:	2e00      	cmp	r6, #0
    7104:	d1c2      	bne.n	708c <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    7106:	2001      	movs	r0, #1
}
    7108:	b003      	add	sp, #12
    710a:	bc3c      	pop	{r2, r3, r4, r5}
    710c:	4690      	mov	r8, r2
    710e:	4699      	mov	r9, r3
    7110:	46a2      	mov	sl, r4
    7112:	46ab      	mov	fp, r5
    7114:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7116:	46c0      	nop			; (mov r8, r8)
    7118:	00006fed 	.word	0x00006fed
    711c:	200001e0 	.word	0x200001e0
    7120:	00007035 	.word	0x00007035
    7124:	00006e41 	.word	0x00006e41
    7128:	41000080 	.word	0x41000080
    712c:	0000270f 	.word	0x0000270f
    7130:	0000739d 	.word	0x0000739d
    7134:	00006e71 	.word	0x00006e71
    7138:	00007009 	.word	0x00007009

0000713c <ucSPI_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,pundata 存放数组
  * @retval ok/err
  */

uint8_t ucSPI_Read(uint8_t ucdev, uint8_t ucreg, uint16_t* pundata)
{
    713c:	b5f0      	push	{r4, r5, r6, r7, lr}
    713e:	4657      	mov	r7, sl
    7140:	464e      	mov	r6, r9
    7142:	4645      	mov	r5, r8
    7144:	b4e0      	push	{r5, r6, r7}
    7146:	b082      	sub	sp, #8
    7148:	9201      	str	r2, [sp, #4]
	uint8_t	crc;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    714a:	0040      	lsls	r0, r0, #1
    714c:	271e      	movs	r7, #30
    714e:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    7150:	004b      	lsls	r3, r1, #1
    7152:	4698      	mov	r8, r3
    7154:	2609      	movs	r6, #9

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    7156:	4b2c      	ldr	r3, [pc, #176]	; (7208 <ucSPI_Read+0xcc>)
    7158:	469a      	mov	sl, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    715a:	4c2c      	ldr	r4, [pc, #176]	; (720c <ucSPI_Read+0xd0>)
    715c:	3f3d      	subs	r7, #61	; 0x3d
    715e:	4307      	orrs	r7, r0
    7160:	46b9      	mov	r9, r7
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    7162:	47d0      	blx	sl

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    7164:	464b      	mov	r3, r9
    7166:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
    7168:	4643      	mov	r3, r8
    716a:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
    716c:	0021      	movs	r1, r4
    716e:	2002      	movs	r0, #2
    7170:	4b27      	ldr	r3, [pc, #156]	; (7210 <ucSPI_Read+0xd4>)
    7172:	4798      	blx	r3
    7174:	70a0      	strb	r0, [r4, #2]
	
		SPI_Write_Buff(ucSPI_SendData,3);
    7176:	2103      	movs	r1, #3
    7178:	0020      	movs	r0, r4
    717a:	4b26      	ldr	r3, [pc, #152]	; (7214 <ucSPI_Read+0xd8>)
    717c:	4798      	blx	r3
    717e:	4b26      	ldr	r3, [pc, #152]	; (7218 <ucSPI_Read+0xdc>)
    7180:	6a1a      	ldr	r2, [r3, #32]
    7182:	6a1b      	ldr	r3, [r3, #32]

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7184:	03d2      	lsls	r2, r2, #15
    7186:	0fd5      	lsrs	r5, r2, #31
			if(SDI1_GetValue() ==1)
    7188:	03db      	lsls	r3, r3, #15
    718a:	d40f      	bmi.n	71ac <ucSPI_Read+0x70>
    718c:	4b23      	ldr	r3, [pc, #140]	; (721c <ucSPI_Read+0xe0>)
    718e:	4922      	ldr	r1, [pc, #136]	; (7218 <ucSPI_Read+0xdc>)
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7190:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    7192:	2080      	movs	r0, #128	; 0x80
    7194:	0240      	lsls	r0, r0, #9
    7196:	6a0a      	ldr	r2, [r1, #32]
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7198:	0c12      	lsrs	r2, r2, #16
    719a:	403a      	ands	r2, r7
    719c:	0015      	movs	r5, r2
    719e:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    71a0:	4202      	tst	r2, r0
    71a2:	d103      	bne.n	71ac <ucSPI_Read+0x70>
    71a4:	3b01      	subs	r3, #1
    71a6:	b29b      	uxth	r3, r3
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
    71a8:	2b00      	cmp	r3, #0
    71aa:	d1f4      	bne.n	7196 <ucSPI_Read+0x5a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    71ac:	2064      	movs	r0, #100	; 0x64
    71ae:	4b1c      	ldr	r3, [pc, #112]	; (7220 <ucSPI_Read+0xe4>)
    71b0:	4798      	blx	r3
		if(SDI_VAL ==1)
    71b2:	2d01      	cmp	r5, #1
    71b4:	d118      	bne.n	71e8 <ucSPI_Read+0xac>
		{
			SPI_Read_Buff(ucSPI_RecvData,3);
    71b6:	4c1b      	ldr	r4, [pc, #108]	; (7224 <ucSPI_Read+0xe8>)
    71b8:	2103      	movs	r1, #3
    71ba:	0020      	movs	r0, r4
    71bc:	4b1a      	ldr	r3, [pc, #104]	; (7228 <ucSPI_Read+0xec>)
    71be:	4798      	blx	r3

			SPI_Slave_Low();
    71c0:	4b1a      	ldr	r3, [pc, #104]	; (722c <ucSPI_Read+0xf0>)
    71c2:	4798      	blx	r3
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
    71c4:	0021      	movs	r1, r4
    71c6:	2002      	movs	r0, #2
    71c8:	4b11      	ldr	r3, [pc, #68]	; (7210 <ucSPI_Read+0xd4>)
    71ca:	4798      	blx	r3
    71cc:	0003      	movs	r3, r0
			if( crc != ucSPI_RecvData[2] ){
    71ce:	78a2      	ldrb	r2, [r4, #2]
				return 2;
    71d0:	2002      	movs	r0, #2
		{
			SPI_Read_Buff(ucSPI_RecvData,3);

			SPI_Slave_Low();
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
			if( crc != ucSPI_RecvData[2] ){
    71d2:	429a      	cmp	r2, r3
    71d4:	d111      	bne.n	71fa <ucSPI_Read+0xbe>
				return 2;
			}
			pundata[0] = ((uint16_t)ucSPI_RecvData[0] << 8 ) + ucSPI_RecvData[1];	/* Bp15-8 => left 8bit shift + Bp7-0 */
    71d6:	4a13      	ldr	r2, [pc, #76]	; (7224 <ucSPI_Read+0xe8>)
    71d8:	7813      	ldrb	r3, [r2, #0]
    71da:	021b      	lsls	r3, r3, #8
    71dc:	7852      	ldrb	r2, [r2, #1]
    71de:	18d3      	adds	r3, r2, r3
    71e0:	9a01      	ldr	r2, [sp, #4]
    71e2:	8013      	strh	r3, [r2, #0]
			return 0;						/* Successful complete */
    71e4:	2000      	movs	r0, #0
    71e6:	e008      	b.n	71fa <ucSPI_Read+0xbe>
		}
		SPI_Slave_Low();
    71e8:	4b10      	ldr	r3, [pc, #64]	; (722c <ucSPI_Read+0xf0>)
    71ea:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    71ec:	4b10      	ldr	r3, [pc, #64]	; (7230 <ucSPI_Read+0xf4>)
    71ee:	4798      	blx	r3
    71f0:	3e01      	subs	r6, #1
    71f2:	b2f6      	uxtb	r6, r6
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    71f4:	2e00      	cmp	r6, #0
    71f6:	d1b4      	bne.n	7162 <ucSPI_Read+0x26>
		}
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}
	return 1;								/* error */
    71f8:	2001      	movs	r0, #1
}
    71fa:	b002      	add	sp, #8
    71fc:	bc1c      	pop	{r2, r3, r4}
    71fe:	4690      	mov	r8, r2
    7200:	4699      	mov	r9, r3
    7202:	46a2      	mov	sl, r4
    7204:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7206:	46c0      	nop			; (mov r8, r8)
    7208:	00006fed 	.word	0x00006fed
    720c:	200001e0 	.word	0x200001e0
    7210:	00007035 	.word	0x00007035
    7214:	00006e41 	.word	0x00006e41
    7218:	41000080 	.word	0x41000080
    721c:	0000270f 	.word	0x0000270f
    7220:	0000739d 	.word	0x0000739d
    7224:	200001e8 	.word	0x200001e8
    7228:	00006e59 	.word	0x00006e59
    722c:	00006e71 	.word	0x00006e71
    7230:	00007009 	.word	0x00007009

00007234 <ucSPI_Continue_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,uctime 连续长度
  * @retval ok/err
  */

uint8_t ucSPI_Continue_Read(uint8_t ucdev, uint8_t ucreg, uint8_t uctime)
{
    7234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7236:	465f      	mov	r7, fp
    7238:	4656      	mov	r6, sl
    723a:	464d      	mov	r5, r9
    723c:	4644      	mov	r4, r8
    723e:	b4f0      	push	{r4, r5, r6, r7}
    7240:	4691      	mov	r9, r2
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint8_t	wk_time;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    7242:	0040      	lsls	r0, r0, #1
    7244:	261e      	movs	r6, #30
    7246:	4030      	ands	r0, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    7248:	004b      	lsls	r3, r1, #1
    724a:	469b      	mov	fp, r3
    724c:	2509      	movs	r5, #9
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    724e:	4b36      	ldr	r3, [pc, #216]	; (7328 <ucSPI_Continue_Read+0xf4>)
    7250:	4698      	mov	r8, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    7252:	4c36      	ldr	r4, [pc, #216]	; (732c <ucSPI_Continue_Read+0xf8>)
    7254:	3e3d      	subs	r6, #61	; 0x3d
    7256:	4306      	orrs	r6, r0
    7258:	46b2      	mov	sl, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    725a:	47c0      	blx	r8

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    725c:	4653      	mov	r3, sl
    725e:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_CONTINUE;
    7260:	2301      	movs	r3, #1
    7262:	465a      	mov	r2, fp
    7264:	4313      	orrs	r3, r2
    7266:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = wk_time & 0x7F;
    7268:	237f      	movs	r3, #127	; 0x7f
    726a:	464a      	mov	r2, r9
    726c:	4013      	ands	r3, r2
    726e:	70a3      	strb	r3, [r4, #2]
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);
    7270:	0021      	movs	r1, r4
    7272:	2003      	movs	r0, #3
    7274:	4b2e      	ldr	r3, [pc, #184]	; (7330 <ucSPI_Continue_Read+0xfc>)
    7276:	4798      	blx	r3
    7278:	70e0      	strb	r0, [r4, #3]

		SPI_Write_Buff(ucSPI_SendData,4);
    727a:	2104      	movs	r1, #4
    727c:	0020      	movs	r0, r4
    727e:	4b2d      	ldr	r3, [pc, #180]	; (7334 <ucSPI_Continue_Read+0x100>)
    7280:	4798      	blx	r3
    7282:	4b2d      	ldr	r3, [pc, #180]	; (7338 <ucSPI_Continue_Read+0x104>)
    7284:	6a1a      	ldr	r2, [r3, #32]
    7286:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7288:	03d2      	lsls	r2, r2, #15
    728a:	0fd6      	lsrs	r6, r2, #31
			if(SDI1_GetValue() ==1)
    728c:	03db      	lsls	r3, r3, #15
    728e:	d40f      	bmi.n	72b0 <ucSPI_Continue_Read+0x7c>
    7290:	4b2a      	ldr	r3, [pc, #168]	; (733c <ucSPI_Continue_Read+0x108>)
    7292:	4929      	ldr	r1, [pc, #164]	; (7338 <ucSPI_Continue_Read+0x104>)

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7294:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    7296:	2080      	movs	r0, #128	; 0x80
    7298:	0240      	lsls	r0, r0, #9
    729a:	6a0a      	ldr	r2, [r1, #32]

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    729c:	0c12      	lsrs	r2, r2, #16
    729e:	403a      	ands	r2, r7
    72a0:	0016      	movs	r6, r2
    72a2:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    72a4:	4202      	tst	r2, r0
    72a6:	d103      	bne.n	72b0 <ucSPI_Continue_Read+0x7c>
    72a8:	3b01      	subs	r3, #1
    72aa:	b29b      	uxth	r3, r3
		ucSPI_SendData[2] = wk_time & 0x7F;
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
    72ac:	2b00      	cmp	r3, #0
    72ae:	d1f4      	bne.n	729a <ucSPI_Continue_Read+0x66>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    72b0:	2064      	movs	r0, #100	; 0x64
    72b2:	4b23      	ldr	r3, [pc, #140]	; (7340 <ucSPI_Continue_Read+0x10c>)
    72b4:	4798      	blx	r3
		if(SDI_VAL ==1)
    72b6:	2e01      	cmp	r6, #1
    72b8:	d129      	bne.n	730e <ucSPI_Continue_Read+0xda>
		{
			SPI_Read_Buff( ucSPI_Conti_RecvData+2,( (MAC_AN49503_READ_CNT*2) + 1 ) );
    72ba:	4c22      	ldr	r4, [pc, #136]	; (7344 <ucSPI_Continue_Read+0x110>)
    72bc:	21ad      	movs	r1, #173	; 0xad
    72be:	0020      	movs	r0, r4
    72c0:	4b21      	ldr	r3, [pc, #132]	; (7348 <ucSPI_Continue_Read+0x114>)
    72c2:	4798      	blx	r3
			
			SPI_Slave_Low();
    72c4:	4b21      	ldr	r3, [pc, #132]	; (734c <ucSPI_Continue_Read+0x118>)
    72c6:	4798      	blx	r3
			vSPI_Wait();						/* Wait so as not to High SEM immediately */
    72c8:	4b21      	ldr	r3, [pc, #132]	; (7350 <ucSPI_Continue_Read+0x11c>)
    72ca:	4798      	blx	r3
			if(ucSPI_Conti_RecvData[5] == 0x3b)
    72cc:	78e3      	ldrb	r3, [r4, #3]
    72ce:	2b3b      	cmp	r3, #59	; 0x3b
    72d0:	d109      	bne.n	72e6 <ucSPI_Continue_Read+0xb2>
			{
				afe_lost_cnt =0;
    72d2:	2200      	movs	r2, #0
    72d4:	4b1f      	ldr	r3, [pc, #124]	; (7354 <ucSPI_Continue_Read+0x120>)
    72d6:	701a      	strb	r2, [r3, #0]
				sys_flags.val.afe_connect_flag = 1;
    72d8:	4a1f      	ldr	r2, [pc, #124]	; (7358 <ucSPI_Continue_Read+0x124>)
    72da:	7811      	ldrb	r1, [r2, #0]
    72dc:	2301      	movs	r3, #1
    72de:	430b      	orrs	r3, r1
    72e0:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    72e2:	2000      	movs	r0, #0
    72e4:	e01a      	b.n	731c <ucSPI_Continue_Read+0xe8>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    72e6:	4b1b      	ldr	r3, [pc, #108]	; (7354 <ucSPI_Continue_Read+0x120>)
    72e8:	781b      	ldrb	r3, [r3, #0]
    72ea:	3301      	adds	r3, #1
    72ec:	b2db      	uxtb	r3, r3
				if(afe_lost_cnt ==8)
    72ee:	2b08      	cmp	r3, #8
    72f0:	d003      	beq.n	72fa <ucSPI_Continue_Read+0xc6>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    72f2:	4a18      	ldr	r2, [pc, #96]	; (7354 <ucSPI_Continue_Read+0x120>)
    72f4:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    72f6:	2000      	movs	r0, #0
    72f8:	e010      	b.n	731c <ucSPI_Continue_Read+0xe8>
			else
			{
				afe_lost_cnt++;
				if(afe_lost_cnt ==8)
				{
					afe_lost_cnt =0;
    72fa:	2200      	movs	r2, #0
    72fc:	4b15      	ldr	r3, [pc, #84]	; (7354 <ucSPI_Continue_Read+0x120>)
    72fe:	701a      	strb	r2, [r3, #0]
					sys_flags.val.afe_connect_flag = 0;
    7300:	4a15      	ldr	r2, [pc, #84]	; (7358 <ucSPI_Continue_Read+0x124>)
    7302:	7813      	ldrb	r3, [r2, #0]
    7304:	2101      	movs	r1, #1
    7306:	438b      	bics	r3, r1
    7308:	7013      	strb	r3, [r2, #0]
				}
			}
			return 0;						/* Successful complete		*/
    730a:	2000      	movs	r0, #0
    730c:	e006      	b.n	731c <ucSPI_Continue_Read+0xe8>
		}
		SPI_Slave_Low();
    730e:	4b0f      	ldr	r3, [pc, #60]	; (734c <ucSPI_Continue_Read+0x118>)
    7310:	4798      	blx	r3
    7312:	3d01      	subs	r5, #1
    7314:	b2ed      	uxtb	r5, r5
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    7316:	2d00      	cmp	r5, #0
    7318:	d19f      	bne.n	725a <ucSPI_Continue_Read+0x26>
		}
		SPI_Slave_Low();
		ucerrorcount++;
	}

	return 1;								/* error */
    731a:	2001      	movs	r0, #1
    731c:	bc3c      	pop	{r2, r3, r4, r5}
    731e:	4690      	mov	r8, r2
    7320:	4699      	mov	r9, r3
    7322:	46a2      	mov	sl, r4
    7324:	46ab      	mov	fp, r5
    7326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7328:	00006fed 	.word	0x00006fed
    732c:	200001e0 	.word	0x200001e0
    7330:	00007035 	.word	0x00007035
    7334:	00006e41 	.word	0x00006e41
    7338:	41000080 	.word	0x41000080
    733c:	0000270f 	.word	0x0000270f
    7340:	0000739d 	.word	0x0000739d
    7344:	20000d92 	.word	0x20000d92
    7348:	00006e59 	.word	0x00006e59
    734c:	00006e71 	.word	0x00006e71
    7350:	00007009 	.word	0x00007009
    7354:	200001e5 	.word	0x200001e5
    7358:	20000eac 	.word	0x20000eac

0000735c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    735c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    735e:	2000      	movs	r0, #0
    7360:	4b08      	ldr	r3, [pc, #32]	; (7384 <delay_init+0x28>)
    7362:	4798      	blx	r3
    7364:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    7366:	4c08      	ldr	r4, [pc, #32]	; (7388 <delay_init+0x2c>)
    7368:	21fa      	movs	r1, #250	; 0xfa
    736a:	0089      	lsls	r1, r1, #2
    736c:	47a0      	blx	r4
    736e:	4b07      	ldr	r3, [pc, #28]	; (738c <delay_init+0x30>)
    7370:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    7372:	4907      	ldr	r1, [pc, #28]	; (7390 <delay_init+0x34>)
    7374:	0028      	movs	r0, r5
    7376:	47a0      	blx	r4
    7378:	4b06      	ldr	r3, [pc, #24]	; (7394 <delay_init+0x38>)
    737a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    737c:	2205      	movs	r2, #5
    737e:	4b06      	ldr	r3, [pc, #24]	; (7398 <delay_init+0x3c>)
    7380:	601a      	str	r2, [r3, #0]
}
    7382:	bd70      	pop	{r4, r5, r6, pc}
    7384:	000090b1 	.word	0x000090b1
    7388:	00009479 	.word	0x00009479
    738c:	20000008 	.word	0x20000008
    7390:	000f4240 	.word	0x000f4240
    7394:	20000004 	.word	0x20000004
    7398:	e000e010 	.word	0xe000e010

0000739c <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    739c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    739e:	4b08      	ldr	r3, [pc, #32]	; (73c0 <delay_cycles_us+0x24>)
    73a0:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    73a2:	4a08      	ldr	r2, [pc, #32]	; (73c4 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    73a4:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    73a6:	2180      	movs	r1, #128	; 0x80
    73a8:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    73aa:	e006      	b.n	73ba <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    73ac:	2c00      	cmp	r4, #0
    73ae:	d004      	beq.n	73ba <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    73b0:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    73b2:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    73b4:	6813      	ldr	r3, [r2, #0]
    73b6:	420b      	tst	r3, r1
    73b8:	d0fc      	beq.n	73b4 <delay_cycles_us+0x18>
    73ba:	3801      	subs	r0, #1
    73bc:	d2f6      	bcs.n	73ac <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    73be:	bd30      	pop	{r4, r5, pc}
    73c0:	20000004 	.word	0x20000004
    73c4:	e000e010 	.word	0xe000e010

000073c8 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    73c8:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    73ca:	4b08      	ldr	r3, [pc, #32]	; (73ec <delay_cycles_ms+0x24>)
    73cc:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    73ce:	4a08      	ldr	r2, [pc, #32]	; (73f0 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    73d0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    73d2:	2180      	movs	r1, #128	; 0x80
    73d4:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    73d6:	e006      	b.n	73e6 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    73d8:	2c00      	cmp	r4, #0
    73da:	d004      	beq.n	73e6 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    73dc:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    73de:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    73e0:	6813      	ldr	r3, [r2, #0]
    73e2:	420b      	tst	r3, r1
    73e4:	d0fc      	beq.n	73e0 <delay_cycles_ms+0x18>
    73e6:	3801      	subs	r0, #1
    73e8:	d2f6      	bcs.n	73d8 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    73ea:	bd30      	pop	{r4, r5, pc}
    73ec:	20000008 	.word	0x20000008
    73f0:	e000e010 	.word	0xe000e010

000073f4 <_adc_get_inst_index>:
 *
 * \return Index of the given ADC module instance.
 */
uint8_t _adc_get_inst_index(
		Adc *const hw)
{
    73f4:	b510      	push	{r4, lr}
    73f6:	b082      	sub	sp, #8
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;
    73f8:	466a      	mov	r2, sp
    73fa:	4b08      	ldr	r3, [pc, #32]	; (741c <_adc_get_inst_index+0x28>)
    73fc:	cb12      	ldmia	r3!, {r1, r4}
    73fe:	c212      	stmia	r2!, {r1, r4}

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    7400:	9b00      	ldr	r3, [sp, #0]
    7402:	4298      	cmp	r0, r3
    7404:	d005      	beq.n	7412 <_adc_get_inst_index+0x1e>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    7406:	2300      	movs	r3, #0
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    7408:	9a01      	ldr	r2, [sp, #4]
    740a:	4282      	cmp	r2, r0
    740c:	d103      	bne.n	7416 <_adc_get_inst_index+0x22>
    740e:	3301      	adds	r3, #1
    7410:	e000      	b.n	7414 <_adc_get_inst_index+0x20>
{
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
    7412:	2300      	movs	r3, #0
		if (hw == adc_modules[i]) {
			return i;
    7414:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    7416:	0018      	movs	r0, r3
    7418:	b002      	add	sp, #8
    741a:	bd10      	pop	{r4, pc}
    741c:	00009c20 	.word	0x00009c20

00007420 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    7420:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    7422:	2300      	movs	r3, #0
    7424:	2200      	movs	r2, #0
    7426:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
    7428:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
    742a:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    742c:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    742e:	2100      	movs	r1, #0
    7430:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    7432:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
    7434:	61c3      	str	r3, [r0, #28]
#if SAMR30
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
    7436:	2401      	movs	r4, #1
    7438:	7104      	strb	r4, [r0, #4]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
    743a:	24c0      	movs	r4, #192	; 0xc0
    743c:	0164      	lsls	r4, r4, #5
    743e:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    7440:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    7442:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
    7444:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
    7446:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
    7448:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    744a:	242a      	movs	r4, #42	; 0x2a
    744c:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
    744e:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
    7450:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
    7452:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
    7454:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
    7456:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
    7458:	3c06      	subs	r4, #6
    745a:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    745c:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    745e:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    7460:	7541      	strb	r1, [r0, #21]
}
    7462:	bd10      	pop	{r4, pc}

00007464 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    7464:	b5f0      	push	{r4, r5, r6, r7, lr}
    7466:	465f      	mov	r7, fp
    7468:	4656      	mov	r6, sl
    746a:	464d      	mov	r5, r9
    746c:	4644      	mov	r4, r8
    746e:	b4f0      	push	{r4, r5, r6, r7}
    7470:	b09d      	sub	sp, #116	; 0x74
    7472:	0005      	movs	r5, r0
    7474:	000e      	movs	r6, r1
    7476:	0017      	movs	r7, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
    7478:	0008      	movs	r0, r1
    747a:	4bc6      	ldr	r3, [pc, #792]	; (7794 <adc_init+0x330>)
    747c:	4798      	blx	r3
    747e:	0004      	movs	r4, r0
    7480:	9000      	str	r0, [sp, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    7482:	602e      	str	r6, [r5, #0]
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    7484:	4ac4      	ldr	r2, [pc, #784]	; (7798 <adc_init+0x334>)
    7486:	69d1      	ldr	r1, [r2, #28]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_ADC);
#elif (SAML21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
    7488:	0080      	lsls	r0, r0, #2
    748a:	4bc4      	ldr	r3, [pc, #784]	; (779c <adc_init+0x338>)
    748c:	58c3      	ldr	r3, [r0, r3]
    748e:	430b      	orrs	r3, r1
    7490:	61d3      	str	r3, [r2, #28]
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    7492:	7833      	ldrb	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    7494:	2005      	movs	r0, #5
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    7496:	07db      	lsls	r3, r3, #31
    7498:	d500      	bpl.n	749c <adc_init+0x38>
    749a:	e235      	b.n	7908 <adc_init+0x4a4>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    749c:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    749e:	8c13      	ldrh	r3, [r2, #32]
    74a0:	b29b      	uxth	r3, r3
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	while (adc_is_syncing(module_inst)) {
    74a2:	2b00      	cmp	r3, #0
    74a4:	d1fb      	bne.n	749e <adc_init+0x3a>
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    74a6:	7833      	ldrb	r3, [r6, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    74a8:	201c      	movs	r0, #28

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    74aa:	079b      	lsls	r3, r3, #30
    74ac:	d500      	bpl.n	74b0 <adc_init+0x4c>
    74ae:	e22b      	b.n	7908 <adc_init+0x4a4>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    74b0:	787b      	ldrb	r3, [r7, #1]
    74b2:	712b      	strb	r3, [r5, #4]

	/* Make sure the voltage reference is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
    74b4:	2b00      	cmp	r3, #0
    74b6:	d104      	bne.n	74c2 <adc_init+0x5e>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
    74b8:	4ab9      	ldr	r2, [pc, #740]	; (77a0 <adc_init+0x33c>)
    74ba:	69d1      	ldr	r1, [r2, #28]
    74bc:	3304      	adds	r3, #4
    74be:	430b      	orrs	r3, r1
    74c0:	61d3      	str	r3, [r2, #28]
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    74c2:	682b      	ldr	r3, [r5, #0]
    74c4:	469a      	mov	sl, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    74c6:	783b      	ldrb	r3, [r7, #0]
    74c8:	aa02      	add	r2, sp, #8
    74ca:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    74cc:	4bb5      	ldr	r3, [pc, #724]	; (77a4 <adc_init+0x340>)
    74ce:	5d1e      	ldrb	r6, [r3, r4]
    74d0:	0011      	movs	r1, r2
    74d2:	0030      	movs	r0, r6
    74d4:	4bb4      	ldr	r3, [pc, #720]	; (77a8 <adc_init+0x344>)
    74d6:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    74d8:	0030      	movs	r0, r6
    74da:	4bb4      	ldr	r3, [pc, #720]	; (77ac <adc_init+0x348>)
    74dc:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
    74de:	793b      	ldrb	r3, [r7, #4]
    74e0:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    74e2:	ae04      	add	r6, sp, #16
    74e4:	4bb2      	ldr	r3, [pc, #712]	; (77b0 <adc_init+0x34c>)
    74e6:	469c      	mov	ip, r3
    74e8:	001a      	movs	r2, r3
    74ea:	3208      	adds	r2, #8
    74ec:	0031      	movs	r1, r6
    74ee:	ca49      	ldmia	r2!, {r0, r3, r6}
    74f0:	c149      	stmia	r1!, {r0, r3, r6}
    74f2:	ca49      	ldmia	r2!, {r0, r3, r6}
    74f4:	c149      	stmia	r1!, {r0, r3, r6}
    74f6:	ca49      	ldmia	r2!, {r0, r3, r6}
    74f8:	c149      	stmia	r1!, {r0, r3, r6}
    74fa:	ca49      	ldmia	r2!, {r0, r3, r6}
    74fc:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    74fe:	a910      	add	r1, sp, #64	; 0x40
    7500:	4663      	mov	r3, ip
    7502:	3338      	adds	r3, #56	; 0x38
    7504:	000a      	movs	r2, r1
    7506:	cb43      	ldmia	r3!, {r0, r1, r6}
    7508:	c243      	stmia	r2!, {r0, r1, r6}
    750a:	cb43      	ldmia	r3!, {r0, r1, r6}
    750c:	c243      	stmia	r2!, {r0, r1, r6}
    750e:	cb43      	ldmia	r3!, {r0, r1, r6}
    7510:	c243      	stmia	r2!, {r0, r1, r6}
    7512:	cb43      	ldmia	r3!, {r0, r1, r6}
    7514:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    7516:	9b00      	ldr	r3, [sp, #0]
    7518:	2b00      	cmp	r3, #0
    751a:	d003      	beq.n	7524 <adc_init+0xc0>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    751c:	a910      	add	r1, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    751e:	2b01      	cmp	r3, #1
    7520:	d003      	beq.n	752a <adc_init+0xc6>
    7522:	e001      	b.n	7528 <adc_init+0xc4>
	case 0:
		pinmapping = pinmapping0;
    7524:	a904      	add	r1, sp, #16
    7526:	e000      	b.n	752a <adc_init+0xc6>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    7528:	2100      	movs	r1, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    752a:	00a3      	lsls	r3, r4, #2
    752c:	4aa1      	ldr	r2, [pc, #644]	; (77b4 <adc_init+0x350>)
    752e:	589b      	ldr	r3, [r3, r2]
    7530:	4699      	mov	r9, r3
    7532:	4598      	cmp	r8, r3
    7534:	d80c      	bhi.n	7550 <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    7536:	4643      	mov	r3, r8
    7538:	0098      	lsls	r0, r3, #2
    753a:	5840      	ldr	r0, [r0, r1]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    753c:	a903      	add	r1, sp, #12
    753e:	2300      	movs	r3, #0
    7540:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    7542:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    7544:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    7546:	3301      	adds	r3, #1
    7548:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    754a:	b2c0      	uxtb	r0, r0
    754c:	4b9a      	ldr	r3, [pc, #616]	; (77b8 <adc_init+0x354>)
    754e:	4798      	blx	r3
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
	system_gclk_chan_enable(_adc_gclk_ids[index]);

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);
    7550:	88fb      	ldrh	r3, [r7, #6]
    7552:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    7554:	ae04      	add	r6, sp, #16
    7556:	4b96      	ldr	r3, [pc, #600]	; (77b0 <adc_init+0x34c>)
    7558:	469c      	mov	ip, r3
    755a:	001a      	movs	r2, r3
    755c:	3208      	adds	r2, #8
    755e:	0031      	movs	r1, r6
    7560:	ca49      	ldmia	r2!, {r0, r3, r6}
    7562:	c149      	stmia	r1!, {r0, r3, r6}
    7564:	ca49      	ldmia	r2!, {r0, r3, r6}
    7566:	c149      	stmia	r1!, {r0, r3, r6}
    7568:	ca49      	ldmia	r2!, {r0, r3, r6}
    756a:	c149      	stmia	r1!, {r0, r3, r6}
    756c:	ca49      	ldmia	r2!, {r0, r3, r6}
    756e:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    7570:	a910      	add	r1, sp, #64	; 0x40
    7572:	4663      	mov	r3, ip
    7574:	3338      	adds	r3, #56	; 0x38
    7576:	000a      	movs	r2, r1
    7578:	cb43      	ldmia	r3!, {r0, r1, r6}
    757a:	c243      	stmia	r2!, {r0, r1, r6}
    757c:	cb43      	ldmia	r3!, {r0, r1, r6}
    757e:	c243      	stmia	r2!, {r0, r1, r6}
    7580:	cb43      	ldmia	r3!, {r0, r1, r6}
    7582:	c243      	stmia	r2!, {r0, r1, r6}
    7584:	cb43      	ldmia	r3!, {r0, r1, r6}
    7586:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    7588:	9a00      	ldr	r2, [sp, #0]
    758a:	2a00      	cmp	r2, #0
    758c:	d003      	beq.n	7596 <adc_init+0x132>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    758e:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    7590:	2a01      	cmp	r2, #1
    7592:	d003      	beq.n	759c <adc_init+0x138>
    7594:	e001      	b.n	759a <adc_init+0x136>
	case 0:
		pinmapping = pinmapping0;
    7596:	ab04      	add	r3, sp, #16
    7598:	e000      	b.n	759c <adc_init+0x138>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    759a:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    759c:	45c8      	cmp	r8, r9
    759e:	d900      	bls.n	75a2 <adc_init+0x13e>
    75a0:	e1ac      	b.n	78fc <adc_init+0x498>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    75a2:	4642      	mov	r2, r8
    75a4:	0090      	lsls	r0, r2, #2
    75a6:	58c0      	ldr	r0, [r0, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    75a8:	a903      	add	r1, sp, #12
    75aa:	2300      	movs	r3, #0
    75ac:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    75ae:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    75b0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    75b2:	3301      	adds	r3, #1
    75b4:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    75b6:	b2c0      	uxtb	r0, r0
    75b8:	4b7f      	ldr	r3, [pc, #508]	; (77b8 <adc_init+0x354>)
    75ba:	4798      	blx	r3
    75bc:	e19e      	b.n	78fc <adc_init+0x498>
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    75be:	465b      	mov	r3, fp
    75c0:	4642      	mov	r2, r8
    75c2:	4093      	lsls	r3, r2
    75c4:	693a      	ldr	r2, [r7, #16]
    75c6:	421a      	tst	r2, r3
    75c8:	d030      	beq.n	762c <adc_init+0x1c8>
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    75ca:	a804      	add	r0, sp, #16
    75cc:	4b78      	ldr	r3, [pc, #480]	; (77b0 <adc_init+0x34c>)
    75ce:	3308      	adds	r3, #8
    75d0:	0002      	movs	r2, r0
    75d2:	cb43      	ldmia	r3!, {r0, r1, r6}
    75d4:	c243      	stmia	r2!, {r0, r1, r6}
    75d6:	cb43      	ldmia	r3!, {r0, r1, r6}
    75d8:	c243      	stmia	r2!, {r0, r1, r6}
    75da:	cb43      	ldmia	r3!, {r0, r1, r6}
    75dc:	c243      	stmia	r2!, {r0, r1, r6}
    75de:	cb43      	ldmia	r3!, {r0, r1, r6}
    75e0:	c243      	stmia	r2!, {r0, r1, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    75e2:	a810      	add	r0, sp, #64	; 0x40
    75e4:	4b72      	ldr	r3, [pc, #456]	; (77b0 <adc_init+0x34c>)
    75e6:	3338      	adds	r3, #56	; 0x38
    75e8:	0002      	movs	r2, r0
    75ea:	cb43      	ldmia	r3!, {r0, r1, r6}
    75ec:	c243      	stmia	r2!, {r0, r1, r6}
    75ee:	cb43      	ldmia	r3!, {r0, r1, r6}
    75f0:	c243      	stmia	r2!, {r0, r1, r6}
    75f2:	cb43      	ldmia	r3!, {r0, r1, r6}
    75f4:	c243      	stmia	r2!, {r0, r1, r6}
    75f6:	cb43      	ldmia	r3!, {r0, r1, r6}
    75f8:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    75fa:	9a00      	ldr	r2, [sp, #0]
    75fc:	2a00      	cmp	r2, #0
    75fe:	d003      	beq.n	7608 <adc_init+0x1a4>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    7600:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    7602:	2a01      	cmp	r2, #1
    7604:	d003      	beq.n	760e <adc_init+0x1aa>
    7606:	e001      	b.n	760c <adc_init+0x1a8>
	case 0:
		pinmapping = pinmapping0;
    7608:	ab04      	add	r3, sp, #16
    760a:	e000      	b.n	760e <adc_init+0x1aa>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    760c:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    760e:	9a01      	ldr	r2, [sp, #4]
    7610:	454a      	cmp	r2, r9
    7612:	d80b      	bhi.n	762c <adc_init+0x1c8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    7614:	0091      	lsls	r1, r2, #2
    7616:	58c8      	ldr	r0, [r1, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7618:	a903      	add	r1, sp, #12
    761a:	2300      	movs	r3, #0
    761c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    761e:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    7620:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    7622:	465b      	mov	r3, fp
    7624:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    7626:	b2c0      	uxtb	r0, r0
    7628:	4b63      	ldr	r3, [pc, #396]	; (77b8 <adc_init+0x354>)
    762a:	4798      	blx	r3
	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    762c:	4646      	mov	r6, r8
    762e:	3601      	adds	r6, #1
    7630:	b2f3      	uxtb	r3, r6
    7632:	4698      	mov	r8, r3
    7634:	9301      	str	r3, [sp, #4]
    7636:	454b      	cmp	r3, r9
    7638:	d9c1      	bls.n	75be <adc_init+0x15a>
			_adc_configure_ain_pin(index, i);
		}
	}

	/* Configure run in standby and on demand */
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    763a:	7b7b      	ldrb	r3, [r7, #13]
    763c:	019a      	lsls	r2, r3, #6
    763e:	7bbb      	ldrb	r3, [r7, #14]
    7640:	01db      	lsls	r3, r3, #7
    7642:	4313      	orrs	r3, r2
    7644:	b2db      	uxtb	r3, r3
    7646:	4652      	mov	r2, sl
    7648:	7013      	strb	r3, [r2, #0]
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;

	/* Configure reference */
	adc_module->REFCTRL.reg =
    764a:	7d3b      	ldrb	r3, [r7, #20]
    764c:	01db      	lsls	r3, r3, #7
    764e:	787a      	ldrb	r2, [r7, #1]
    7650:	4313      	orrs	r3, r2
    7652:	b2db      	uxtb	r3, r3
    7654:	4652      	mov	r2, sl
    7656:	7093      	strb	r3, [r2, #2]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
			| (config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    7658:	78fb      	ldrb	r3, [r7, #3]
    765a:	2b34      	cmp	r3, #52	; 0x34
    765c:	d900      	bls.n	7660 <adc_init+0x1fc>
    765e:	e14b      	b.n	78f8 <adc_init+0x494>
    7660:	009b      	lsls	r3, r3, #2
    7662:	4a56      	ldr	r2, [pc, #344]	; (77bc <adc_init+0x358>)
    7664:	58d3      	ldr	r3, [r2, r3]
    7666:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    7668:	2004      	movs	r0, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    766a:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    766c:	2202      	movs	r2, #2
    766e:	e01a      	b.n	76a6 <adc_init+0x242>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    7670:	7a7a      	ldrb	r2, [r7, #9]
		accumulate = config->accumulate_samples;
    7672:	7a38      	ldrb	r0, [r7, #8]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    7674:	2110      	movs	r1, #16
    7676:	e016      	b.n	76a6 <adc_init+0x242>
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    7678:	2006      	movs	r0, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    767a:	2110      	movs	r1, #16
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    767c:	2201      	movs	r2, #1
    767e:	e012      	b.n	76a6 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    7680:	2008      	movs	r0, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    7682:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    7684:	2200      	movs	r2, #0
    7686:	e00e      	b.n	76a6 <adc_init+0x242>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    7688:	2000      	movs	r0, #0
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    768a:	2130      	movs	r1, #48	; 0x30
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    768c:	2200      	movs	r2, #0
    768e:	e00a      	b.n	76a6 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    7690:	2000      	movs	r0, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    7692:	2120      	movs	r1, #32
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    7694:	2200      	movs	r2, #0
    7696:	e006      	b.n	76a6 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    7698:	2000      	movs	r0, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    769a:	2100      	movs	r1, #0
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    769c:	2200      	movs	r2, #0
    769e:	e002      	b.n	76a6 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    76a0:	2002      	movs	r0, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    76a2:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    76a4:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    76a6:	0112      	lsls	r2, r2, #4
    76a8:	2370      	movs	r3, #112	; 0x70
    76aa:	4013      	ands	r3, r2
    76ac:	4303      	orrs	r3, r0
    76ae:	4652      	mov	r2, sl
    76b0:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    76b2:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    76b4:	8c13      	ldrh	r3, [r2, #32]
    76b6:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    76b8:	2b00      	cmp	r3, #0
    76ba:	d1fb      	bne.n	76b4 <adc_init+0x250>
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    76bc:	7d7b      	ldrb	r3, [r7, #21]
		return STATUS_ERR_INVALID_ARG;
    76be:	2017      	movs	r0, #23
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    76c0:	2b3f      	cmp	r3, #63	; 0x3f
    76c2:	d900      	bls.n	76c6 <adc_init+0x262>
    76c4:	e120      	b.n	7908 <adc_init+0x4a4>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    76c6:	7bfa      	ldrb	r2, [r7, #15]
    76c8:	01d2      	lsls	r2, r2, #7
    76ca:	4313      	orrs	r3, r2
    76cc:	b2db      	uxtb	r3, r3
    76ce:	4652      	mov	r2, sl
    76d0:	7353      	strb	r3, [r2, #13]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    76d2:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    76d4:	8c13      	ldrh	r3, [r2, #32]
    76d6:	b29b      	uxth	r3, r3
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos)
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    76d8:	2b00      	cmp	r3, #0
    76da:	d1fb      	bne.n	76d4 <adc_init+0x270>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
    76dc:	78bb      	ldrb	r3, [r7, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    76de:	4652      	mov	r2, sl
    76e0:	7053      	strb	r3, [r2, #1]
			config->clock_prescaler;
	adc_module->CTRLC.reg =
			resolution |
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    76e2:	2324      	movs	r3, #36	; 0x24
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
	adc_module->CTRLC.reg =
    76e4:	5cfa      	ldrb	r2, [r7, r3]
    76e6:	00d2      	lsls	r2, r2, #3
    76e8:	7b3b      	ldrb	r3, [r7, #12]
    76ea:	009b      	lsls	r3, r3, #2
    76ec:	4313      	orrs	r3, r2
    76ee:	7afa      	ldrb	r2, [r7, #11]
    76f0:	431a      	orrs	r2, r3
    76f2:	7abb      	ldrb	r3, [r7, #10]
    76f4:	005b      	lsls	r3, r3, #1
    76f6:	4313      	orrs	r3, r2
    76f8:	430b      	orrs	r3, r1
    76fa:	4652      	mov	r2, sl
    76fc:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    76fe:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7700:	8c13      	ldrh	r3, [r2, #32]
    7702:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);

	while (adc_is_syncing(module_inst)) {
    7704:	2b00      	cmp	r3, #0
    7706:	d1fb      	bne.n	7700 <adc_init+0x29c>
		/* Wait for synchronization */
	}

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    7708:	8b3b      	ldrh	r3, [r7, #24]
    770a:	2b00      	cmp	r3, #0
    770c:	d100      	bne.n	7710 <adc_init+0x2ac>
    770e:	e091      	b.n	7834 <adc_init+0x3d0>
		switch (resolution) {
    7710:	2910      	cmp	r1, #16
    7712:	d075      	beq.n	7800 <adc_init+0x39c>
    7714:	d802      	bhi.n	771c <adc_init+0x2b8>
    7716:	2900      	cmp	r1, #0
    7718:	d054      	beq.n	77c4 <adc_init+0x360>
    771a:	e08b      	b.n	7834 <adc_init+0x3d0>
    771c:	2920      	cmp	r1, #32
    771e:	d01a      	beq.n	7756 <adc_init+0x2f2>
    7720:	2930      	cmp	r1, #48	; 0x30
    7722:	d000      	beq.n	7726 <adc_init+0x2c2>
    7724:	e086      	b.n	7834 <adc_init+0x3d0>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    7726:	7afa      	ldrb	r2, [r7, #11]
    7728:	2a00      	cmp	r2, #0
    772a:	d00a      	beq.n	7742 <adc_init+0x2de>
    772c:	69fa      	ldr	r2, [r7, #28]
    772e:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7730:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    7732:	2aff      	cmp	r2, #255	; 0xff
    7734:	d900      	bls.n	7738 <adc_init+0x2d4>
    7736:	e0e7      	b.n	7908 <adc_init+0x4a4>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    7738:	6a3a      	ldr	r2, [r7, #32]
    773a:	3280      	adds	r2, #128	; 0x80
    773c:	2aff      	cmp	r2, #255	; 0xff
    773e:	d900      	bls.n	7742 <adc_init+0x2de>
    7740:	e0e2      	b.n	7908 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7742:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    7744:	69fa      	ldr	r2, [r7, #28]
    7746:	2aff      	cmp	r2, #255	; 0xff
    7748:	dd00      	ble.n	774c <adc_init+0x2e8>
    774a:	e0dd      	b.n	7908 <adc_init+0x4a4>
    774c:	6a3a      	ldr	r2, [r7, #32]
    774e:	2aff      	cmp	r2, #255	; 0xff
    7750:	dd00      	ble.n	7754 <adc_init+0x2f0>
    7752:	e0d9      	b.n	7908 <adc_init+0x4a4>
    7754:	e06e      	b.n	7834 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    7756:	7afa      	ldrb	r2, [r7, #11]
    7758:	2a00      	cmp	r2, #0
    775a:	d00f      	beq.n	777c <adc_init+0x318>
    775c:	69fa      	ldr	r2, [r7, #28]
    775e:	2180      	movs	r1, #128	; 0x80
    7760:	0089      	lsls	r1, r1, #2
    7762:	468c      	mov	ip, r1
    7764:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7766:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    7768:	4915      	ldr	r1, [pc, #84]	; (77c0 <adc_init+0x35c>)
    776a:	428a      	cmp	r2, r1
    776c:	d900      	bls.n	7770 <adc_init+0x30c>
    776e:	e0cb      	b.n	7908 <adc_init+0x4a4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    7770:	6a3a      	ldr	r2, [r7, #32]
    7772:	4462      	add	r2, ip
    7774:	4912      	ldr	r1, [pc, #72]	; (77c0 <adc_init+0x35c>)
    7776:	428a      	cmp	r2, r1
    7778:	d900      	bls.n	777c <adc_init+0x318>
    777a:	e0c5      	b.n	7908 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    777c:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    777e:	4a10      	ldr	r2, [pc, #64]	; (77c0 <adc_init+0x35c>)
    7780:	69f9      	ldr	r1, [r7, #28]
    7782:	4291      	cmp	r1, r2
    7784:	dd00      	ble.n	7788 <adc_init+0x324>
    7786:	e0bf      	b.n	7908 <adc_init+0x4a4>
    7788:	6a39      	ldr	r1, [r7, #32]
    778a:	4291      	cmp	r1, r2
    778c:	dd00      	ble.n	7790 <adc_init+0x32c>
    778e:	e0bb      	b.n	7908 <adc_init+0x4a4>
    7790:	e050      	b.n	7834 <adc_init+0x3d0>
    7792:	46c0      	nop			; (mov r8, r8)
    7794:	000073f5 	.word	0x000073f5
    7798:	40000800 	.word	0x40000800
    779c:	00009c8c 	.word	0x00009c8c
    77a0:	40001800 	.word	0x40001800
    77a4:	00009c98 	.word	0x00009c98
    77a8:	0000918d 	.word	0x0000918d
    77ac:	0000911d 	.word	0x0000911d
    77b0:	00009c20 	.word	0x00009c20
    77b4:	00009c9c 	.word	0x00009c9c
    77b8:	00009289 	.word	0x00009289
    77bc:	00009b4c 	.word	0x00009b4c
    77c0:	000003ff 	.word	0x000003ff
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    77c4:	7afa      	ldrb	r2, [r7, #11]
    77c6:	2a00      	cmp	r2, #0
    77c8:	d00f      	beq.n	77ea <adc_init+0x386>
    77ca:	69fa      	ldr	r2, [r7, #28]
    77cc:	2180      	movs	r1, #128	; 0x80
    77ce:	0109      	lsls	r1, r1, #4
    77d0:	468c      	mov	ip, r1
    77d2:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    77d4:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    77d6:	4950      	ldr	r1, [pc, #320]	; (7918 <adc_init+0x4b4>)
    77d8:	428a      	cmp	r2, r1
    77da:	d900      	bls.n	77de <adc_init+0x37a>
    77dc:	e094      	b.n	7908 <adc_init+0x4a4>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    77de:	6a3a      	ldr	r2, [r7, #32]
    77e0:	4462      	add	r2, ip
    77e2:	494d      	ldr	r1, [pc, #308]	; (7918 <adc_init+0x4b4>)
    77e4:	428a      	cmp	r2, r1
    77e6:	d900      	bls.n	77ea <adc_init+0x386>
    77e8:	e08e      	b.n	7908 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    77ea:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    77ec:	4a4a      	ldr	r2, [pc, #296]	; (7918 <adc_init+0x4b4>)
    77ee:	69f9      	ldr	r1, [r7, #28]
    77f0:	4291      	cmp	r1, r2
    77f2:	dd00      	ble.n	77f6 <adc_init+0x392>
    77f4:	e088      	b.n	7908 <adc_init+0x4a4>
    77f6:	6a39      	ldr	r1, [r7, #32]
    77f8:	4291      	cmp	r1, r2
    77fa:	dd00      	ble.n	77fe <adc_init+0x39a>
    77fc:	e084      	b.n	7908 <adc_init+0x4a4>
    77fe:	e019      	b.n	7834 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    7800:	7afa      	ldrb	r2, [r7, #11]
    7802:	2a00      	cmp	r2, #0
    7804:	d00e      	beq.n	7824 <adc_init+0x3c0>
    7806:	69fa      	ldr	r2, [r7, #28]
    7808:	2180      	movs	r1, #128	; 0x80
    780a:	0209      	lsls	r1, r1, #8
    780c:	468c      	mov	ip, r1
    780e:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7810:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    7812:	4942      	ldr	r1, [pc, #264]	; (791c <adc_init+0x4b8>)
    7814:	428a      	cmp	r2, r1
    7816:	d900      	bls.n	781a <adc_init+0x3b6>
    7818:	e076      	b.n	7908 <adc_init+0x4a4>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    781a:	6a3a      	ldr	r2, [r7, #32]
    781c:	4462      	add	r2, ip
    781e:	493f      	ldr	r1, [pc, #252]	; (791c <adc_init+0x4b8>)
    7820:	428a      	cmp	r2, r1
    7822:	d871      	bhi.n	7908 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    7824:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    7826:	4a3d      	ldr	r2, [pc, #244]	; (791c <adc_init+0x4b8>)
    7828:	69f9      	ldr	r1, [r7, #28]
    782a:	4291      	cmp	r1, r2
    782c:	dc6c      	bgt.n	7908 <adc_init+0x4a4>
    782e:	6a39      	ldr	r1, [r7, #32]
    7830:	4291      	cmp	r1, r2
    7832:	dc69      	bgt.n	7908 <adc_init+0x4a4>
			break;
		}
	}

	/* Configure window mode */
	adc_module->CTRLC.reg |= config->window.window_mode;
    7834:	4652      	mov	r2, sl
    7836:	8952      	ldrh	r2, [r2, #10]
    7838:	4313      	orrs	r3, r2
    783a:	4652      	mov	r2, sl
    783c:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    783e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7840:	8c13      	ldrh	r3, [r2, #32]
    7842:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    7844:	2b00      	cmp	r3, #0
    7846:	d1fb      	bne.n	7840 <adc_init+0x3dc>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    7848:	8bbb      	ldrh	r3, [r7, #28]
    784a:	4652      	mov	r2, sl
    784c:	81d3      	strh	r3, [r2, #14]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    784e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7850:	8c13      	ldrh	r3, [r2, #32]
    7852:	b29b      	uxth	r3, r3
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    7854:	2b00      	cmp	r3, #0
    7856:	d1fb      	bne.n	7850 <adc_init+0x3ec>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    7858:	8c3b      	ldrh	r3, [r7, #32]
    785a:	4652      	mov	r2, sl
    785c:	8213      	strh	r3, [r2, #16]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    785e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7860:	8c13      	ldrh	r3, [r2, #32]
    7862:	b29b      	uxth	r3, r3
			ADC_WINUT_WINUT_Pos;

	while (adc_is_syncing(module_inst)) {
    7864:	2b00      	cmp	r3, #0
    7866:	d1fb      	bne.n	7860 <adc_init+0x3fc>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    7868:	793a      	ldrb	r2, [r7, #4]
    786a:	88fb      	ldrh	r3, [r7, #6]
    786c:	4313      	orrs	r3, r2
    786e:	4652      	mov	r2, sl
    7870:	8113      	strh	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7872:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7874:	8c13      	ldrh	r3, [r2, #32]
    7876:	b29b      	uxth	r3, r3
			config->negative_input |
			config->positive_input;

	while (adc_is_syncing(module_inst)) {
    7878:	2b00      	cmp	r3, #0
    787a:	d1fb      	bne.n	7874 <adc_init+0x410>
		/* Wait for synchronization */
	}

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    787c:	332a      	adds	r3, #42	; 0x2a
    787e:	5cfb      	ldrb	r3, [r7, r3]
    7880:	4652      	mov	r2, sl
    7882:	70d3      	strb	r3, [r2, #3]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    7884:	2307      	movs	r3, #7
    7886:	7113      	strb	r3, [r2, #4]
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    7888:	331d      	adds	r3, #29
    788a:	5cfb      	ldrb	r3, [r7, r3]
    788c:	2b00      	cmp	r3, #0
    788e:	d01b      	beq.n	78c8 <adc_init+0x464>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    7890:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    7892:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    7894:	4a20      	ldr	r2, [pc, #128]	; (7918 <adc_init+0x4b4>)
    7896:	4293      	cmp	r3, r2
    7898:	d836      	bhi.n	7908 <adc_init+0x4a4>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    789a:	4652      	mov	r2, sl
    789c:	8253      	strh	r3, [r2, #18]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    789e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    78a0:	8c13      	ldrh	r3, [r2, #32]
    78a2:	b29b      	uxth	r3, r3
					ADC_GAINCORR_GAINCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    78a4:	2b00      	cmp	r3, #0
    78a6:	d1fb      	bne.n	78a0 <adc_init+0x43c>
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    78a8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
    78aa:	2380      	movs	r3, #128	; 0x80
    78ac:	011b      	lsls	r3, r3, #4
    78ae:	18d3      	adds	r3, r2, r3
    78b0:	b29b      	uxth	r3, r3
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    78b2:	2017      	movs	r0, #23
		while (adc_is_syncing(module_inst)) {
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    78b4:	4918      	ldr	r1, [pc, #96]	; (7918 <adc_init+0x4b4>)
    78b6:	428b      	cmp	r3, r1
    78b8:	d826      	bhi.n	7908 <adc_init+0x4a4>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    78ba:	4653      	mov	r3, sl
    78bc:	829a      	strh	r2, [r3, #20]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    78be:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    78c0:	8c13      	ldrh	r3, [r2, #32]
    78c2:	b29b      	uxth	r3, r3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    78c4:	2b00      	cmp	r3, #0
    78c6:	d1fb      	bne.n	78c0 <adc_init+0x45c>
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIASREFBUF(
    78c8:	00a2      	lsls	r2, r4, #2
    78ca:	4b15      	ldr	r3, [pc, #84]	; (7920 <adc_init+0x4bc>)
    78cc:	58d3      	ldr	r3, [r2, r3]
    78ce:	4915      	ldr	r1, [pc, #84]	; (7924 <adc_init+0x4c0>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    78d0:	5d09      	ldrb	r1, [r1, r4]
    78d2:	681b      	ldr	r3, [r3, #0]
    78d4:	40cb      	lsrs	r3, r1
    78d6:	021b      	lsls	r3, r3, #8
    78d8:	21e0      	movs	r1, #224	; 0xe0
    78da:	00c9      	lsls	r1, r1, #3
    78dc:	4019      	ands	r1, r3
			ADC_CALIB_BIASREFBUF(
				(*(uint32_t *)_adc_biasrefbuf_addr[index] >> _adc_biasrefbuf_pos[index])
			) |
			ADC_CALIB_BIASCOMP(
    78de:	4b12      	ldr	r3, [pc, #72]	; (7928 <adc_init+0x4c4>)
    78e0:	58d3      	ldr	r3, [r2, r3]
    78e2:	4a12      	ldr	r2, [pc, #72]	; (792c <adc_init+0x4c8>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    78e4:	5d12      	ldrb	r2, [r2, r4]
    78e6:	681b      	ldr	r3, [r3, #0]
    78e8:	40d3      	lsrs	r3, r2
    78ea:	2207      	movs	r2, #7
    78ec:	4013      	ands	r3, r2
    78ee:	430b      	orrs	r3, r1
    78f0:	4652      	mov	r2, sl
    78f2:	8593      	strh	r3, [r2, #44]	; 0x2c
			) |
			ADC_CALIB_BIASCOMP(
				(*(uint32_t *)_adc_biascomp_addr[index] >> _adc_biascomp_pos[index])
			);

	return STATUS_OK;
    78f4:	2000      	movs	r0, #0
    78f6:	e007      	b.n	7908 <adc_init+0x4a4>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    78f8:	2017      	movs	r0, #23
    78fa:	e005      	b.n	7908 <adc_init+0x4a4>
    78fc:	2300      	movs	r3, #0
    78fe:	9301      	str	r3, [sp, #4]
    7900:	4698      	mov	r8, r3
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    7902:	3301      	adds	r3, #1
    7904:	469b      	mov	fp, r3
    7906:	e65a      	b.n	75be <adc_init+0x15a>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
    7908:	b01d      	add	sp, #116	; 0x74
    790a:	bc3c      	pop	{r2, r3, r4, r5}
    790c:	4690      	mov	r8, r2
    790e:	4699      	mov	r9, r3
    7910:	46a2      	mov	sl, r4
    7912:	46ab      	mov	fp, r5
    7914:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7916:	46c0      	nop			; (mov r8, r8)
    7918:	00000fff 	.word	0x00000fff
    791c:	0000ffff 	.word	0x0000ffff
    7920:	00009cac 	.word	0x00009cac
    7924:	00009c88 	.word	0x00009c88
    7928:	00009ca4 	.word	0x00009ca4
    792c:	00009c94 	.word	0x00009c94

00007930 <_can_enable_peripheral_clock>:
	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
}

static void _can_enable_peripheral_clock(struct can_module *const module_inst)
{
	if (module_inst->hw == CAN0) {
    7930:	6803      	ldr	r3, [r0, #0]
    7932:	4a0a      	ldr	r2, [pc, #40]	; (795c <_can_enable_peripheral_clock+0x2c>)
    7934:	4293      	cmp	r3, r2
    7936:	d106      	bne.n	7946 <_can_enable_peripheral_clock+0x16>
 * \param[in] ahb_mask  AHB clock mask to enable
 */
static inline void system_ahb_clock_set_mask(
		const uint32_t ahb_mask)
{
	MCLK->AHBMASK.reg |= ahb_mask;
    7938:	4a09      	ldr	r2, [pc, #36]	; (7960 <_can_enable_peripheral_clock+0x30>)
    793a:	6913      	ldr	r3, [r2, #16]
    793c:	2180      	movs	r1, #128	; 0x80
    793e:	0049      	lsls	r1, r1, #1
    7940:	430b      	orrs	r3, r1
    7942:	6113      	str	r3, [r2, #16]
    7944:	e008      	b.n	7958 <_can_enable_peripheral_clock+0x28>
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN0);
	} else if (module_inst->hw == CAN1) {
    7946:	4a07      	ldr	r2, [pc, #28]	; (7964 <_can_enable_peripheral_clock+0x34>)
    7948:	4293      	cmp	r3, r2
    794a:	d105      	bne.n	7958 <_can_enable_peripheral_clock+0x28>
    794c:	4a04      	ldr	r2, [pc, #16]	; (7960 <_can_enable_peripheral_clock+0x30>)
    794e:	6913      	ldr	r3, [r2, #16]
    7950:	2180      	movs	r1, #128	; 0x80
    7952:	0089      	lsls	r1, r1, #2
    7954:	430b      	orrs	r3, r1
    7956:	6113      	str	r3, [r2, #16]
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN1);
	}
}
    7958:	4770      	bx	lr
    795a:	46c0      	nop			; (mov r8, r8)
    795c:	42001c00 	.word	0x42001c00
    7960:	40000800 	.word	0x40000800
    7964:	42002000 	.word	0x42002000

00007968 <can_init>:

void can_init(struct can_module *const module_inst, Can *hw,
		struct can_config *config)
{
    7968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    796a:	000c      	movs	r4, r1
    796c:	0015      	movs	r5, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    796e:	6001      	str	r1, [r0, #0]

	/* Enable peripheral clock */
	_can_enable_peripheral_clock(module_inst);
    7970:	4ba6      	ldr	r3, [pc, #664]	; (7c0c <can_init+0x2a4>)
    7972:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    7974:	4ba6      	ldr	r3, [pc, #664]	; (7c10 <can_init+0x2a8>)
    7976:	2200      	movs	r2, #0
    7978:	701a      	strb	r2, [r3, #0]

	/* Configure GCLK channel */
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    797a:	782a      	ldrb	r2, [r5, #0]
    797c:	701a      	strb	r2, [r3, #0]

	if (hw == CAN0) {
    797e:	4ba5      	ldr	r3, [pc, #660]	; (7c14 <can_init+0x2ac>)
    7980:	429c      	cmp	r4, r3
    7982:	d13c      	bne.n	79fe <can_init+0x96>
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
    7984:	49a2      	ldr	r1, [pc, #648]	; (7c10 <can_init+0x2a8>)
    7986:	201a      	movs	r0, #26
    7988:	4ba3      	ldr	r3, [pc, #652]	; (7c18 <can_init+0x2b0>)
    798a:	4798      	blx	r3
		system_gclk_chan_enable(CAN0_GCLK_ID);
    798c:	201a      	movs	r0, #26
    798e:	4ba3      	ldr	r3, [pc, #652]	; (7c1c <can_init+0x2b4>)
    7990:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    7992:	4ba0      	ldr	r3, [pc, #640]	; (7c14 <can_init+0x2ac>)
    7994:	6999      	ldr	r1, [r3, #24]
    7996:	2202      	movs	r2, #2
    7998:	430a      	orrs	r2, r1
    799a:	619a      	str	r2, [r3, #24]
static struct can_extended_message_filter_element can1_rx_extended_filter[CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM];

static void _can_message_memory_init(Can *hw)
{
	if (hw == CAN0) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can0_rx_standard_filter) |
    799c:	4aa0      	ldr	r2, [pc, #640]	; (7c20 <can_init+0x2b8>)
    799e:	0412      	lsls	r2, r2, #16
    79a0:	0c12      	lsrs	r2, r2, #16
    79a2:	2780      	movs	r7, #128	; 0x80
    79a4:	03bf      	lsls	r7, r7, #14
    79a6:	433a      	orrs	r2, r7
    79a8:	2184      	movs	r1, #132	; 0x84
    79aa:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN0_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can0_rx_extended_filter) |
    79ac:	489d      	ldr	r0, [pc, #628]	; (7c24 <can_init+0x2bc>)
    79ae:	0400      	lsls	r0, r0, #16
    79b0:	0c00      	lsrs	r0, r0, #16
    79b2:	2680      	movs	r6, #128	; 0x80
    79b4:	0376      	lsls	r6, r6, #13
    79b6:	4330      	orrs	r0, r6
    79b8:	2288      	movs	r2, #136	; 0x88
    79ba:	5098      	str	r0, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN0_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
    79bc:	499a      	ldr	r1, [pc, #616]	; (7c28 <can_init+0x2c0>)
    79be:	0409      	lsls	r1, r1, #16
    79c0:	0c09      	lsrs	r1, r1, #16
    79c2:	4339      	orrs	r1, r7
    79c4:	3218      	adds	r2, #24
    79c6:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
    79c8:	4a98      	ldr	r2, [pc, #608]	; (7c2c <can_init+0x2c4>)
    79ca:	0412      	lsls	r2, r2, #16
    79cc:	0c12      	lsrs	r2, r2, #16
    79ce:	4332      	orrs	r2, r6
    79d0:	21b0      	movs	r1, #176	; 0xb0
    79d2:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
    79d4:	4a96      	ldr	r2, [pc, #600]	; (7c30 <can_init+0x2c8>)
    79d6:	0412      	lsls	r2, r2, #16
    79d8:	0c12      	lsrs	r2, r2, #16
    79da:	3904      	subs	r1, #4
    79dc:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
    79de:	4a95      	ldr	r2, [pc, #596]	; (7c34 <can_init+0x2cc>)
    79e0:	0412      	lsls	r2, r2, #16
    79e2:	0c12      	lsrs	r2, r2, #16
    79e4:	4994      	ldr	r1, [pc, #592]	; (7c38 <can_init+0x2d0>)
    79e6:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
    79e8:	21c0      	movs	r1, #192	; 0xc0
    79ea:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
    79ec:	4a93      	ldr	r2, [pc, #588]	; (7c3c <can_init+0x2d4>)
    79ee:	0412      	lsls	r2, r2, #16
    79f0:	0c12      	lsrs	r2, r2, #16
    79f2:	2180      	movs	r1, #128	; 0x80
    79f4:	0309      	lsls	r1, r1, #12
    79f6:	430a      	orrs	r2, r1
    79f8:	21f0      	movs	r1, #240	; 0xf0
    79fa:	505a      	str	r2, [r3, r1]
    79fc:	e03f      	b.n	7a7e <can_init+0x116>
	gclk_chan_conf.source_generator = config->clock_source;

	if (hw == CAN0) {
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
		system_gclk_chan_enable(CAN0_GCLK_ID);
	} else if (hw == CAN1) {
    79fe:	4b90      	ldr	r3, [pc, #576]	; (7c40 <can_init+0x2d8>)
    7a00:	429c      	cmp	r4, r3
    7a02:	d000      	beq.n	7a06 <can_init+0x9e>
    7a04:	e0fc      	b.n	7c00 <can_init+0x298>
		system_gclk_chan_set_config(CAN1_GCLK_ID, &gclk_chan_conf);
    7a06:	4982      	ldr	r1, [pc, #520]	; (7c10 <can_init+0x2a8>)
    7a08:	201b      	movs	r0, #27
    7a0a:	4b83      	ldr	r3, [pc, #524]	; (7c18 <can_init+0x2b0>)
    7a0c:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
    7a0e:	201b      	movs	r0, #27
    7a10:	4b82      	ldr	r3, [pc, #520]	; (7c1c <can_init+0x2b4>)
    7a12:	4798      	blx	r3
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    7a14:	4b8a      	ldr	r3, [pc, #552]	; (7c40 <can_init+0x2d8>)
    7a16:	6999      	ldr	r1, [r3, #24]
    7a18:	2202      	movs	r2, #2
    7a1a:	430a      	orrs	r2, r1
    7a1c:	619a      	str	r2, [r3, #24]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
				CAN_TXEFC_EFS(CONF_CAN0_TX_EVENT_FIFO);
	} else if (hw == CAN1) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can1_rx_standard_filter) |
    7a1e:	4a89      	ldr	r2, [pc, #548]	; (7c44 <can_init+0x2dc>)
    7a20:	0412      	lsls	r2, r2, #16
    7a22:	0c12      	lsrs	r2, r2, #16
    7a24:	2180      	movs	r1, #128	; 0x80
    7a26:	0389      	lsls	r1, r1, #14
    7a28:	430a      	orrs	r2, r1
    7a2a:	2184      	movs	r1, #132	; 0x84
    7a2c:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN1_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can1_rx_extended_filter) |
    7a2e:	4986      	ldr	r1, [pc, #536]	; (7c48 <can_init+0x2e0>)
    7a30:	0409      	lsls	r1, r1, #16
    7a32:	0c09      	lsrs	r1, r1, #16
    7a34:	2080      	movs	r0, #128	; 0x80
    7a36:	0340      	lsls	r0, r0, #13
    7a38:	4301      	orrs	r1, r0
    7a3a:	2288      	movs	r2, #136	; 0x88
    7a3c:	5099      	str	r1, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
    7a3e:	4983      	ldr	r1, [pc, #524]	; (7c4c <can_init+0x2e4>)
    7a40:	0409      	lsls	r1, r1, #16
    7a42:	0c09      	lsrs	r1, r1, #16
    7a44:	4301      	orrs	r1, r0
    7a46:	3218      	adds	r2, #24
    7a48:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
    7a4a:	4a81      	ldr	r2, [pc, #516]	; (7c50 <can_init+0x2e8>)
    7a4c:	0412      	lsls	r2, r2, #16
    7a4e:	0c12      	lsrs	r2, r2, #16
    7a50:	4302      	orrs	r2, r0
    7a52:	21b0      	movs	r1, #176	; 0xb0
    7a54:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
    7a56:	4a7f      	ldr	r2, [pc, #508]	; (7c54 <can_init+0x2ec>)
    7a58:	0412      	lsls	r2, r2, #16
    7a5a:	0c12      	lsrs	r2, r2, #16
    7a5c:	3904      	subs	r1, #4
    7a5e:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
    7a60:	4a7d      	ldr	r2, [pc, #500]	; (7c58 <can_init+0x2f0>)
    7a62:	0412      	lsls	r2, r2, #16
    7a64:	0c12      	lsrs	r2, r2, #16
    7a66:	4974      	ldr	r1, [pc, #464]	; (7c38 <can_init+0x2d0>)
    7a68:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
    7a6a:	21c0      	movs	r1, #192	; 0xc0
    7a6c:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN1_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo) |
    7a6e:	4a7b      	ldr	r2, [pc, #492]	; (7c5c <can_init+0x2f4>)
    7a70:	0412      	lsls	r2, r2, #16
    7a72:	0c12      	lsrs	r2, r2, #16
    7a74:	2180      	movs	r1, #128	; 0x80
    7a76:	0309      	lsls	r1, r1, #12
    7a78:	430a      	orrs	r2, r1
    7a7a:	21f0      	movs	r1, #240	; 0xf0
    7a7c:	505a      	str	r2, [r3, r1]
	 * The corresponding setting value in register is 0/1//2/3/4/5/6/7.
	 * To simplify the calculation, seperate to two group 8/12/16/20/24 which
	 * increased with 4 and 32/48/64 which increased with 16.
	 */
	if (CONF_CAN_ELEMENT_DATA_SIZE <= 24) {
		hw->RXESC.reg = CAN_RXESC_RBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
    7a7e:	2300      	movs	r3, #0
    7a80:	22bc      	movs	r2, #188	; 0xbc
    7a82:	50a3      	str	r3, [r4, r2]
				CAN_RXESC_F0DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
				CAN_RXESC_F1DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
		hw->TXESC.reg = CAN_TXESC_TBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
    7a84:	320c      	adds	r2, #12
    7a86:	50a3      	str	r3, [r4, r2]
}

static void _can_set_configuration(Can *hw, struct can_config *config)
{
	/* Timing setting. */
	hw->NBTP.reg = CAN_NBTP_NBRP(CONF_CAN_NBTP_NBRP_VALUE) |
    7a88:	4b75      	ldr	r3, [pc, #468]	; (7c60 <can_init+0x2f8>)
    7a8a:	61e3      	str	r3, [r4, #28]
			CAN_NBTP_NSJW(CONF_CAN_NBTP_NSJW_VALUE) |
			CAN_NBTP_NTSEG1(CONF_CAN_NBTP_NTSEG1_VALUE) |
			CAN_NBTP_NTSEG2(CONF_CAN_NBTP_NTSEG2_VALUE);
	hw->DBTP.reg = CAN_DBTP_DBRP(CONF_CAN_DBTP_DBRP_VALUE) |
    7a8c:	4b75      	ldr	r3, [pc, #468]	; (7c64 <can_init+0x2fc>)
    7a8e:	60e3      	str	r3, [r4, #12]
			CAN_DBTP_DSJW(CONF_CAN_DBTP_DSJW_VALUE) |
			CAN_DBTP_DTSEG1(CONF_CAN_DBTP_DTSEG1_VALUE) |
			CAN_DBTP_DTSEG2(CONF_CAN_DBTP_DTSEG2_VALUE);

	if (config->tdc_enable) {
    7a90:	7bab      	ldrb	r3, [r5, #14]
    7a92:	2b00      	cmp	r3, #0
    7a94:	d004      	beq.n	7aa0 <can_init+0x138>
		hw->DBTP.reg |= CAN_DBTP_TDC;
    7a96:	68e3      	ldr	r3, [r4, #12]
    7a98:	2280      	movs	r2, #128	; 0x80
    7a9a:	0412      	lsls	r2, r2, #16
    7a9c:	4313      	orrs	r3, r2
    7a9e:	60e3      	str	r3, [r4, #12]
	}
	
	if (config->run_in_standby) {
    7aa0:	786b      	ldrb	r3, [r5, #1]
    7aa2:	2b00      	cmp	r3, #0
    7aa4:	d003      	beq.n	7aae <can_init+0x146>
		hw->MRCFG.reg |= 0x01<<6;
    7aa6:	68a2      	ldr	r2, [r4, #8]
    7aa8:	2340      	movs	r3, #64	; 0x40
    7aaa:	4313      	orrs	r3, r2
    7aac:	60a3      	str	r3, [r4, #8]
	}

	hw->RWD.reg |= CAN_RWD_WDC(config->watchdog_configuration);
    7aae:	6963      	ldr	r3, [r4, #20]
    7ab0:	78aa      	ldrb	r2, [r5, #2]
    7ab2:	4313      	orrs	r3, r2
    7ab4:	6163      	str	r3, [r4, #20]

	if (config->transmit_pause) {
    7ab6:	78eb      	ldrb	r3, [r5, #3]
    7ab8:	2b00      	cmp	r3, #0
    7aba:	d004      	beq.n	7ac6 <can_init+0x15e>
		hw->CCCR.reg |= CAN_CCCR_TXP;
    7abc:	69a3      	ldr	r3, [r4, #24]
    7abe:	2280      	movs	r2, #128	; 0x80
    7ac0:	01d2      	lsls	r2, r2, #7
    7ac2:	4313      	orrs	r3, r2
    7ac4:	61a3      	str	r3, [r4, #24]
	}

	if (config->edge_filtering) {
    7ac6:	792b      	ldrb	r3, [r5, #4]
    7ac8:	2b00      	cmp	r3, #0
    7aca:	d004      	beq.n	7ad6 <can_init+0x16e>
		hw->CCCR.reg |= CAN_CCCR_EFBI;
    7acc:	69a3      	ldr	r3, [r4, #24]
    7ace:	2280      	movs	r2, #128	; 0x80
    7ad0:	0192      	lsls	r2, r2, #6
    7ad2:	4313      	orrs	r3, r2
    7ad4:	61a3      	str	r3, [r4, #24]
	}

	if (config->protocol_exception_handling) {
    7ad6:	796b      	ldrb	r3, [r5, #5]
    7ad8:	2b00      	cmp	r3, #0
    7ada:	d004      	beq.n	7ae6 <can_init+0x17e>
		hw->CCCR.reg |= CAN_CCCR_PXHD;
    7adc:	69a3      	ldr	r3, [r4, #24]
    7ade:	2280      	movs	r2, #128	; 0x80
    7ae0:	0152      	lsls	r2, r2, #5
    7ae2:	4313      	orrs	r3, r2
    7ae4:	61a3      	str	r3, [r4, #24]
	}

	if (!config->automatic_retransmission) {
    7ae6:	79ab      	ldrb	r3, [r5, #6]
    7ae8:	2b00      	cmp	r3, #0
    7aea:	d103      	bne.n	7af4 <can_init+0x18c>
		hw->CCCR.reg |= CAN_CCCR_DAR;
    7aec:	69a2      	ldr	r2, [r4, #24]
    7aee:	3340      	adds	r3, #64	; 0x40
    7af0:	4313      	orrs	r3, r2
    7af2:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_request) {
    7af4:	79eb      	ldrb	r3, [r5, #7]
    7af6:	2b00      	cmp	r3, #0
    7af8:	d003      	beq.n	7b02 <can_init+0x19a>
		hw->CCCR.reg |= CAN_CCCR_CSR;
    7afa:	69a2      	ldr	r2, [r4, #24]
    7afc:	2310      	movs	r3, #16
    7afe:	4313      	orrs	r3, r2
    7b00:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_acknowledge) {
    7b02:	7a2b      	ldrb	r3, [r5, #8]
    7b04:	2b00      	cmp	r3, #0
    7b06:	d003      	beq.n	7b10 <can_init+0x1a8>
		hw->CCCR.reg |= CAN_CCCR_CSA;
    7b08:	69a2      	ldr	r2, [r4, #24]
    7b0a:	2308      	movs	r3, #8
    7b0c:	4313      	orrs	r3, r2
    7b0e:	61a3      	str	r3, [r4, #24]
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
    7b10:	7a6b      	ldrb	r3, [r5, #9]
    7b12:	041b      	lsls	r3, r3, #16
    7b14:	22f0      	movs	r2, #240	; 0xf0
    7b16:	0312      	lsls	r2, r2, #12
    7b18:	4013      	ands	r3, r2
    7b1a:	2201      	movs	r2, #1
    7b1c:	4313      	orrs	r3, r2
    7b1e:	6223      	str	r3, [r4, #32]
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
			config->timeout_mode | config->timeout_enable;
    7b20:	7b2a      	ldrb	r2, [r5, #12]
    7b22:	7b6b      	ldrb	r3, [r5, #13]
    7b24:	4313      	orrs	r3, r2
    7b26:	896a      	ldrh	r2, [r5, #10]
    7b28:	0412      	lsls	r2, r2, #16
    7b2a:	4313      	orrs	r3, r2
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
    7b2c:	62a3      	str	r3, [r4, #40]	; 0x28
			config->timeout_mode | config->timeout_enable;

	hw->TDCR.reg = CAN_TDCR_TDCO(config->delay_compensation_offset) |
    7b2e:	7beb      	ldrb	r3, [r5, #15]
    7b30:	021b      	lsls	r3, r3, #8
    7b32:	22fe      	movs	r2, #254	; 0xfe
    7b34:	01d2      	lsls	r2, r2, #7
    7b36:	4013      	ands	r3, r2
    7b38:	0019      	movs	r1, r3
    7b3a:	7c2a      	ldrb	r2, [r5, #16]
    7b3c:	237f      	movs	r3, #127	; 0x7f
    7b3e:	401a      	ands	r2, r3
    7b40:	000b      	movs	r3, r1
    7b42:	4313      	orrs	r3, r2
    7b44:	64a3      	str	r3, [r4, #72]	; 0x48
			CAN_TDCR_TDCF(config->delay_compensation_filter_window_length);

	hw->GFC.reg = CAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
    7b46:	7c6b      	ldrb	r3, [r5, #17]
    7b48:	011b      	lsls	r3, r3, #4
    7b4a:	2130      	movs	r1, #48	; 0x30
    7b4c:	4019      	ands	r1, r3
    7b4e:	7caa      	ldrb	r2, [r5, #18]
    7b50:	0092      	lsls	r2, r2, #2
    7b52:	230c      	movs	r3, #12
    7b54:	4013      	ands	r3, r2
    7b56:	430b      	orrs	r3, r1
    7b58:	2280      	movs	r2, #128	; 0x80
    7b5a:	50a3      	str	r3, [r4, r2]
			CAN_GFC_ANFE(config->nonmatching_frames_action_extended);
	if (config->remote_frames_standard_reject) {
    7b5c:	7ceb      	ldrb	r3, [r5, #19]
    7b5e:	2b00      	cmp	r3, #0
    7b60:	d003      	beq.n	7b6a <can_init+0x202>
		hw->GFC.reg |= CAN_GFC_RRFS;
    7b62:	58a1      	ldr	r1, [r4, r2]
    7b64:	2302      	movs	r3, #2
    7b66:	430b      	orrs	r3, r1
    7b68:	50a3      	str	r3, [r4, r2]
	}
	if (config->remote_frames_extended_reject) {
    7b6a:	7d2b      	ldrb	r3, [r5, #20]
    7b6c:	2b00      	cmp	r3, #0
    7b6e:	d004      	beq.n	7b7a <can_init+0x212>
		hw->GFC.reg |= CAN_GFC_RRFE;
    7b70:	2280      	movs	r2, #128	; 0x80
    7b72:	58a1      	ldr	r1, [r4, r2]
    7b74:	2301      	movs	r3, #1
    7b76:	430b      	orrs	r3, r1
    7b78:	50a3      	str	r3, [r4, r2]
	}

	hw->XIDAM.reg = config->extended_id_mask;
    7b7a:	2390      	movs	r3, #144	; 0x90
    7b7c:	69aa      	ldr	r2, [r5, #24]
    7b7e:	50e2      	str	r2, [r4, r3]

	if (config->rx_fifo_0_overwrite) {
    7b80:	7f2b      	ldrb	r3, [r5, #28]
    7b82:	2b00      	cmp	r3, #0
    7b84:	d005      	beq.n	7b92 <can_init+0x22a>
		hw->RXF0C.reg |= CAN_RXF0C_F0OM;
    7b86:	22a0      	movs	r2, #160	; 0xa0
    7b88:	58a3      	ldr	r3, [r4, r2]
    7b8a:	2180      	movs	r1, #128	; 0x80
    7b8c:	0609      	lsls	r1, r1, #24
    7b8e:	430b      	orrs	r3, r1
    7b90:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF0C.reg |= CAN_RXF0C_F0WM(config->rx_fifo_0_watermark);
    7b92:	20a0      	movs	r0, #160	; 0xa0
    7b94:	5822      	ldr	r2, [r4, r0]
    7b96:	7f6b      	ldrb	r3, [r5, #29]
    7b98:	061b      	lsls	r3, r3, #24
    7b9a:	21fe      	movs	r1, #254	; 0xfe
    7b9c:	05c9      	lsls	r1, r1, #23
    7b9e:	400b      	ands	r3, r1
    7ba0:	4313      	orrs	r3, r2
    7ba2:	5023      	str	r3, [r4, r0]

	if (config->rx_fifo_1_overwrite) {
    7ba4:	7fab      	ldrb	r3, [r5, #30]
    7ba6:	2b00      	cmp	r3, #0
    7ba8:	d005      	beq.n	7bb6 <can_init+0x24e>
		hw->RXF1C.reg |= CAN_RXF1C_F1OM;
    7baa:	22b0      	movs	r2, #176	; 0xb0
    7bac:	58a3      	ldr	r3, [r4, r2]
    7bae:	2180      	movs	r1, #128	; 0x80
    7bb0:	0609      	lsls	r1, r1, #24
    7bb2:	430b      	orrs	r3, r1
    7bb4:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF1C.reg |= CAN_RXF1C_F1WM(config->rx_fifo_1_watermark);
    7bb6:	20b0      	movs	r0, #176	; 0xb0
    7bb8:	5822      	ldr	r2, [r4, r0]
    7bba:	7feb      	ldrb	r3, [r5, #31]
    7bbc:	061b      	lsls	r3, r3, #24
    7bbe:	21fe      	movs	r1, #254	; 0xfe
    7bc0:	05c9      	lsls	r1, r1, #23
    7bc2:	400b      	ands	r3, r1
    7bc4:	4313      	orrs	r3, r2
    7bc6:	5023      	str	r3, [r4, r0]

	if (config->tx_queue_mode) {
    7bc8:	2320      	movs	r3, #32
    7bca:	5ceb      	ldrb	r3, [r5, r3]
    7bcc:	2b00      	cmp	r3, #0
    7bce:	d005      	beq.n	7bdc <can_init+0x274>
		hw->TXBC.reg |= CAN_TXBC_TFQM;
    7bd0:	22c0      	movs	r2, #192	; 0xc0
    7bd2:	58a3      	ldr	r3, [r4, r2]
    7bd4:	2180      	movs	r1, #128	; 0x80
    7bd6:	05c9      	lsls	r1, r1, #23
    7bd8:	430b      	orrs	r3, r1
    7bda:	50a3      	str	r3, [r4, r2]
	}

	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
    7bdc:	20f0      	movs	r0, #240	; 0xf0
    7bde:	5822      	ldr	r2, [r4, r0]
    7be0:	2321      	movs	r3, #33	; 0x21
    7be2:	5ceb      	ldrb	r3, [r5, r3]
    7be4:	061b      	lsls	r3, r3, #24
    7be6:	21fc      	movs	r1, #252	; 0xfc
    7be8:	0589      	lsls	r1, r1, #22
    7bea:	400b      	ands	r3, r1
    7bec:	4313      	orrs	r3, r2
    7bee:	5023      	str	r3, [r4, r0]

	/* Set the configuration. */
	_can_set_configuration(hw, config);

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
    7bf0:	2303      	movs	r3, #3
    7bf2:	65e3      	str	r3, [r4, #92]	; 0x5c
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
    7bf4:	3b04      	subs	r3, #4
    7bf6:	22e0      	movs	r2, #224	; 0xe0
    7bf8:	50a3      	str	r3, [r4, r2]
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
    7bfa:	3204      	adds	r2, #4
    7bfc:	50a3      	str	r3, [r4, r2]
}
    7bfe:	e004      	b.n	7c0a <can_init+0x2a2>
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    7c00:	69a2      	ldr	r2, [r4, #24]
    7c02:	2302      	movs	r3, #2
    7c04:	4313      	orrs	r3, r2
    7c06:	61a3      	str	r3, [r4, #24]
    7c08:	e739      	b.n	7a7e <can_init+0x116>

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
}
    7c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7c0c:	00007931 	.word	0x00007931
    7c10:	20000d44 	.word	0x20000d44
    7c14:	42001c00 	.word	0x42001c00
    7c18:	0000918d 	.word	0x0000918d
    7c1c:	0000911d 	.word	0x0000911d
    7c20:	2000066c 	.word	0x2000066c
    7c24:	2000056c 	.word	0x2000056c
    7c28:	20000a6c 	.word	0x20000a6c
    7c2c:	200001ec 	.word	0x200001ec
    7c30:	200008ec 	.word	0x200008ec
    7c34:	2000076c 	.word	0x2000076c
    7c38:	04040000 	.word	0x04040000
    7c3c:	20000a2c 	.word	0x20000a2c
    7c40:	42002000 	.word	0x42002000
    7c44:	200005ec 	.word	0x200005ec
    7c48:	200004ec 	.word	0x200004ec
    7c4c:	200002ec 	.word	0x200002ec
    7c50:	200003ec 	.word	0x200003ec
    7c54:	200007ec 	.word	0x200007ec
    7c58:	200006ec 	.word	0x200006ec
    7c5c:	200009ec 	.word	0x200009ec
    7c60:	06030a03 	.word	0x06030a03
    7c64:	00030a33 	.word	0x00030a33

00007c68 <can_start>:
			CAN_DBTP_DTSEG2(can_fd_dbtp_dtseg2_value);
}

void can_start(struct can_module *const module_inst)
{
	module_inst->hw->CCCR.reg &= ~CAN_CCCR_INIT;
    7c68:	6802      	ldr	r2, [r0, #0]
    7c6a:	6993      	ldr	r3, [r2, #24]
    7c6c:	2101      	movs	r1, #1
    7c6e:	438b      	bics	r3, r1
    7c70:	6193      	str	r3, [r2, #24]
	/* Wait for the sync. */
	while (module_inst->hw->CCCR.reg & CAN_CCCR_INIT);
    7c72:	6801      	ldr	r1, [r0, #0]
    7c74:	2201      	movs	r2, #1
    7c76:	698b      	ldr	r3, [r1, #24]
    7c78:	421a      	tst	r2, r3
    7c7a:	d1fc      	bne.n	7c76 <can_start+0xe>
}
    7c7c:	4770      	bx	lr
    7c7e:	46c0      	nop			; (mov r8, r8)

00007c80 <can_set_rx_standard_filter>:
}

enum status_code can_set_rx_standard_filter(
		struct can_module *const module_inst,
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
    7c80:	b510      	push	{r4, lr}
	if (module_inst->hw == CAN0) {
    7c82:	6803      	ldr	r3, [r0, #0]
    7c84:	4809      	ldr	r0, [pc, #36]	; (7cac <can_set_rx_standard_filter+0x2c>)
    7c86:	4283      	cmp	r3, r0
    7c88:	d105      	bne.n	7c96 <can_set_rx_standard_filter+0x16>
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    7c8a:	6809      	ldr	r1, [r1, #0]
    7c8c:	0092      	lsls	r2, r2, #2
    7c8e:	4b08      	ldr	r3, [pc, #32]	; (7cb0 <can_set_rx_standard_filter+0x30>)
    7c90:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    7c92:	2000      	movs	r0, #0
    7c94:	e008      	b.n	7ca8 <can_set_rx_standard_filter+0x28>
	} else if (module_inst->hw == CAN1) {
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    7c96:	2017      	movs	r0, #23
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    7c98:	4c06      	ldr	r4, [pc, #24]	; (7cb4 <can_set_rx_standard_filter+0x34>)
    7c9a:	42a3      	cmp	r3, r4
    7c9c:	d104      	bne.n	7ca8 <can_set_rx_standard_filter+0x28>
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    7c9e:	6809      	ldr	r1, [r1, #0]
    7ca0:	0092      	lsls	r2, r2, #2
    7ca2:	4b05      	ldr	r3, [pc, #20]	; (7cb8 <can_set_rx_standard_filter+0x38>)
    7ca4:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    7ca6:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    7ca8:	bd10      	pop	{r4, pc}
    7caa:	46c0      	nop			; (mov r8, r8)
    7cac:	42001c00 	.word	0x42001c00
    7cb0:	2000066c 	.word	0x2000066c
    7cb4:	42002000 	.word	0x42002000
    7cb8:	200005ec 	.word	0x200005ec

00007cbc <can_get_rx_fifo_0_element>:
}

enum status_code can_get_rx_fifo_0_element(
		struct can_module *const module_inst,
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
    7cbc:	b570      	push	{r4, r5, r6, lr}
    7cbe:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    7cc0:	6803      	ldr	r3, [r0, #0]
    7cc2:	4c0c      	ldr	r4, [pc, #48]	; (7cf4 <can_get_rx_fifo_0_element+0x38>)
    7cc4:	42a3      	cmp	r3, r4
    7cc6:	d108      	bne.n	7cda <can_get_rx_fifo_0_element+0x1e>
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    7cc8:	0112      	lsls	r2, r2, #4
    7cca:	490b      	ldr	r1, [pc, #44]	; (7cf8 <can_get_rx_fifo_0_element+0x3c>)
    7ccc:	1889      	adds	r1, r1, r2
    7cce:	2210      	movs	r2, #16
    7cd0:	0028      	movs	r0, r5
    7cd2:	4b0a      	ldr	r3, [pc, #40]	; (7cfc <can_get_rx_fifo_0_element+0x40>)
    7cd4:	4798      	blx	r3
		return STATUS_OK;
    7cd6:	2000      	movs	r0, #0
    7cd8:	e00b      	b.n	7cf2 <can_get_rx_fifo_0_element+0x36>
	} else if (module_inst->hw == CAN1) {
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    7cda:	2017      	movs	r0, #23
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    7cdc:	4c08      	ldr	r4, [pc, #32]	; (7d00 <can_get_rx_fifo_0_element+0x44>)
    7cde:	42a3      	cmp	r3, r4
    7ce0:	d107      	bne.n	7cf2 <can_get_rx_fifo_0_element+0x36>
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    7ce2:	0112      	lsls	r2, r2, #4
    7ce4:	4907      	ldr	r1, [pc, #28]	; (7d04 <can_get_rx_fifo_0_element+0x48>)
    7ce6:	1889      	adds	r1, r1, r2
    7ce8:	2210      	movs	r2, #16
    7cea:	0028      	movs	r0, r5
    7cec:	4b03      	ldr	r3, [pc, #12]	; (7cfc <can_get_rx_fifo_0_element+0x40>)
    7cee:	4798      	blx	r3
		return STATUS_OK;
    7cf0:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    7cf2:	bd70      	pop	{r4, r5, r6, pc}
    7cf4:	42001c00 	.word	0x42001c00
    7cf8:	20000a6c 	.word	0x20000a6c
    7cfc:	000097b1 	.word	0x000097b1
    7d00:	42002000 	.word	0x42002000
    7d04:	200002ec 	.word	0x200002ec

00007d08 <can_set_tx_buffer_element>:
}

enum status_code can_set_tx_buffer_element(
		struct can_module *const module_inst,
		struct can_tx_element *tx_element, uint32_t index)
{
    7d08:	b510      	push	{r4, lr}
	uint32_t i;
	if (module_inst->hw == CAN0) {
    7d0a:	6803      	ldr	r3, [r0, #0]
    7d0c:	4817      	ldr	r0, [pc, #92]	; (7d6c <can_set_tx_buffer_element+0x64>)
    7d0e:	4283      	cmp	r3, r0
    7d10:	d113      	bne.n	7d3a <can_set_tx_buffer_element+0x32>
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
    7d12:	680b      	ldr	r3, [r1, #0]
    7d14:	4c16      	ldr	r4, [pc, #88]	; (7d70 <can_set_tx_buffer_element+0x68>)
    7d16:	0110      	lsls	r0, r2, #4
    7d18:	5103      	str	r3, [r0, r4]
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
    7d1a:	684a      	ldr	r2, [r1, #4]
    7d1c:	1823      	adds	r3, r4, r0
    7d1e:	605a      	str	r2, [r3, #4]
    7d20:	000b      	movs	r3, r1
    7d22:	3308      	adds	r3, #8
    7d24:	3008      	adds	r0, #8
    7d26:	1822      	adds	r2, r4, r0
    7d28:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
    7d2a:	7818      	ldrb	r0, [r3, #0]
    7d2c:	7010      	strb	r0, [r2, #0]
    7d2e:	3301      	adds	r3, #1
    7d30:	3201      	adds	r2, #1
{
	uint32_t i;
	if (module_inst->hw == CAN0) {
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    7d32:	428b      	cmp	r3, r1
    7d34:	d1f9      	bne.n	7d2a <can_set_tx_buffer_element+0x22>
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    7d36:	2000      	movs	r0, #0
    7d38:	e017      	b.n	7d6a <can_set_tx_buffer_element+0x62>
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    7d3a:	2017      	movs	r0, #23
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    7d3c:	4c0d      	ldr	r4, [pc, #52]	; (7d74 <can_set_tx_buffer_element+0x6c>)
    7d3e:	42a3      	cmp	r3, r4
    7d40:	d113      	bne.n	7d6a <can_set_tx_buffer_element+0x62>
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
    7d42:	680b      	ldr	r3, [r1, #0]
    7d44:	4c0c      	ldr	r4, [pc, #48]	; (7d78 <can_set_tx_buffer_element+0x70>)
    7d46:	0110      	lsls	r0, r2, #4
    7d48:	5103      	str	r3, [r0, r4]
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
    7d4a:	684a      	ldr	r2, [r1, #4]
    7d4c:	1823      	adds	r3, r4, r0
    7d4e:	605a      	str	r2, [r3, #4]
    7d50:	000b      	movs	r3, r1
    7d52:	3308      	adds	r3, #8
    7d54:	0002      	movs	r2, r0
    7d56:	3208      	adds	r2, #8
    7d58:	18a2      	adds	r2, r4, r2
    7d5a:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
    7d5c:	7818      	ldrb	r0, [r3, #0]
    7d5e:	7010      	strb	r0, [r2, #0]
    7d60:	3301      	adds	r3, #1
    7d62:	3201      	adds	r2, #1
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    7d64:	428b      	cmp	r3, r1
    7d66:	d1f9      	bne.n	7d5c <can_set_tx_buffer_element+0x54>
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    7d68:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    7d6a:	bd10      	pop	{r4, pc}
    7d6c:	42001c00 	.word	0x42001c00
    7d70:	2000076c 	.word	0x2000076c
    7d74:	42002000 	.word	0x42002000
    7d78:	200006ec 	.word	0x200006ec

00007d7c <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    7d7c:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    7d7e:	2a00      	cmp	r2, #0
    7d80:	d10d      	bne.n	7d9e <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    7d82:	008b      	lsls	r3, r1, #2
    7d84:	4a07      	ldr	r2, [pc, #28]	; (7da4 <extint_register_callback+0x28>)
    7d86:	589b      	ldr	r3, [r3, r2]
    7d88:	2b00      	cmp	r3, #0
    7d8a:	d103      	bne.n	7d94 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    7d8c:	0089      	lsls	r1, r1, #2
    7d8e:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    7d90:	2300      	movs	r3, #0
    7d92:	e004      	b.n	7d9e <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    7d94:	4283      	cmp	r3, r0
    7d96:	d001      	beq.n	7d9c <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    7d98:	231d      	movs	r3, #29
    7d9a:	e000      	b.n	7d9e <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    7d9c:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    7d9e:	0018      	movs	r0, r3
    7da0:	4770      	bx	lr
    7da2:	46c0      	nop			; (mov r8, r8)
    7da4:	20000d48 	.word	0x20000d48

00007da8 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    7da8:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    7daa:	2900      	cmp	r1, #0
    7dac:	d107      	bne.n	7dbe <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    7dae:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    7db0:	281f      	cmp	r0, #31
    7db2:	d800      	bhi.n	7db6 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    7db4:	4a03      	ldr	r2, [pc, #12]	; (7dc4 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    7db6:	2301      	movs	r3, #1
    7db8:	4083      	lsls	r3, r0
    7dba:	6113      	str	r3, [r2, #16]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    7dbc:	2300      	movs	r3, #0
}
    7dbe:	0018      	movs	r0, r3
    7dc0:	4770      	bx	lr
    7dc2:	46c0      	nop			; (mov r8, r8)
    7dc4:	40002800 	.word	0x40002800

00007dc8 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    7dc8:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    7dca:	2200      	movs	r2, #0
    7dcc:	4b15      	ldr	r3, [pc, #84]	; (7e24 <EIC_Handler+0x5c>)
    7dce:	701a      	strb	r2, [r3, #0]
    7dd0:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    7dd2:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    7dd4:	4e14      	ldr	r6, [pc, #80]	; (7e28 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    7dd6:	4c13      	ldr	r4, [pc, #76]	; (7e24 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    7dd8:	2b1f      	cmp	r3, #31
    7dda:	d919      	bls.n	7e10 <EIC_Handler+0x48>
    7ddc:	e00f      	b.n	7dfe <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    7dde:	2100      	movs	r1, #0
    7de0:	e000      	b.n	7de4 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    7de2:	4912      	ldr	r1, [pc, #72]	; (7e2c <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    7de4:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    7de6:	009b      	lsls	r3, r3, #2
    7de8:	599b      	ldr	r3, [r3, r6]
    7dea:	2b00      	cmp	r3, #0
    7dec:	d000      	beq.n	7df0 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    7dee:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    7df0:	7823      	ldrb	r3, [r4, #0]
    7df2:	3301      	adds	r3, #1
    7df4:	b2db      	uxtb	r3, r3
    7df6:	7023      	strb	r3, [r4, #0]
    7df8:	2b0f      	cmp	r3, #15
    7dfa:	d9ed      	bls.n	7dd8 <EIC_Handler+0x10>
    7dfc:	e011      	b.n	7e22 <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    7dfe:	0029      	movs	r1, r5
    7e00:	4019      	ands	r1, r3
    7e02:	2201      	movs	r2, #1
    7e04:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    7e06:	2100      	movs	r1, #0
    7e08:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    7e0a:	4211      	tst	r1, r2
    7e0c:	d1e7      	bne.n	7dde <EIC_Handler+0x16>
    7e0e:	e7ef      	b.n	7df0 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    7e10:	0029      	movs	r1, r5
    7e12:	4019      	ands	r1, r3
    7e14:	2201      	movs	r2, #1
    7e16:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    7e18:	4904      	ldr	r1, [pc, #16]	; (7e2c <EIC_Handler+0x64>)
    7e1a:	6949      	ldr	r1, [r1, #20]
    7e1c:	4211      	tst	r1, r2
    7e1e:	d1e0      	bne.n	7de2 <EIC_Handler+0x1a>
    7e20:	e7e6      	b.n	7df0 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    7e22:	bd70      	pop	{r4, r5, r6, pc}
    7e24:	20000d45 	.word	0x20000d45
    7e28:	20000d48 	.word	0x20000d48
    7e2c:	40002800 	.word	0x40002800

00007e30 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    7e30:	4a06      	ldr	r2, [pc, #24]	; (7e4c <_extint_enable+0x1c>)
    7e32:	7811      	ldrb	r1, [r2, #0]
    7e34:	2302      	movs	r3, #2
    7e36:	430b      	orrs	r3, r1
    7e38:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7e3a:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7e3c:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7e3e:	6853      	ldr	r3, [r2, #4]
    7e40:	4219      	tst	r1, r3
    7e42:	d1fc      	bne.n	7e3e <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7e44:	6853      	ldr	r3, [r2, #4]
    7e46:	4218      	tst	r0, r3
    7e48:	d1f9      	bne.n	7e3e <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    7e4a:	4770      	bx	lr
    7e4c:	40002800 	.word	0x40002800

00007e50 <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    7e50:	4a06      	ldr	r2, [pc, #24]	; (7e6c <_extint_disable+0x1c>)
    7e52:	7813      	ldrb	r3, [r2, #0]
    7e54:	2102      	movs	r1, #2
    7e56:	438b      	bics	r3, r1
    7e58:	7013      	strb	r3, [r2, #0]
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7e5a:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7e5c:	6853      	ldr	r3, [r2, #4]
    7e5e:	4219      	tst	r1, r3
    7e60:	d1fc      	bne.n	7e5c <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7e62:	6853      	ldr	r3, [r2, #4]
    7e64:	4218      	tst	r0, r3
    7e66:	d1f9      	bne.n	7e5c <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    7e68:	4770      	bx	lr
    7e6a:	46c0      	nop			; (mov r8, r8)
    7e6c:	40002800 	.word	0x40002800

00007e70 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    7e70:	b500      	push	{lr}
    7e72:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    7e74:	4a18      	ldr	r2, [pc, #96]	; (7ed8 <_system_extint_init+0x68>)
    7e76:	6953      	ldr	r3, [r2, #20]
    7e78:	2180      	movs	r1, #128	; 0x80
    7e7a:	00c9      	lsls	r1, r1, #3
    7e7c:	430b      	orrs	r3, r1
    7e7e:	6153      	str	r3, [r2, #20]
    7e80:	a901      	add	r1, sp, #4
    7e82:	2300      	movs	r3, #0
    7e84:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    7e86:	2002      	movs	r0, #2
    7e88:	4b14      	ldr	r3, [pc, #80]	; (7edc <_system_extint_init+0x6c>)
    7e8a:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    7e8c:	2002      	movs	r0, #2
    7e8e:	4b14      	ldr	r3, [pc, #80]	; (7ee0 <_system_extint_init+0x70>)
    7e90:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    7e92:	4a14      	ldr	r2, [pc, #80]	; (7ee4 <_system_extint_init+0x74>)
    7e94:	7811      	ldrb	r1, [r2, #0]
    7e96:	2301      	movs	r3, #1
    7e98:	430b      	orrs	r3, r1
    7e9a:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7e9c:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7e9e:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    7ea0:	6853      	ldr	r3, [r2, #4]
    7ea2:	4219      	tst	r1, r3
    7ea4:	d1fc      	bne.n	7ea0 <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    7ea6:	6853      	ldr	r3, [r2, #4]
    7ea8:	4218      	tst	r0, r3
    7eaa:	d009      	beq.n	7ec0 <_system_extint_init+0x50>
    7eac:	e7f8      	b.n	7ea0 <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    7eae:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    7eb0:	428b      	cmp	r3, r1
    7eb2:	d1fc      	bne.n	7eae <_system_extint_init+0x3e>
    7eb4:	2208      	movs	r2, #8
    7eb6:	4b0c      	ldr	r3, [pc, #48]	; (7ee8 <_system_extint_init+0x78>)
    7eb8:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    7eba:	4b0c      	ldr	r3, [pc, #48]	; (7eec <_system_extint_init+0x7c>)
    7ebc:	4798      	blx	r3
}
    7ebe:	e009      	b.n	7ed4 <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    7ec0:	4a08      	ldr	r2, [pc, #32]	; (7ee4 <_system_extint_init+0x74>)
    7ec2:	7813      	ldrb	r3, [r2, #0]
    7ec4:	2110      	movs	r1, #16
    7ec6:	438b      	bics	r3, r1
    7ec8:	7013      	strb	r3, [r2, #0]
    7eca:	4b09      	ldr	r3, [pc, #36]	; (7ef0 <_system_extint_init+0x80>)
    7ecc:	0019      	movs	r1, r3
    7ece:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    7ed0:	2200      	movs	r2, #0
    7ed2:	e7ec      	b.n	7eae <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    7ed4:	b003      	add	sp, #12
    7ed6:	bd00      	pop	{pc}
    7ed8:	40000800 	.word	0x40000800
    7edc:	0000918d 	.word	0x0000918d
    7ee0:	0000911d 	.word	0x0000911d
    7ee4:	40002800 	.word	0x40002800
    7ee8:	e000e100 	.word	0xe000e100
    7eec:	00007e31 	.word	0x00007e31
    7ef0:	20000d48 	.word	0x20000d48

00007ef4 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    7ef4:	2300      	movs	r3, #0
    7ef6:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    7ef8:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    7efa:	2201      	movs	r2, #1
    7efc:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    7efe:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    7f00:	3201      	adds	r2, #1
    7f02:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    7f04:	7243      	strb	r3, [r0, #9]
}
    7f06:	4770      	bx	lr

00007f08 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    7f08:	b5f0      	push	{r4, r5, r6, r7, lr}
    7f0a:	b083      	sub	sp, #12
    7f0c:	0005      	movs	r5, r0
    7f0e:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    7f10:	4b1b      	ldr	r3, [pc, #108]	; (7f80 <extint_chan_set_config+0x78>)
    7f12:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7f14:	a901      	add	r1, sp, #4
    7f16:	2300      	movs	r3, #0
    7f18:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    7f1a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    7f1c:	7923      	ldrb	r3, [r4, #4]
    7f1e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    7f20:	7a23      	ldrb	r3, [r4, #8]
    7f22:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    7f24:	7820      	ldrb	r0, [r4, #0]
    7f26:	4b17      	ldr	r3, [pc, #92]	; (7f84 <extint_chan_set_config+0x7c>)
    7f28:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    7f2a:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    7f2c:	2d1f      	cmp	r5, #31
    7f2e:	d800      	bhi.n	7f32 <extint_chan_set_config+0x2a>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    7f30:	4815      	ldr	r0, [pc, #84]	; (7f88 <extint_chan_set_config+0x80>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    7f32:	2107      	movs	r1, #7
    7f34:	4029      	ands	r1, r5
    7f36:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    7f38:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    7f3a:	7aa3      	ldrb	r3, [r4, #10]
    7f3c:	2b00      	cmp	r3, #0
    7f3e:	d001      	beq.n	7f44 <extint_chan_set_config+0x3c>
		new_config |= EIC_CONFIG_FILTEN0;
    7f40:	2308      	movs	r3, #8
    7f42:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    7f44:	08eb      	lsrs	r3, r5, #3
    7f46:	009b      	lsls	r3, r3, #2
    7f48:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    7f4a:	69de      	ldr	r6, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    7f4c:	270f      	movs	r7, #15
    7f4e:	408f      	lsls	r7, r1
    7f50:	43be      	bics	r6, r7
    7f52:	408a      	lsls	r2, r1
    7f54:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    7f56:	61da      	str	r2, [r3, #28]
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
#if (SAMC21)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    7f58:	7a63      	ldrb	r3, [r4, #9]
    7f5a:	2b00      	cmp	r3, #0
    7f5c:	d005      	beq.n	7f6a <extint_chan_set_config+0x62>
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
    7f5e:	6982      	ldr	r2, [r0, #24]
    7f60:	2301      	movs	r3, #1
    7f62:	40ab      	lsls	r3, r5
    7f64:	4313      	orrs	r3, r2
    7f66:	6183      	str	r3, [r0, #24]
    7f68:	e006      	b.n	7f78 <extint_chan_set_config+0x70>
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
    7f6a:	6983      	ldr	r3, [r0, #24]
    7f6c:	2201      	movs	r2, #1
    7f6e:	40aa      	lsls	r2, r5
    7f70:	041b      	lsls	r3, r3, #16
    7f72:	0c1b      	lsrs	r3, r3, #16
    7f74:	4393      	bics	r3, r2
    7f76:	6183      	str	r3, [r0, #24]
	}
#endif
	_extint_enable();
    7f78:	4b04      	ldr	r3, [pc, #16]	; (7f8c <extint_chan_set_config+0x84>)
    7f7a:	4798      	blx	r3
}
    7f7c:	b003      	add	sp, #12
    7f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7f80:	00007e51 	.word	0x00007e51
    7f84:	00009289 	.word	0x00009289
    7f88:	40002800 	.word	0x40002800
    7f8c:	00007e31 	.word	0x00007e31

00007f90 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    7f90:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    7f92:	4a1f      	ldr	r2, [pc, #124]	; (8010 <nvm_set_config+0x80>)
    7f94:	6991      	ldr	r1, [r2, #24]
    7f96:	2304      	movs	r3, #4
    7f98:	430b      	orrs	r3, r1
    7f9a:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    7f9c:	4b1d      	ldr	r3, [pc, #116]	; (8014 <nvm_set_config+0x84>)
    7f9e:	2220      	movs	r2, #32
    7fa0:	32ff      	adds	r2, #255	; 0xff
    7fa2:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    7fa4:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    7fa6:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    7fa8:	07d2      	lsls	r2, r2, #31
    7faa:	d52e      	bpl.n	800a <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    7fac:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    7fae:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    7fb0:	2b00      	cmp	r3, #0
    7fb2:	d000      	beq.n	7fb6 <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    7fb4:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    7fb6:	7803      	ldrb	r3, [r0, #0]
    7fb8:	021b      	lsls	r3, r3, #8
    7fba:	22c0      	movs	r2, #192	; 0xc0
    7fbc:	0092      	lsls	r2, r2, #2
    7fbe:	4013      	ands	r3, r2
    7fc0:	7842      	ldrb	r2, [r0, #1]
    7fc2:	01d2      	lsls	r2, r2, #7
    7fc4:	21ff      	movs	r1, #255	; 0xff
    7fc6:	400a      	ands	r2, r1
    7fc8:	4313      	orrs	r3, r2
    7fca:	0019      	movs	r1, r3
    7fcc:	7882      	ldrb	r2, [r0, #2]
    7fce:	0052      	lsls	r2, r2, #1
    7fd0:	231e      	movs	r3, #30
    7fd2:	401a      	ands	r2, r3
    7fd4:	000b      	movs	r3, r1
    7fd6:	4313      	orrs	r3, r2
    7fd8:	7942      	ldrb	r2, [r0, #5]
    7fda:	0412      	lsls	r2, r2, #16
    7fdc:	21c0      	movs	r1, #192	; 0xc0
    7fde:	0289      	lsls	r1, r1, #10
    7fe0:	400a      	ands	r2, r1
    7fe2:	4313      	orrs	r3, r2
    7fe4:	04a4      	lsls	r4, r4, #18
    7fe6:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    7fe8:	4a0a      	ldr	r2, [pc, #40]	; (8014 <nvm_set_config+0x84>)
    7fea:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    7fec:	6893      	ldr	r3, [r2, #8]
    7fee:	035b      	lsls	r3, r3, #13
    7ff0:	0f5b      	lsrs	r3, r3, #29
    7ff2:	4909      	ldr	r1, [pc, #36]	; (8018 <nvm_set_config+0x88>)
    7ff4:	2408      	movs	r4, #8
    7ff6:	409c      	lsls	r4, r3
    7ff8:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    7ffa:	6893      	ldr	r3, [r2, #8]
    7ffc:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    7ffe:	7843      	ldrb	r3, [r0, #1]
    8000:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    8002:	8b13      	ldrh	r3, [r2, #24]
    8004:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    8006:	0fdb      	lsrs	r3, r3, #31
    8008:	011b      	lsls	r3, r3, #4
}
    800a:	0018      	movs	r0, r3
    800c:	bd10      	pop	{r4, pc}
    800e:	46c0      	nop			; (mov r8, r8)
    8010:	40000800 	.word	0x40000800
    8014:	41004000 	.word	0x41004000
    8018:	20000c6c 	.word	0x20000c6c

0000801c <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    801c:	b530      	push	{r4, r5, lr}
    801e:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    8020:	4a26      	ldr	r2, [pc, #152]	; (80bc <nvm_execute_command+0xa0>)
    8022:	8810      	ldrh	r0, [r2, #0]
    8024:	8853      	ldrh	r3, [r2, #2]
    8026:	4343      	muls	r3, r0
    8028:	428b      	cmp	r3, r1
    802a:	d20b      	bcs.n	8044 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    802c:	2280      	movs	r2, #128	; 0x80
    802e:	0192      	lsls	r2, r2, #6
    8030:	4b23      	ldr	r3, [pc, #140]	; (80c0 <nvm_execute_command+0xa4>)
    8032:	18cb      	adds	r3, r1, r3
    8034:	4293      	cmp	r3, r2
    8036:	d905      	bls.n	8044 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    8038:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    803a:	4a22      	ldr	r2, [pc, #136]	; (80c4 <nvm_execute_command+0xa8>)
    803c:	4b22      	ldr	r3, [pc, #136]	; (80c8 <nvm_execute_command+0xac>)
    803e:	18cb      	adds	r3, r1, r3
    8040:	4293      	cmp	r3, r2
    8042:	d839      	bhi.n	80b8 <nvm_execute_command+0x9c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    8044:	4a21      	ldr	r2, [pc, #132]	; (80cc <nvm_execute_command+0xb0>)
    8046:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    8048:	4b21      	ldr	r3, [pc, #132]	; (80d0 <nvm_execute_command+0xb4>)
    804a:	402b      	ands	r3, r5
    804c:	2080      	movs	r0, #128	; 0x80
    804e:	02c0      	lsls	r0, r0, #11
    8050:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    8052:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    8054:	2320      	movs	r3, #32
    8056:	33ff      	adds	r3, #255	; 0xff
    8058:	8313      	strh	r3, [r2, #24]
    805a:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    805c:	07db      	lsls	r3, r3, #31
    805e:	d402      	bmi.n	8066 <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    8060:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    8062:	2005      	movs	r0, #5
    8064:	e028      	b.n	80b8 <nvm_execute_command+0x9c>
	}

	switch (command) {
    8066:	2c45      	cmp	r4, #69	; 0x45
    8068:	d815      	bhi.n	8096 <nvm_execute_command+0x7a>
    806a:	00a3      	lsls	r3, r4, #2
    806c:	4a19      	ldr	r2, [pc, #100]	; (80d4 <nvm_execute_command+0xb8>)
    806e:	58d3      	ldr	r3, [r2, r3]
    8070:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    8072:	4b16      	ldr	r3, [pc, #88]	; (80cc <nvm_execute_command+0xb0>)
    8074:	8b1b      	ldrh	r3, [r3, #24]
    8076:	05db      	lsls	r3, r3, #23
    8078:	d503      	bpl.n	8082 <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    807a:	4b14      	ldr	r3, [pc, #80]	; (80cc <nvm_execute_command+0xb0>)
    807c:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    807e:	2010      	movs	r0, #16
    8080:	e01a      	b.n	80b8 <nvm_execute_command+0x9c>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    8082:	0889      	lsrs	r1, r1, #2
    8084:	0049      	lsls	r1, r1, #1
    8086:	4b11      	ldr	r3, [pc, #68]	; (80cc <nvm_execute_command+0xb0>)
    8088:	61d9      	str	r1, [r3, #28]
			break;
    808a:	e008      	b.n	809e <nvm_execute_command+0x82>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    808c:	0889      	lsrs	r1, r1, #2
    808e:	0049      	lsls	r1, r1, #1
    8090:	4b0e      	ldr	r3, [pc, #56]	; (80cc <nvm_execute_command+0xb0>)
    8092:	61d9      	str	r1, [r3, #28]
			break;
    8094:	e003      	b.n	809e <nvm_execute_command+0x82>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    8096:	4b0d      	ldr	r3, [pc, #52]	; (80cc <nvm_execute_command+0xb0>)
    8098:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    809a:	2017      	movs	r0, #23
    809c:	e00c      	b.n	80b8 <nvm_execute_command+0x9c>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    809e:	20a5      	movs	r0, #165	; 0xa5
    80a0:	0200      	lsls	r0, r0, #8
    80a2:	4304      	orrs	r4, r0
    80a4:	4b09      	ldr	r3, [pc, #36]	; (80cc <nvm_execute_command+0xb0>)
    80a6:	801c      	strh	r4, [r3, #0]
    80a8:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    80aa:	2201      	movs	r2, #1
    80ac:	7d0b      	ldrb	r3, [r1, #20]
    80ae:	4213      	tst	r3, r2
    80b0:	d0fc      	beq.n	80ac <nvm_execute_command+0x90>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    80b2:	4b06      	ldr	r3, [pc, #24]	; (80cc <nvm_execute_command+0xb0>)
    80b4:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    80b6:	2000      	movs	r0, #0
}
    80b8:	bd30      	pop	{r4, r5, pc}
    80ba:	46c0      	nop			; (mov r8, r8)
    80bc:	20000c6c 	.word	0x20000c6c
    80c0:	ff7fc000 	.word	0xff7fc000
    80c4:	00001fff 	.word	0x00001fff
    80c8:	ffc00000 	.word	0xffc00000
    80cc:	41004000 	.word	0x41004000
    80d0:	fff3ffff 	.word	0xfff3ffff
    80d4:	00009cb4 	.word	0x00009cb4

000080d8 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    80d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    80da:	4b2b      	ldr	r3, [pc, #172]	; (8188 <nvm_write_buffer+0xb0>)
    80dc:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    80de:	885b      	ldrh	r3, [r3, #2]
    80e0:	4363      	muls	r3, r4
    80e2:	4283      	cmp	r3, r0
    80e4:	d207      	bcs.n	80f6 <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    80e6:	2318      	movs	r3, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    80e8:	4e28      	ldr	r6, [pc, #160]	; (818c <nvm_write_buffer+0xb4>)
    80ea:	4d29      	ldr	r5, [pc, #164]	; (8190 <nvm_write_buffer+0xb8>)
    80ec:	1945      	adds	r5, r0, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    80ee:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    80f0:	42b5      	cmp	r5, r6
    80f2:	d901      	bls.n	80f8 <nvm_write_buffer+0x20>
    80f4:	e046      	b.n	8184 <nvm_write_buffer+0xac>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    80f6:	2700      	movs	r7, #0
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    80f8:	2317      	movs	r3, #23
	//if (destination_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    80fa:	4294      	cmp	r4, r2
    80fc:	d342      	bcc.n	8184 <nvm_write_buffer+0xac>
    80fe:	4b25      	ldr	r3, [pc, #148]	; (8194 <nvm_write_buffer+0xbc>)
    8100:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    8102:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    8104:	07e4      	lsls	r4, r4, #31
    8106:	d53d      	bpl.n	8184 <nvm_write_buffer+0xac>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    8108:	4c23      	ldr	r4, [pc, #140]	; (8198 <nvm_write_buffer+0xc0>)
    810a:	4b22      	ldr	r3, [pc, #136]	; (8194 <nvm_write_buffer+0xbc>)
    810c:	801c      	strh	r4, [r3, #0]
    810e:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    8110:	2401      	movs	r4, #1
    8112:	7d2b      	ldrb	r3, [r5, #20]
    8114:	4223      	tst	r3, r4
    8116:	d0fc      	beq.n	8112 <nvm_write_buffer+0x3a>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    8118:	2420      	movs	r4, #32
    811a:	34ff      	adds	r4, #255	; 0xff
    811c:	4b1d      	ldr	r3, [pc, #116]	; (8194 <nvm_write_buffer+0xbc>)
    811e:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    8120:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    8122:	2a00      	cmp	r2, #0
    8124:	d029      	beq.n	817a <nvm_write_buffer+0xa2>
    8126:	0076      	lsls	r6, r6, #1
    8128:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    812a:	1e54      	subs	r4, r2, #1
    812c:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    812e:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    8130:	4563      	cmp	r3, ip
    8132:	db01      	blt.n	8138 <nvm_write_buffer+0x60>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    8134:	b2ac      	uxth	r4, r5
    8136:	e003      	b.n	8140 <nvm_write_buffer+0x68>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    8138:	18cc      	adds	r4, r1, r3
    813a:	7864      	ldrb	r4, [r4, #1]
    813c:	0224      	lsls	r4, r4, #8
    813e:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    8140:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    8142:	3302      	adds	r3, #2
    8144:	b29b      	uxth	r3, r3
    8146:	3602      	adds	r6, #2
    8148:	429a      	cmp	r2, r3
    814a:	d8f0      	bhi.n	812e <nvm_write_buffer+0x56>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    814c:	4b0e      	ldr	r3, [pc, #56]	; (8188 <nvm_write_buffer+0xb0>)
    814e:	7919      	ldrb	r1, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    8150:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    8152:	2900      	cmp	r1, #0
    8154:	d116      	bne.n	8184 <nvm_write_buffer+0xac>
    8156:	2a3f      	cmp	r2, #63	; 0x3f
    8158:	d814      	bhi.n	8184 <nvm_write_buffer+0xac>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    815a:	2f00      	cmp	r7, #0
    815c:	d006      	beq.n	816c <nvm_write_buffer+0x94>
    815e:	2200      	movs	r2, #0
    8160:	0001      	movs	r1, r0
    8162:	201c      	movs	r0, #28
    8164:	4b0d      	ldr	r3, [pc, #52]	; (819c <nvm_write_buffer+0xc4>)
    8166:	4798      	blx	r3
    8168:	0003      	movs	r3, r0
    816a:	e00b      	b.n	8184 <nvm_write_buffer+0xac>
    816c:	2200      	movs	r2, #0
    816e:	0001      	movs	r1, r0
    8170:	2004      	movs	r0, #4
    8172:	4b0a      	ldr	r3, [pc, #40]	; (819c <nvm_write_buffer+0xc4>)
    8174:	4798      	blx	r3
    8176:	0003      	movs	r3, r0
    8178:	e004      	b.n	8184 <nvm_write_buffer+0xac>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    817a:	4b03      	ldr	r3, [pc, #12]	; (8188 <nvm_write_buffer+0xb0>)
    817c:	791a      	ldrb	r2, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    817e:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    8180:	2a00      	cmp	r2, #0
    8182:	d0ea      	beq.n	815a <nvm_write_buffer+0x82>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    8184:	0018      	movs	r0, r3
    8186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8188:	20000c6c 	.word	0x20000c6c
    818c:	00001fff 	.word	0x00001fff
    8190:	ffc00000 	.word	0xffc00000
    8194:	41004000 	.word	0x41004000
    8198:	ffffa544 	.word	0xffffa544
    819c:	0000801d 	.word	0x0000801d

000081a0 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    81a0:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    81a2:	4b19      	ldr	r3, [pc, #100]	; (8208 <nvm_read_buffer+0x68>)
    81a4:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    81a6:	885b      	ldrh	r3, [r3, #2]
    81a8:	4363      	muls	r3, r4
    81aa:	4283      	cmp	r3, r0
    81ac:	d205      	bcs.n	81ba <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    81ae:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    81b0:	4e16      	ldr	r6, [pc, #88]	; (820c <nvm_read_buffer+0x6c>)
    81b2:	4d17      	ldr	r5, [pc, #92]	; (8210 <nvm_read_buffer+0x70>)
    81b4:	1945      	adds	r5, r0, r5
    81b6:	42b5      	cmp	r5, r6
    81b8:	d823      	bhi.n	8202 <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    81ba:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    81bc:	4294      	cmp	r4, r2
    81be:	d320      	bcc.n	8202 <nvm_read_buffer+0x62>
    81c0:	4b14      	ldr	r3, [pc, #80]	; (8214 <nvm_read_buffer+0x74>)
    81c2:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    81c4:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    81c6:	07e4      	lsls	r4, r4, #31
    81c8:	d51b      	bpl.n	8202 <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    81ca:	2420      	movs	r4, #32
    81cc:	34ff      	adds	r4, #255	; 0xff
    81ce:	4b11      	ldr	r3, [pc, #68]	; (8214 <nvm_read_buffer+0x74>)
    81d0:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    81d2:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    81d4:	2a00      	cmp	r2, #0
    81d6:	d013      	beq.n	8200 <nvm_read_buffer+0x60>
    81d8:	0040      	lsls	r0, r0, #1
    81da:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    81dc:	1e56      	subs	r6, r2, #1
    81de:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    81e0:	881c      	ldrh	r4, [r3, #0]
    81e2:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    81e4:	042b      	lsls	r3, r5, #16
    81e6:	0c1b      	lsrs	r3, r3, #16
    81e8:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    81ea:	42b3      	cmp	r3, r6
    81ec:	da02      	bge.n	81f4 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    81ee:	18cb      	adds	r3, r1, r3
    81f0:	0a24      	lsrs	r4, r4, #8
    81f2:	705c      	strb	r4, [r3, #1]
    81f4:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    81f6:	b2ab      	uxth	r3, r5
    81f8:	429a      	cmp	r2, r3
    81fa:	d8f0      	bhi.n	81de <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    81fc:	2300      	movs	r3, #0
    81fe:	e000      	b.n	8202 <nvm_read_buffer+0x62>
    8200:	2300      	movs	r3, #0
}
    8202:	0018      	movs	r0, r3
    8204:	bd70      	pop	{r4, r5, r6, pc}
    8206:	46c0      	nop			; (mov r8, r8)
    8208:	20000c6c 	.word	0x20000c6c
    820c:	00001fff 	.word	0x00001fff
    8210:	ffc00000 	.word	0xffc00000
    8214:	41004000 	.word	0x41004000

00008218 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    8218:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    821a:	4a1a      	ldr	r2, [pc, #104]	; (8284 <nvm_erase_row+0x6c>)
    821c:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    821e:	8852      	ldrh	r2, [r2, #2]
    8220:	435a      	muls	r2, r3
    8222:	4282      	cmp	r2, r0
    8224:	d207      	bcs.n	8236 <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    8226:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    8228:	4c17      	ldr	r4, [pc, #92]	; (8288 <nvm_erase_row+0x70>)
    822a:	4918      	ldr	r1, [pc, #96]	; (828c <nvm_erase_row+0x74>)
    822c:	1841      	adds	r1, r0, r1
    822e:	42a1      	cmp	r1, r4
    8230:	d826      	bhi.n	8280 <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    8232:	2101      	movs	r1, #1
    8234:	e000      	b.n	8238 <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    8236:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    8238:	009b      	lsls	r3, r3, #2
    823a:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    823c:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    823e:	4218      	tst	r0, r3
    8240:	d11e      	bne.n	8280 <nvm_erase_row+0x68>
    8242:	4b13      	ldr	r3, [pc, #76]	; (8290 <nvm_erase_row+0x78>)
    8244:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    8246:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    8248:	07db      	lsls	r3, r3, #31
    824a:	d519      	bpl.n	8280 <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    824c:	4b10      	ldr	r3, [pc, #64]	; (8290 <nvm_erase_row+0x78>)
    824e:	2220      	movs	r2, #32
    8250:	32ff      	adds	r2, #255	; 0xff
    8252:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    8254:	0880      	lsrs	r0, r0, #2
    8256:	0040      	lsls	r0, r0, #1
    8258:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    825a:	2900      	cmp	r1, #0
    825c:	d101      	bne.n	8262 <nvm_erase_row+0x4a>
    825e:	4a0d      	ldr	r2, [pc, #52]	; (8294 <nvm_erase_row+0x7c>)
    8260:	e000      	b.n	8264 <nvm_erase_row+0x4c>
    8262:	4a0d      	ldr	r2, [pc, #52]	; (8298 <nvm_erase_row+0x80>)
    8264:	4b0a      	ldr	r3, [pc, #40]	; (8290 <nvm_erase_row+0x78>)
    8266:	801a      	strh	r2, [r3, #0]
    8268:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    826a:	2201      	movs	r2, #1
    826c:	7d0b      	ldrb	r3, [r1, #20]
    826e:	4213      	tst	r3, r2
    8270:	d0fc      	beq.n	826c <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    8272:	4b07      	ldr	r3, [pc, #28]	; (8290 <nvm_erase_row+0x78>)
    8274:	8b1a      	ldrh	r2, [r3, #24]
    8276:	231c      	movs	r3, #28
    8278:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    827a:	1e50      	subs	r0, r2, #1
    827c:	4182      	sbcs	r2, r0
    827e:	0092      	lsls	r2, r2, #2
}
    8280:	0010      	movs	r0, r2
    8282:	bd10      	pop	{r4, pc}
    8284:	20000c6c 	.word	0x20000c6c
    8288:	00001fff 	.word	0x00001fff
    828c:	ffc00000 	.word	0xffc00000
    8290:	41004000 	.word	0x41004000
    8294:	0000a502 	.word	0x0000a502
    8298:	0000a51a 	.word	0x0000a51a

0000829c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    829c:	b500      	push	{lr}
    829e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    82a0:	ab01      	add	r3, sp, #4
    82a2:	2280      	movs	r2, #128	; 0x80
    82a4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    82a6:	780a      	ldrb	r2, [r1, #0]
    82a8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    82aa:	784a      	ldrb	r2, [r1, #1]
    82ac:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    82ae:	788a      	ldrb	r2, [r1, #2]
    82b0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    82b2:	0019      	movs	r1, r3
    82b4:	4b01      	ldr	r3, [pc, #4]	; (82bc <port_pin_set_config+0x20>)
    82b6:	4798      	blx	r3
}
    82b8:	b003      	add	sp, #12
    82ba:	bd00      	pop	{pc}
    82bc:	00009289 	.word	0x00009289

000082c0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    82c0:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    82c2:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    82c4:	2340      	movs	r3, #64	; 0x40
    82c6:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    82c8:	4281      	cmp	r1, r0
    82ca:	d201      	bcs.n	82d0 <_sercom_get_sync_baud_val+0x10>
    82cc:	e00a      	b.n	82e4 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    82ce:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    82d0:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    82d2:	1c63      	adds	r3, r4, #1
    82d4:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    82d6:	4288      	cmp	r0, r1
    82d8:	d9f9      	bls.n	82ce <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    82da:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    82dc:	2cff      	cmp	r4, #255	; 0xff
    82de:	d801      	bhi.n	82e4 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    82e0:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    82e2:	2300      	movs	r3, #0
	}
}
    82e4:	0018      	movs	r0, r3
    82e6:	bd10      	pop	{r4, pc}

000082e8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    82e8:	b510      	push	{r4, lr}
    82ea:	b082      	sub	sp, #8
    82ec:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    82ee:	4b0e      	ldr	r3, [pc, #56]	; (8328 <sercom_set_gclk_generator+0x40>)
    82f0:	781b      	ldrb	r3, [r3, #0]
    82f2:	2b00      	cmp	r3, #0
    82f4:	d001      	beq.n	82fa <sercom_set_gclk_generator+0x12>
    82f6:	2900      	cmp	r1, #0
    82f8:	d00d      	beq.n	8316 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    82fa:	a901      	add	r1, sp, #4
    82fc:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    82fe:	2012      	movs	r0, #18
    8300:	4b0a      	ldr	r3, [pc, #40]	; (832c <sercom_set_gclk_generator+0x44>)
    8302:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    8304:	2012      	movs	r0, #18
    8306:	4b0a      	ldr	r3, [pc, #40]	; (8330 <sercom_set_gclk_generator+0x48>)
    8308:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    830a:	4b07      	ldr	r3, [pc, #28]	; (8328 <sercom_set_gclk_generator+0x40>)
    830c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    830e:	2201      	movs	r2, #1
    8310:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    8312:	2000      	movs	r0, #0
    8314:	e006      	b.n	8324 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    8316:	4b04      	ldr	r3, [pc, #16]	; (8328 <sercom_set_gclk_generator+0x40>)
    8318:	785b      	ldrb	r3, [r3, #1]
    831a:	4283      	cmp	r3, r0
    831c:	d001      	beq.n	8322 <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    831e:	201d      	movs	r0, #29
    8320:	e000      	b.n	8324 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    8322:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    8324:	b002      	add	sp, #8
    8326:	bd10      	pop	{r4, pc}
    8328:	20000c74 	.word	0x20000c74
    832c:	0000918d 	.word	0x0000918d
    8330:	0000911d 	.word	0x0000911d

00008334 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    8334:	4b44      	ldr	r3, [pc, #272]	; (8448 <_sercom_get_default_pad+0x114>)
    8336:	4298      	cmp	r0, r3
    8338:	d033      	beq.n	83a2 <_sercom_get_default_pad+0x6e>
    833a:	d806      	bhi.n	834a <_sercom_get_default_pad+0x16>
    833c:	4b43      	ldr	r3, [pc, #268]	; (844c <_sercom_get_default_pad+0x118>)
    833e:	4298      	cmp	r0, r3
    8340:	d00d      	beq.n	835e <_sercom_get_default_pad+0x2a>
    8342:	4b43      	ldr	r3, [pc, #268]	; (8450 <_sercom_get_default_pad+0x11c>)
    8344:	4298      	cmp	r0, r3
    8346:	d01b      	beq.n	8380 <_sercom_get_default_pad+0x4c>
    8348:	e06f      	b.n	842a <_sercom_get_default_pad+0xf6>
    834a:	4b42      	ldr	r3, [pc, #264]	; (8454 <_sercom_get_default_pad+0x120>)
    834c:	4298      	cmp	r0, r3
    834e:	d04a      	beq.n	83e6 <_sercom_get_default_pad+0xb2>
    8350:	4b41      	ldr	r3, [pc, #260]	; (8458 <_sercom_get_default_pad+0x124>)
    8352:	4298      	cmp	r0, r3
    8354:	d058      	beq.n	8408 <_sercom_get_default_pad+0xd4>
    8356:	4b41      	ldr	r3, [pc, #260]	; (845c <_sercom_get_default_pad+0x128>)
    8358:	4298      	cmp	r0, r3
    835a:	d166      	bne.n	842a <_sercom_get_default_pad+0xf6>
    835c:	e032      	b.n	83c4 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    835e:	2901      	cmp	r1, #1
    8360:	d006      	beq.n	8370 <_sercom_get_default_pad+0x3c>
    8362:	2900      	cmp	r1, #0
    8364:	d063      	beq.n	842e <_sercom_get_default_pad+0xfa>
    8366:	2902      	cmp	r1, #2
    8368:	d006      	beq.n	8378 <_sercom_get_default_pad+0x44>
    836a:	2903      	cmp	r1, #3
    836c:	d006      	beq.n	837c <_sercom_get_default_pad+0x48>
    836e:	e001      	b.n	8374 <_sercom_get_default_pad+0x40>
    8370:	483b      	ldr	r0, [pc, #236]	; (8460 <_sercom_get_default_pad+0x12c>)
    8372:	e067      	b.n	8444 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8374:	2000      	movs	r0, #0
    8376:	e065      	b.n	8444 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8378:	483a      	ldr	r0, [pc, #232]	; (8464 <_sercom_get_default_pad+0x130>)
    837a:	e063      	b.n	8444 <_sercom_get_default_pad+0x110>
    837c:	483a      	ldr	r0, [pc, #232]	; (8468 <_sercom_get_default_pad+0x134>)
    837e:	e061      	b.n	8444 <_sercom_get_default_pad+0x110>
    8380:	2901      	cmp	r1, #1
    8382:	d006      	beq.n	8392 <_sercom_get_default_pad+0x5e>
    8384:	2900      	cmp	r1, #0
    8386:	d054      	beq.n	8432 <_sercom_get_default_pad+0xfe>
    8388:	2902      	cmp	r1, #2
    838a:	d006      	beq.n	839a <_sercom_get_default_pad+0x66>
    838c:	2903      	cmp	r1, #3
    838e:	d006      	beq.n	839e <_sercom_get_default_pad+0x6a>
    8390:	e001      	b.n	8396 <_sercom_get_default_pad+0x62>
    8392:	4836      	ldr	r0, [pc, #216]	; (846c <_sercom_get_default_pad+0x138>)
    8394:	e056      	b.n	8444 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8396:	2000      	movs	r0, #0
    8398:	e054      	b.n	8444 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    839a:	4835      	ldr	r0, [pc, #212]	; (8470 <_sercom_get_default_pad+0x13c>)
    839c:	e052      	b.n	8444 <_sercom_get_default_pad+0x110>
    839e:	4835      	ldr	r0, [pc, #212]	; (8474 <_sercom_get_default_pad+0x140>)
    83a0:	e050      	b.n	8444 <_sercom_get_default_pad+0x110>
    83a2:	2901      	cmp	r1, #1
    83a4:	d006      	beq.n	83b4 <_sercom_get_default_pad+0x80>
    83a6:	2900      	cmp	r1, #0
    83a8:	d045      	beq.n	8436 <_sercom_get_default_pad+0x102>
    83aa:	2902      	cmp	r1, #2
    83ac:	d006      	beq.n	83bc <_sercom_get_default_pad+0x88>
    83ae:	2903      	cmp	r1, #3
    83b0:	d006      	beq.n	83c0 <_sercom_get_default_pad+0x8c>
    83b2:	e001      	b.n	83b8 <_sercom_get_default_pad+0x84>
    83b4:	4830      	ldr	r0, [pc, #192]	; (8478 <_sercom_get_default_pad+0x144>)
    83b6:	e045      	b.n	8444 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    83b8:	2000      	movs	r0, #0
    83ba:	e043      	b.n	8444 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    83bc:	482f      	ldr	r0, [pc, #188]	; (847c <_sercom_get_default_pad+0x148>)
    83be:	e041      	b.n	8444 <_sercom_get_default_pad+0x110>
    83c0:	482f      	ldr	r0, [pc, #188]	; (8480 <_sercom_get_default_pad+0x14c>)
    83c2:	e03f      	b.n	8444 <_sercom_get_default_pad+0x110>
    83c4:	2901      	cmp	r1, #1
    83c6:	d006      	beq.n	83d6 <_sercom_get_default_pad+0xa2>
    83c8:	2900      	cmp	r1, #0
    83ca:	d036      	beq.n	843a <_sercom_get_default_pad+0x106>
    83cc:	2902      	cmp	r1, #2
    83ce:	d006      	beq.n	83de <_sercom_get_default_pad+0xaa>
    83d0:	2903      	cmp	r1, #3
    83d2:	d006      	beq.n	83e2 <_sercom_get_default_pad+0xae>
    83d4:	e001      	b.n	83da <_sercom_get_default_pad+0xa6>
    83d6:	482b      	ldr	r0, [pc, #172]	; (8484 <_sercom_get_default_pad+0x150>)
    83d8:	e034      	b.n	8444 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    83da:	2000      	movs	r0, #0
    83dc:	e032      	b.n	8444 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    83de:	482a      	ldr	r0, [pc, #168]	; (8488 <_sercom_get_default_pad+0x154>)
    83e0:	e030      	b.n	8444 <_sercom_get_default_pad+0x110>
    83e2:	482a      	ldr	r0, [pc, #168]	; (848c <_sercom_get_default_pad+0x158>)
    83e4:	e02e      	b.n	8444 <_sercom_get_default_pad+0x110>
    83e6:	2901      	cmp	r1, #1
    83e8:	d006      	beq.n	83f8 <_sercom_get_default_pad+0xc4>
    83ea:	2900      	cmp	r1, #0
    83ec:	d027      	beq.n	843e <_sercom_get_default_pad+0x10a>
    83ee:	2902      	cmp	r1, #2
    83f0:	d006      	beq.n	8400 <_sercom_get_default_pad+0xcc>
    83f2:	2903      	cmp	r1, #3
    83f4:	d006      	beq.n	8404 <_sercom_get_default_pad+0xd0>
    83f6:	e001      	b.n	83fc <_sercom_get_default_pad+0xc8>
    83f8:	4825      	ldr	r0, [pc, #148]	; (8490 <_sercom_get_default_pad+0x15c>)
    83fa:	e023      	b.n	8444 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    83fc:	2000      	movs	r0, #0
    83fe:	e021      	b.n	8444 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8400:	4824      	ldr	r0, [pc, #144]	; (8494 <_sercom_get_default_pad+0x160>)
    8402:	e01f      	b.n	8444 <_sercom_get_default_pad+0x110>
    8404:	4824      	ldr	r0, [pc, #144]	; (8498 <_sercom_get_default_pad+0x164>)
    8406:	e01d      	b.n	8444 <_sercom_get_default_pad+0x110>
    8408:	2901      	cmp	r1, #1
    840a:	d006      	beq.n	841a <_sercom_get_default_pad+0xe6>
    840c:	2900      	cmp	r1, #0
    840e:	d018      	beq.n	8442 <_sercom_get_default_pad+0x10e>
    8410:	2902      	cmp	r1, #2
    8412:	d006      	beq.n	8422 <_sercom_get_default_pad+0xee>
    8414:	2903      	cmp	r1, #3
    8416:	d006      	beq.n	8426 <_sercom_get_default_pad+0xf2>
    8418:	e001      	b.n	841e <_sercom_get_default_pad+0xea>
    841a:	4820      	ldr	r0, [pc, #128]	; (849c <_sercom_get_default_pad+0x168>)
    841c:	e012      	b.n	8444 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    841e:	2000      	movs	r0, #0
    8420:	e010      	b.n	8444 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8422:	481f      	ldr	r0, [pc, #124]	; (84a0 <_sercom_get_default_pad+0x16c>)
    8424:	e00e      	b.n	8444 <_sercom_get_default_pad+0x110>
    8426:	481f      	ldr	r0, [pc, #124]	; (84a4 <_sercom_get_default_pad+0x170>)
    8428:	e00c      	b.n	8444 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    842a:	2000      	movs	r0, #0
    842c:	e00a      	b.n	8444 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    842e:	481e      	ldr	r0, [pc, #120]	; (84a8 <_sercom_get_default_pad+0x174>)
    8430:	e008      	b.n	8444 <_sercom_get_default_pad+0x110>
    8432:	481e      	ldr	r0, [pc, #120]	; (84ac <_sercom_get_default_pad+0x178>)
    8434:	e006      	b.n	8444 <_sercom_get_default_pad+0x110>
    8436:	481e      	ldr	r0, [pc, #120]	; (84b0 <_sercom_get_default_pad+0x17c>)
    8438:	e004      	b.n	8444 <_sercom_get_default_pad+0x110>
    843a:	481e      	ldr	r0, [pc, #120]	; (84b4 <_sercom_get_default_pad+0x180>)
    843c:	e002      	b.n	8444 <_sercom_get_default_pad+0x110>
    843e:	481e      	ldr	r0, [pc, #120]	; (84b8 <_sercom_get_default_pad+0x184>)
    8440:	e000      	b.n	8444 <_sercom_get_default_pad+0x110>
    8442:	481e      	ldr	r0, [pc, #120]	; (84bc <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    8444:	4770      	bx	lr
    8446:	46c0      	nop			; (mov r8, r8)
    8448:	42000c00 	.word	0x42000c00
    844c:	42000400 	.word	0x42000400
    8450:	42000800 	.word	0x42000800
    8454:	42001400 	.word	0x42001400
    8458:	42001800 	.word	0x42001800
    845c:	42001000 	.word	0x42001000
    8460:	00050003 	.word	0x00050003
    8464:	00060003 	.word	0x00060003
    8468:	00070003 	.word	0x00070003
    846c:	00110002 	.word	0x00110002
    8470:	00120002 	.word	0x00120002
    8474:	00130002 	.word	0x00130002
    8478:	000d0002 	.word	0x000d0002
    847c:	000e0002 	.word	0x000e0002
    8480:	000f0002 	.word	0x000f0002
    8484:	00170002 	.word	0x00170002
    8488:	00180002 	.word	0x00180002
    848c:	00190002 	.word	0x00190002
    8490:	00290003 	.word	0x00290003
    8494:	002a0003 	.word	0x002a0003
    8498:	002b0003 	.word	0x002b0003
    849c:	00230003 	.word	0x00230003
    84a0:	00200003 	.word	0x00200003
    84a4:	00210003 	.word	0x00210003
    84a8:	00040003 	.word	0x00040003
    84ac:	00100002 	.word	0x00100002
    84b0:	000c0002 	.word	0x000c0002
    84b4:	00160002 	.word	0x00160002
    84b8:	00280003 	.word	0x00280003
    84bc:	00220003 	.word	0x00220003

000084c0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    84c0:	b530      	push	{r4, r5, lr}
    84c2:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    84c4:	4b0c      	ldr	r3, [pc, #48]	; (84f8 <_sercom_get_sercom_inst_index+0x38>)
    84c6:	466a      	mov	r2, sp
    84c8:	cb32      	ldmia	r3!, {r1, r4, r5}
    84ca:	c232      	stmia	r2!, {r1, r4, r5}
    84cc:	cb32      	ldmia	r3!, {r1, r4, r5}
    84ce:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    84d0:	9b00      	ldr	r3, [sp, #0]
    84d2:	4283      	cmp	r3, r0
    84d4:	d006      	beq.n	84e4 <_sercom_get_sercom_inst_index+0x24>
    84d6:	2301      	movs	r3, #1
    84d8:	009a      	lsls	r2, r3, #2
    84da:	4669      	mov	r1, sp
    84dc:	5852      	ldr	r2, [r2, r1]
    84de:	4282      	cmp	r2, r0
    84e0:	d103      	bne.n	84ea <_sercom_get_sercom_inst_index+0x2a>
    84e2:	e000      	b.n	84e6 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    84e4:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    84e6:	b2d8      	uxtb	r0, r3
    84e8:	e003      	b.n	84f2 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    84ea:	3301      	adds	r3, #1
    84ec:	2b06      	cmp	r3, #6
    84ee:	d1f3      	bne.n	84d8 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    84f0:	2000      	movs	r0, #0
}
    84f2:	b007      	add	sp, #28
    84f4:	bd30      	pop	{r4, r5, pc}
    84f6:	46c0      	nop			; (mov r8, r8)
    84f8:	00009dcc 	.word	0x00009dcc

000084fc <SERCOM0_Handler>:
	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
}

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    84fc:	b510      	push	{r4, lr}
    84fe:	4b02      	ldr	r3, [pc, #8]	; (8508 <SERCOM0_Handler+0xc>)
    8500:	681b      	ldr	r3, [r3, #0]
    8502:	2000      	movs	r0, #0
    8504:	4798      	blx	r3
    8506:	bd10      	pop	{r4, pc}
    8508:	20000c78 	.word	0x20000c78

0000850c <SERCOM1_Handler>:
    850c:	b510      	push	{r4, lr}
    850e:	4b02      	ldr	r3, [pc, #8]	; (8518 <SERCOM1_Handler+0xc>)
    8510:	685b      	ldr	r3, [r3, #4]
    8512:	2001      	movs	r0, #1
    8514:	4798      	blx	r3
    8516:	bd10      	pop	{r4, pc}
    8518:	20000c78 	.word	0x20000c78

0000851c <SERCOM2_Handler>:
    851c:	b510      	push	{r4, lr}
    851e:	4b02      	ldr	r3, [pc, #8]	; (8528 <SERCOM2_Handler+0xc>)
    8520:	689b      	ldr	r3, [r3, #8]
    8522:	2002      	movs	r0, #2
    8524:	4798      	blx	r3
    8526:	bd10      	pop	{r4, pc}
    8528:	20000c78 	.word	0x20000c78

0000852c <SERCOM3_Handler>:
    852c:	b510      	push	{r4, lr}
    852e:	4b02      	ldr	r3, [pc, #8]	; (8538 <SERCOM3_Handler+0xc>)
    8530:	68db      	ldr	r3, [r3, #12]
    8532:	2003      	movs	r0, #3
    8534:	4798      	blx	r3
    8536:	bd10      	pop	{r4, pc}
    8538:	20000c78 	.word	0x20000c78

0000853c <SERCOM4_Handler>:
    853c:	b510      	push	{r4, lr}
    853e:	4b02      	ldr	r3, [pc, #8]	; (8548 <SERCOM4_Handler+0xc>)
    8540:	691b      	ldr	r3, [r3, #16]
    8542:	2004      	movs	r0, #4
    8544:	4798      	blx	r3
    8546:	bd10      	pop	{r4, pc}
    8548:	20000c78 	.word	0x20000c78

0000854c <SERCOM5_Handler>:
    854c:	b510      	push	{r4, lr}
    854e:	4b02      	ldr	r3, [pc, #8]	; (8558 <SERCOM5_Handler+0xc>)
    8550:	695b      	ldr	r3, [r3, #20]
    8552:	2005      	movs	r0, #5
    8554:	4798      	blx	r3
    8556:	bd10      	pop	{r4, pc}
    8558:	20000c78 	.word	0x20000c78

0000855c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    855c:	b5f0      	push	{r4, r5, r6, r7, lr}
    855e:	4657      	mov	r7, sl
    8560:	464e      	mov	r6, r9
    8562:	4645      	mov	r5, r8
    8564:	b4e0      	push	{r5, r6, r7}
    8566:	b088      	sub	sp, #32
    8568:	4680      	mov	r8, r0
    856a:	000e      	movs	r6, r1
    856c:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    856e:	0003      	movs	r3, r0
    8570:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    8572:	680b      	ldr	r3, [r1, #0]
    8574:	079b      	lsls	r3, r3, #30
    8576:	d400      	bmi.n	857a <spi_init+0x1e>
    8578:	e0a7      	b.n	86ca <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    857a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    857c:	9303      	str	r3, [sp, #12]
    857e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    8580:	9304      	str	r3, [sp, #16]
    8582:	6b13      	ldr	r3, [r2, #48]	; 0x30
    8584:	9305      	str	r3, [sp, #20]
    8586:	6b53      	ldr	r3, [r2, #52]	; 0x34
    8588:	9306      	str	r3, [sp, #24]
    858a:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    858c:	231f      	movs	r3, #31
    858e:	4699      	mov	r9, r3
    8590:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    8592:	00bb      	lsls	r3, r7, #2
    8594:	aa03      	add	r2, sp, #12
    8596:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    8598:	2800      	cmp	r0, #0
    859a:	d102      	bne.n	85a2 <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    859c:	0030      	movs	r0, r6
    859e:	4baf      	ldr	r3, [pc, #700]	; (885c <spi_init+0x300>)
    85a0:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    85a2:	1c43      	adds	r3, r0, #1
    85a4:	d028      	beq.n	85f8 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    85a6:	0402      	lsls	r2, r0, #16
    85a8:	0c13      	lsrs	r3, r2, #16
    85aa:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    85ac:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    85ae:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    85b0:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    85b2:	0603      	lsls	r3, r0, #24
    85b4:	d404      	bmi.n	85c0 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    85b6:	094b      	lsrs	r3, r1, #5
    85b8:	01db      	lsls	r3, r3, #7
    85ba:	2282      	movs	r2, #130	; 0x82
    85bc:	05d2      	lsls	r2, r2, #23
    85be:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    85c0:	464b      	mov	r3, r9
    85c2:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    85c4:	18e8      	adds	r0, r5, r3
    85c6:	3040      	adds	r0, #64	; 0x40
    85c8:	7800      	ldrb	r0, [r0, #0]
    85ca:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    85cc:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    85ce:	4652      	mov	r2, sl
    85d0:	07d2      	lsls	r2, r2, #31
    85d2:	d50a      	bpl.n	85ea <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    85d4:	085b      	lsrs	r3, r3, #1
    85d6:	18eb      	adds	r3, r5, r3
    85d8:	3330      	adds	r3, #48	; 0x30
    85da:	7818      	ldrb	r0, [r3, #0]
    85dc:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    85de:	07cb      	lsls	r3, r1, #31
    85e0:	d501      	bpl.n	85e6 <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    85e2:	0900      	lsrs	r0, r0, #4
    85e4:	e001      	b.n	85ea <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    85e6:	230f      	movs	r3, #15
    85e8:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    85ea:	4584      	cmp	ip, r0
    85ec:	d004      	beq.n	85f8 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    85ee:	2300      	movs	r3, #0
    85f0:	4642      	mov	r2, r8
    85f2:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    85f4:	201c      	movs	r0, #28
    85f6:	e12b      	b.n	8850 <spi_init+0x2f4>
    85f8:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    85fa:	2f04      	cmp	r7, #4
    85fc:	d1c8      	bne.n	8590 <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    85fe:	2012      	movs	r0, #18
    8600:	4b97      	ldr	r3, [pc, #604]	; (8860 <spi_init+0x304>)
    8602:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    8604:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    8606:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    8608:	2b01      	cmp	r3, #1
    860a:	d112      	bne.n	8632 <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    860c:	aa02      	add	r2, sp, #8
    860e:	0001      	movs	r1, r0
    8610:	69a0      	ldr	r0, [r4, #24]
    8612:	4b94      	ldr	r3, [pc, #592]	; (8864 <spi_init+0x308>)
    8614:	4798      	blx	r3
    8616:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    8618:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    861a:	2b00      	cmp	r3, #0
    861c:	d000      	beq.n	8620 <spi_init+0xc4>
    861e:	e117      	b.n	8850 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    8620:	7b33      	ldrb	r3, [r6, #12]
    8622:	b2db      	uxtb	r3, r3
    8624:	aa02      	add	r2, sp, #8
    8626:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    8628:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    862a:	429a      	cmp	r2, r3
    862c:	d000      	beq.n	8630 <spi_init+0xd4>
    862e:	e10f      	b.n	8850 <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    8630:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    8632:	7825      	ldrb	r5, [r4, #0]
    8634:	2d00      	cmp	r5, #0
    8636:	d114      	bne.n	8662 <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    8638:	6832      	ldr	r2, [r6, #0]
    863a:	7fe3      	ldrb	r3, [r4, #31]
    863c:	041b      	lsls	r3, r3, #16
    863e:	7fa1      	ldrb	r1, [r4, #30]
    8640:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    8642:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    8644:	4293      	cmp	r3, r2
    8646:	d000      	beq.n	864a <spi_init+0xee>
    8648:	e102      	b.n	8850 <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    864a:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    864c:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    864e:	2220      	movs	r2, #32
    8650:	5ca2      	ldrb	r2, [r4, r2]
    8652:	2a00      	cmp	r2, #0
    8654:	d001      	beq.n	865a <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    8656:	2240      	movs	r2, #64	; 0x40
    8658:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    865a:	2208      	movs	r2, #8
    865c:	430a      	orrs	r2, r1
    865e:	4317      	orrs	r7, r2
    8660:	e000      	b.n	8664 <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    8662:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    8664:	6862      	ldr	r2, [r4, #4]
    8666:	68a1      	ldr	r1, [r4, #8]
    8668:	430a      	orrs	r2, r1
    866a:	68e1      	ldr	r1, [r4, #12]
    866c:	430a      	orrs	r2, r1
    866e:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    8670:	7c21      	ldrb	r1, [r4, #16]
    8672:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    8674:	7c61      	ldrb	r1, [r4, #17]
    8676:	2900      	cmp	r1, #0
    8678:	d001      	beq.n	867e <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    867a:	2180      	movs	r1, #128	; 0x80
    867c:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    867e:	7ca1      	ldrb	r1, [r4, #18]
    8680:	2900      	cmp	r1, #0
    8682:	d002      	beq.n	868a <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    8684:	2180      	movs	r1, #128	; 0x80
    8686:	0289      	lsls	r1, r1, #10
    8688:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    868a:	7ce1      	ldrb	r1, [r4, #19]
    868c:	2900      	cmp	r1, #0
    868e:	d002      	beq.n	8696 <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    8690:	2180      	movs	r1, #128	; 0x80
    8692:	0089      	lsls	r1, r1, #2
    8694:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    8696:	7d21      	ldrb	r1, [r4, #20]
    8698:	2900      	cmp	r1, #0
    869a:	d002      	beq.n	86a2 <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    869c:	2180      	movs	r1, #128	; 0x80
    869e:	0189      	lsls	r1, r1, #6
    86a0:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    86a2:	6830      	ldr	r0, [r6, #0]
    86a4:	2102      	movs	r1, #2
    86a6:	430a      	orrs	r2, r1
    86a8:	4282      	cmp	r2, r0
    86aa:	d109      	bne.n	86c0 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    86ac:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    86ae:	429a      	cmp	r2, r3
    86b0:	d106      	bne.n	86c0 <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    86b2:	4643      	mov	r3, r8
    86b4:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    86b6:	7c23      	ldrb	r3, [r4, #16]
    86b8:	4642      	mov	r2, r8
    86ba:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    86bc:	2000      	movs	r0, #0
    86be:	e0c7      	b.n	8850 <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    86c0:	2300      	movs	r3, #0
    86c2:	4642      	mov	r2, r8
    86c4:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    86c6:	201c      	movs	r0, #28
    86c8:	e0c2      	b.n	8850 <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    86ca:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    86cc:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    86ce:	07db      	lsls	r3, r3, #31
    86d0:	d500      	bpl.n	86d4 <spi_init+0x178>
    86d2:	e0bd      	b.n	8850 <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    86d4:	0008      	movs	r0, r1
    86d6:	4b64      	ldr	r3, [pc, #400]	; (8868 <spi_init+0x30c>)
    86d8:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    86da:	2805      	cmp	r0, #5
    86dc:	d002      	beq.n	86e4 <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    86de:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    86e0:	3013      	adds	r0, #19
    86e2:	e001      	b.n	86e8 <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    86e4:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    86e6:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    86e8:	4960      	ldr	r1, [pc, #384]	; (886c <spi_init+0x310>)
    86ea:	69ca      	ldr	r2, [r1, #28]
    86ec:	2301      	movs	r3, #1
    86ee:	40ab      	lsls	r3, r5
    86f0:	4313      	orrs	r3, r2
    86f2:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    86f4:	a907      	add	r1, sp, #28
    86f6:	2724      	movs	r7, #36	; 0x24
    86f8:	5de3      	ldrb	r3, [r4, r7]
    86fa:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    86fc:	b2c5      	uxtb	r5, r0
    86fe:	0028      	movs	r0, r5
    8700:	4b5b      	ldr	r3, [pc, #364]	; (8870 <spi_init+0x314>)
    8702:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    8704:	0028      	movs	r0, r5
    8706:	4b5b      	ldr	r3, [pc, #364]	; (8874 <spi_init+0x318>)
    8708:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    870a:	5de0      	ldrb	r0, [r4, r7]
    870c:	2100      	movs	r1, #0
    870e:	4b5a      	ldr	r3, [pc, #360]	; (8878 <spi_init+0x31c>)
    8710:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    8712:	7823      	ldrb	r3, [r4, #0]
    8714:	2b01      	cmp	r3, #1
    8716:	d103      	bne.n	8720 <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    8718:	6832      	ldr	r2, [r6, #0]
    871a:	330b      	adds	r3, #11
    871c:	4313      	orrs	r3, r2
    871e:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    8720:	7823      	ldrb	r3, [r4, #0]
    8722:	2b00      	cmp	r3, #0
    8724:	d103      	bne.n	872e <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    8726:	6832      	ldr	r2, [r6, #0]
    8728:	3308      	adds	r3, #8
    872a:	4313      	orrs	r3, r2
    872c:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    872e:	4643      	mov	r3, r8
    8730:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    8732:	ab02      	add	r3, sp, #8
    8734:	2280      	movs	r2, #128	; 0x80
    8736:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8738:	2200      	movs	r2, #0
    873a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    873c:	2101      	movs	r1, #1
    873e:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    8740:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    8742:	7823      	ldrb	r3, [r4, #0]
    8744:	2b00      	cmp	r3, #0
    8746:	d101      	bne.n	874c <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    8748:	ab02      	add	r3, sp, #8
    874a:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    874c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    874e:	9303      	str	r3, [sp, #12]
    8750:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    8752:	9304      	str	r3, [sp, #16]
    8754:	6b23      	ldr	r3, [r4, #48]	; 0x30
    8756:	9305      	str	r3, [sp, #20]
    8758:	6b63      	ldr	r3, [r4, #52]	; 0x34
    875a:	9306      	str	r3, [sp, #24]
    875c:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    875e:	ad02      	add	r5, sp, #8
    8760:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    8762:	00bb      	lsls	r3, r7, #2
    8764:	aa03      	add	r2, sp, #12
    8766:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    8768:	2800      	cmp	r0, #0
    876a:	d102      	bne.n	8772 <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    876c:	0030      	movs	r0, r6
    876e:	4b3b      	ldr	r3, [pc, #236]	; (885c <spi_init+0x300>)
    8770:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    8772:	1c43      	adds	r3, r0, #1
    8774:	d005      	beq.n	8782 <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    8776:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    8778:	0c00      	lsrs	r0, r0, #16
    877a:	b2c0      	uxtb	r0, r0
    877c:	0029      	movs	r1, r5
    877e:	4b3f      	ldr	r3, [pc, #252]	; (887c <spi_init+0x320>)
    8780:	4798      	blx	r3
    8782:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    8784:	2f04      	cmp	r7, #4
    8786:	d1eb      	bne.n	8760 <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    8788:	7823      	ldrb	r3, [r4, #0]
    878a:	4642      	mov	r2, r8
    878c:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    878e:	7c23      	ldrb	r3, [r4, #16]
    8790:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    8792:	7ca3      	ldrb	r3, [r4, #18]
    8794:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    8796:	7d23      	ldrb	r3, [r4, #20]
    8798:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    879a:	2200      	movs	r2, #0
    879c:	466b      	mov	r3, sp
    879e:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    87a0:	7823      	ldrb	r3, [r4, #0]
    87a2:	2b01      	cmp	r3, #1
    87a4:	d115      	bne.n	87d2 <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    87a6:	4643      	mov	r3, r8
    87a8:	6818      	ldr	r0, [r3, #0]
    87aa:	4b2f      	ldr	r3, [pc, #188]	; (8868 <spi_init+0x30c>)
    87ac:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    87ae:	3013      	adds	r0, #19
    87b0:	b2c0      	uxtb	r0, r0
    87b2:	4b2b      	ldr	r3, [pc, #172]	; (8860 <spi_init+0x304>)
    87b4:	4798      	blx	r3
    87b6:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    87b8:	466b      	mov	r3, sp
    87ba:	1d9a      	adds	r2, r3, #6
    87bc:	69a0      	ldr	r0, [r4, #24]
    87be:	4b29      	ldr	r3, [pc, #164]	; (8864 <spi_init+0x308>)
    87c0:	4798      	blx	r3
    87c2:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    87c4:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    87c6:	2b00      	cmp	r3, #0
    87c8:	d142      	bne.n	8850 <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    87ca:	466b      	mov	r3, sp
    87cc:	3306      	adds	r3, #6
    87ce:	781b      	ldrb	r3, [r3, #0]
    87d0:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    87d2:	7823      	ldrb	r3, [r4, #0]
    87d4:	2b00      	cmp	r3, #0
    87d6:	d10f      	bne.n	87f8 <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    87d8:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    87da:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    87dc:	6a70      	ldr	r0, [r6, #36]	; 0x24
    87de:	7fe1      	ldrb	r1, [r4, #31]
    87e0:	0409      	lsls	r1, r1, #16
    87e2:	7fa5      	ldrb	r5, [r4, #30]
    87e4:	4329      	orrs	r1, r5
    87e6:	4301      	orrs	r1, r0
    87e8:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    87ea:	2220      	movs	r2, #32
    87ec:	5ca2      	ldrb	r2, [r4, r2]
    87ee:	2a00      	cmp	r2, #0
    87f0:	d004      	beq.n	87fc <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    87f2:	2140      	movs	r1, #64	; 0x40
    87f4:	430b      	orrs	r3, r1
    87f6:	e001      	b.n	87fc <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    87f8:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    87fa:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    87fc:	6862      	ldr	r2, [r4, #4]
    87fe:	68a1      	ldr	r1, [r4, #8]
    8800:	430a      	orrs	r2, r1
    8802:	68e1      	ldr	r1, [r4, #12]
    8804:	430a      	orrs	r2, r1
    8806:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    8808:	7c21      	ldrb	r1, [r4, #16]
    880a:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    880c:	7c61      	ldrb	r1, [r4, #17]
    880e:	2900      	cmp	r1, #0
    8810:	d103      	bne.n	881a <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    8812:	491b      	ldr	r1, [pc, #108]	; (8880 <spi_init+0x324>)
    8814:	7889      	ldrb	r1, [r1, #2]
    8816:	0789      	lsls	r1, r1, #30
    8818:	d501      	bpl.n	881e <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    881a:	2180      	movs	r1, #128	; 0x80
    881c:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    881e:	7ca1      	ldrb	r1, [r4, #18]
    8820:	2900      	cmp	r1, #0
    8822:	d002      	beq.n	882a <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    8824:	2180      	movs	r1, #128	; 0x80
    8826:	0289      	lsls	r1, r1, #10
    8828:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    882a:	7ce1      	ldrb	r1, [r4, #19]
    882c:	2900      	cmp	r1, #0
    882e:	d002      	beq.n	8836 <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    8830:	2180      	movs	r1, #128	; 0x80
    8832:	0089      	lsls	r1, r1, #2
    8834:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    8836:	7d21      	ldrb	r1, [r4, #20]
    8838:	2900      	cmp	r1, #0
    883a:	d002      	beq.n	8842 <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    883c:	2180      	movs	r1, #128	; 0x80
    883e:	0189      	lsls	r1, r1, #6
    8840:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    8842:	6831      	ldr	r1, [r6, #0]
    8844:	430a      	orrs	r2, r1
    8846:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    8848:	6872      	ldr	r2, [r6, #4]
    884a:	4313      	orrs	r3, r2
    884c:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    884e:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    8850:	b008      	add	sp, #32
    8852:	bc1c      	pop	{r2, r3, r4}
    8854:	4690      	mov	r8, r2
    8856:	4699      	mov	r9, r3
    8858:	46a2      	mov	sl, r4
    885a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    885c:	00008335 	.word	0x00008335
    8860:	000091b1 	.word	0x000091b1
    8864:	000082c1 	.word	0x000082c1
    8868:	000084c1 	.word	0x000084c1
    886c:	40000800 	.word	0x40000800
    8870:	0000918d 	.word	0x0000918d
    8874:	0000911d 	.word	0x0000911d
    8878:	000082e9 	.word	0x000082e9
    887c:	00009289 	.word	0x00009289
    8880:	41002000 	.word	0x41002000

00008884 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    8884:	b5f0      	push	{r4, r5, r6, r7, lr}
    8886:	465f      	mov	r7, fp
    8888:	464e      	mov	r6, r9
    888a:	4645      	mov	r5, r8
    888c:	b4e0      	push	{r5, r6, r7}
    888e:	4689      	mov	r9, r1
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    8890:	2417      	movs	r4, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    8892:	2a00      	cmp	r2, #0
    8894:	d06a      	beq.n	896c <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    8896:	79c1      	ldrb	r1, [r0, #7]
		return STATUS_ERR_DENIED;
    8898:	3405      	adds	r4, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    889a:	2900      	cmp	r1, #0
    889c:	d066      	beq.n	896c <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    889e:	7941      	ldrb	r1, [r0, #5]
    88a0:	2900      	cmp	r1, #0
    88a2:	d105      	bne.n	88b0 <spi_read_buffer_wait+0x2c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    88a4:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    88a6:	7e0c      	ldrb	r4, [r1, #24]
    88a8:	07a4      	lsls	r4, r4, #30
    88aa:	d501      	bpl.n	88b0 <spi_read_buffer_wait+0x2c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    88ac:	2402      	movs	r4, #2
    88ae:	760c      	strb	r4, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    88b0:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    88b2:	2504      	movs	r5, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    88b4:	2102      	movs	r1, #2
    88b6:	468c      	mov	ip, r1

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    88b8:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    88ba:	05db      	lsls	r3, r3, #23
    88bc:	0ddb      	lsrs	r3, r3, #23
    88be:	4698      	mov	r8, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    88c0:	7944      	ldrb	r4, [r0, #5]
    88c2:	2c01      	cmp	r4, #1
    88c4:	d108      	bne.n	88d8 <spi_read_buffer_wait+0x54>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    88c6:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    88c8:	7e1c      	ldrb	r4, [r3, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    88ca:	420c      	tst	r4, r1
    88cc:	d0fc      	beq.n	88c8 <spi_read_buffer_wait+0x44>
    88ce:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    88d0:	420c      	tst	r4, r1
    88d2:	d01a      	beq.n	890a <spi_read_buffer_wait+0x86>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    88d4:	4644      	mov	r4, r8
    88d6:	629c      	str	r4, [r3, #40]	; 0x28
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    88d8:	7944      	ldrb	r4, [r0, #5]
    88da:	2c00      	cmp	r4, #0
    88dc:	d115      	bne.n	890a <spi_read_buffer_wait+0x86>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    88de:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    88e0:	7e1c      	ldrb	r4, [r3, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    88e2:	422c      	tst	r4, r5
    88e4:	d106      	bne.n	88f4 <spi_read_buffer_wait+0x70>
    88e6:	4c24      	ldr	r4, [pc, #144]	; (8978 <spi_read_buffer_wait+0xf4>)
    88e8:	7e1f      	ldrb	r7, [r3, #24]
    88ea:	422f      	tst	r7, r5
    88ec:	d102      	bne.n	88f4 <spi_read_buffer_wait+0x70>
    88ee:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    88f0:	2c00      	cmp	r4, #0
    88f2:	d1f9      	bne.n	88e8 <spi_read_buffer_wait+0x64>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    88f4:	7e1c      	ldrb	r4, [r3, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    88f6:	4667      	mov	r7, ip
    88f8:	423c      	tst	r4, r7
    88fa:	d003      	beq.n	8904 <spi_read_buffer_wait+0x80>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    88fc:	2202      	movs	r2, #2
    88fe:	761a      	strb	r2, [r3, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    8900:	2404      	movs	r4, #4
    8902:	e033      	b.n	896c <spi_read_buffer_wait+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8904:	7e1c      	ldrb	r4, [r3, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    8906:	422c      	tst	r4, r5
    8908:	d02d      	beq.n	8966 <spi_read_buffer_wait+0xe2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    890a:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    890c:	7e1c      	ldrb	r4, [r3, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    890e:	422c      	tst	r4, r5
    8910:	d0fc      	beq.n	890c <spi_read_buffer_wait+0x88>
    8912:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8914:	422c      	tst	r4, r5
    8916:	d028      	beq.n	896a <spi_read_buffer_wait+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8918:	8b5c      	ldrh	r4, [r3, #26]
    891a:	46a3      	mov	fp, r4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    891c:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    891e:	465f      	mov	r7, fp
    8920:	422f      	tst	r7, r5
    8922:	d001      	beq.n	8928 <spi_read_buffer_wait+0xa4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8924:	835d      	strh	r5, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    8926:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8928:	7987      	ldrb	r7, [r0, #6]
    892a:	2f01      	cmp	r7, #1
    892c:	d103      	bne.n	8936 <spi_read_buffer_wait+0xb2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    892e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8930:	05db      	lsls	r3, r3, #23
    8932:	0ddb      	lsrs	r3, r3, #23
    8934:	e001      	b.n	893a <spi_read_buffer_wait+0xb6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    8938:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    893a:	2c00      	cmp	r4, #0
    893c:	d116      	bne.n	896c <spi_read_buffer_wait+0xe8>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    893e:	1c74      	adds	r4, r6, #1
    8940:	b2a4      	uxth	r4, r4
    8942:	464f      	mov	r7, r9
    8944:	55bb      	strb	r3, [r7, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8946:	7987      	ldrb	r7, [r0, #6]
    8948:	2f01      	cmp	r7, #1
    894a:	d105      	bne.n	8958 <spi_read_buffer_wait+0xd4>
			rx_data[rx_pos++] = (received_data >> 8);
    894c:	3602      	adds	r6, #2
    894e:	b2b6      	uxth	r6, r6
    8950:	0a1b      	lsrs	r3, r3, #8
    8952:	464f      	mov	r7, r9
    8954:	553b      	strb	r3, [r7, r4]
    8956:	e000      	b.n	895a <spi_read_buffer_wait+0xd6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    8958:	0026      	movs	r6, r4
    895a:	3a01      	subs	r2, #1
    895c:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    895e:	2a00      	cmp	r2, #0
    8960:	d1ae      	bne.n	88c0 <spi_read_buffer_wait+0x3c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    8962:	2400      	movs	r4, #0
    8964:	e002      	b.n	896c <spi_read_buffer_wait+0xe8>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    8966:	2412      	movs	r4, #18
    8968:	e000      	b.n	896c <spi_read_buffer_wait+0xe8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    896a:	2410      	movs	r4, #16
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    896c:	0020      	movs	r0, r4
    896e:	bc1c      	pop	{r2, r3, r4}
    8970:	4690      	mov	r8, r2
    8972:	4699      	mov	r9, r3
    8974:	46a3      	mov	fp, r4
    8976:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8978:	00002710 	.word	0x00002710

0000897c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    897c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    897e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    8980:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    8982:	2c01      	cmp	r4, #1
    8984:	d172      	bne.n	8a6c <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    8986:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    8988:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    898a:	2c00      	cmp	r4, #0
    898c:	d16e      	bne.n	8a6c <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    898e:	2a00      	cmp	r2, #0
    8990:	d05b      	beq.n	8a4a <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    8992:	784b      	ldrb	r3, [r1, #1]
    8994:	2b00      	cmp	r3, #0
    8996:	d046      	beq.n	8a26 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8998:	6803      	ldr	r3, [r0, #0]
    899a:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    899c:	07db      	lsls	r3, r3, #31
    899e:	d411      	bmi.n	89c4 <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    89a0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    89a2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    89a4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    89a6:	2900      	cmp	r1, #0
    89a8:	d105      	bne.n	89b6 <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    89aa:	095a      	lsrs	r2, r3, #5
    89ac:	01d2      	lsls	r2, r2, #7
    89ae:	2182      	movs	r1, #130	; 0x82
    89b0:	05c9      	lsls	r1, r1, #23
    89b2:	468c      	mov	ip, r1
    89b4:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    89b6:	211f      	movs	r1, #31
    89b8:	400b      	ands	r3, r1
    89ba:	391e      	subs	r1, #30
    89bc:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    89be:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    89c0:	2305      	movs	r3, #5
    89c2:	e053      	b.n	8a6c <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    89c4:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    89c6:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    89c8:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    89ca:	2c00      	cmp	r4, #0
    89cc:	d105      	bne.n	89da <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    89ce:	095a      	lsrs	r2, r3, #5
    89d0:	01d2      	lsls	r2, r2, #7
    89d2:	2482      	movs	r4, #130	; 0x82
    89d4:	05e4      	lsls	r4, r4, #23
    89d6:	46a4      	mov	ip, r4
    89d8:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    89da:	241f      	movs	r4, #31
    89dc:	4023      	ands	r3, r4
    89de:	3c1e      	subs	r4, #30
    89e0:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    89e2:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    89e4:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    89e6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    89e8:	07d2      	lsls	r2, r2, #31
    89ea:	d501      	bpl.n	89f0 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    89ec:	788a      	ldrb	r2, [r1, #2]
    89ee:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    89f0:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    89f2:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    89f4:	2a00      	cmp	r2, #0
    89f6:	d139      	bne.n	8a6c <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    89f8:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    89fa:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    89fc:	7e13      	ldrb	r3, [r2, #24]
    89fe:	420b      	tst	r3, r1
    8a00:	d0fc      	beq.n	89fc <spi_select_slave+0x80>
    8a02:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    8a04:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8a06:	0749      	lsls	r1, r1, #29
    8a08:	d530      	bpl.n	8a6c <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8a0a:	8b53      	ldrh	r3, [r2, #26]
    8a0c:	075b      	lsls	r3, r3, #29
    8a0e:	d501      	bpl.n	8a14 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8a10:	2304      	movs	r3, #4
    8a12:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8a14:	7983      	ldrb	r3, [r0, #6]
    8a16:	2b01      	cmp	r3, #1
    8a18:	d102      	bne.n	8a20 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8a1a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    8a1c:	2300      	movs	r3, #0
    8a1e:	e025      	b.n	8a6c <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8a20:	6a93      	ldr	r3, [r2, #40]	; 0x28
    8a22:	2300      	movs	r3, #0
    8a24:	e022      	b.n	8a6c <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    8a26:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8a28:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8a2a:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8a2c:	2900      	cmp	r1, #0
    8a2e:	d105      	bne.n	8a3c <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    8a30:	095a      	lsrs	r2, r3, #5
    8a32:	01d2      	lsls	r2, r2, #7
    8a34:	2182      	movs	r1, #130	; 0x82
    8a36:	05c9      	lsls	r1, r1, #23
    8a38:	468c      	mov	ip, r1
    8a3a:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8a3c:	211f      	movs	r1, #31
    8a3e:	400b      	ands	r3, r1
    8a40:	391e      	subs	r1, #30
    8a42:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8a44:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    8a46:	2300      	movs	r3, #0
    8a48:	e010      	b.n	8a6c <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    8a4a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8a4c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    8a4e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    8a50:	2900      	cmp	r1, #0
    8a52:	d105      	bne.n	8a60 <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    8a54:	095a      	lsrs	r2, r3, #5
    8a56:	01d2      	lsls	r2, r2, #7
    8a58:	2182      	movs	r1, #130	; 0x82
    8a5a:	05c9      	lsls	r1, r1, #23
    8a5c:	468c      	mov	ip, r1
    8a5e:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8a60:	211f      	movs	r1, #31
    8a62:	400b      	ands	r3, r1
    8a64:	391e      	subs	r1, #30
    8a66:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8a68:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    8a6a:	2300      	movs	r3, #0
}
    8a6c:	0018      	movs	r0, r3
    8a6e:	bd10      	pop	{r4, pc}

00008a70 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    8a70:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a72:	465f      	mov	r7, fp
    8a74:	4656      	mov	r6, sl
    8a76:	464d      	mov	r5, r9
    8a78:	4644      	mov	r4, r8
    8a7a:	b4f0      	push	{r4, r5, r6, r7}
    8a7c:	b083      	sub	sp, #12
    8a7e:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    8a80:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    8a82:	2a00      	cmp	r2, #0
    8a84:	d100      	bne.n	8a88 <spi_write_buffer_wait+0x18>
    8a86:	e0e5      	b.n	8c54 <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    8a88:	7943      	ldrb	r3, [r0, #5]
    8a8a:	2b00      	cmp	r3, #0
    8a8c:	d105      	bne.n	8a9a <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8a8e:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8a90:	7e1c      	ldrb	r4, [r3, #24]
    8a92:	07a2      	lsls	r2, r4, #30
    8a94:	d501      	bpl.n	8a9a <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8a96:	2402      	movs	r4, #2
    8a98:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    8a9a:	465d      	mov	r5, fp
    8a9c:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    8a9e:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    8aa0:	2202      	movs	r2, #2
    8aa2:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    8aa4:	3202      	adds	r2, #2
    8aa6:	4690      	mov	r8, r2
    8aa8:	e08c      	b.n	8bc4 <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    8aaa:	7942      	ldrb	r2, [r0, #5]
    8aac:	2a00      	cmp	r2, #0
    8aae:	d116      	bne.n	8ade <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8ab0:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8ab2:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    8ab4:	421e      	tst	r6, r3
    8ab6:	d106      	bne.n	8ac6 <spi_write_buffer_wait+0x56>
    8ab8:	4e6a      	ldr	r6, [pc, #424]	; (8c64 <spi_write_buffer_wait+0x1f4>)
    8aba:	7e17      	ldrb	r7, [r2, #24]
    8abc:	421f      	tst	r7, r3
    8abe:	d102      	bne.n	8ac6 <spi_write_buffer_wait+0x56>
    8ac0:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8ac2:	2e00      	cmp	r6, #0
    8ac4:	d1f9      	bne.n	8aba <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8ac6:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    8ac8:	4661      	mov	r1, ip
    8aca:	420e      	tst	r6, r1
    8acc:	d003      	beq.n	8ad6 <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8ace:	2302      	movs	r3, #2
    8ad0:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    8ad2:	3302      	adds	r3, #2
    8ad4:	e0be      	b.n	8c54 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8ad6:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    8ad8:	421a      	tst	r2, r3
    8ada:	d100      	bne.n	8ade <spi_write_buffer_wait+0x6e>
    8adc:	e0b1      	b.n	8c42 <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8ade:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8ae0:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    8ae2:	421a      	tst	r2, r3
    8ae4:	d0fc      	beq.n	8ae0 <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    8ae6:	1c62      	adds	r2, r4, #1
    8ae8:	b297      	uxth	r7, r2
    8aea:	4652      	mov	r2, sl
    8aec:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8aee:	7981      	ldrb	r1, [r0, #6]
    8af0:	2901      	cmp	r1, #1
    8af2:	d002      	beq.n	8afa <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    8af4:	b292      	uxth	r2, r2
    8af6:	003c      	movs	r4, r7
    8af8:	e005      	b.n	8b06 <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    8afa:	3402      	adds	r4, #2
    8afc:	b2a4      	uxth	r4, r4
    8afe:	4651      	mov	r1, sl
    8b00:	5dcf      	ldrb	r7, [r1, r7]
    8b02:	023f      	lsls	r7, r7, #8
    8b04:	433a      	orrs	r2, r7
    8b06:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8b08:	421f      	tst	r7, r3
    8b0a:	d002      	beq.n	8b12 <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8b0c:	05d2      	lsls	r2, r2, #23
    8b0e:	0dd2      	lsrs	r2, r2, #23
    8b10:	62b2      	str	r2, [r6, #40]	; 0x28
    8b12:	1e6a      	subs	r2, r5, #1
    8b14:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    8b16:	79c6      	ldrb	r6, [r0, #7]
    8b18:	2e00      	cmp	r6, #0
    8b1a:	d057      	beq.n	8bcc <spi_write_buffer_wait+0x15c>
    8b1c:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    8b1e:	7942      	ldrb	r2, [r0, #5]
    8b20:	2a00      	cmp	r2, #0
    8b22:	d139      	bne.n	8b98 <spi_write_buffer_wait+0x128>
    8b24:	4a50      	ldr	r2, [pc, #320]	; (8c68 <spi_write_buffer_wait+0x1f8>)
    8b26:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    8b28:	2d00      	cmp	r5, #0
    8b2a:	d020      	beq.n	8b6e <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8b2c:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    8b2e:	7e37      	ldrb	r7, [r6, #24]
    8b30:	421f      	tst	r7, r3
    8b32:	d01c      	beq.n	8b6e <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    8b34:	1c67      	adds	r7, r4, #1
    8b36:	b2b9      	uxth	r1, r7
    8b38:	4689      	mov	r9, r1
    8b3a:	9901      	ldr	r1, [sp, #4]
    8b3c:	5d09      	ldrb	r1, [r1, r4]
    8b3e:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8b40:	7981      	ldrb	r1, [r0, #6]
    8b42:	2901      	cmp	r1, #1
    8b44:	d003      	beq.n	8b4e <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    8b46:	4669      	mov	r1, sp
    8b48:	880f      	ldrh	r7, [r1, #0]
    8b4a:	464c      	mov	r4, r9
    8b4c:	e007      	b.n	8b5e <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    8b4e:	3402      	adds	r4, #2
    8b50:	b2a4      	uxth	r4, r4
    8b52:	4649      	mov	r1, r9
    8b54:	9f01      	ldr	r7, [sp, #4]
    8b56:	5c79      	ldrb	r1, [r7, r1]
    8b58:	0209      	lsls	r1, r1, #8
    8b5a:	9f00      	ldr	r7, [sp, #0]
    8b5c:	430f      	orrs	r7, r1
    8b5e:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    8b60:	4219      	tst	r1, r3
    8b62:	d002      	beq.n	8b6a <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    8b64:	05ff      	lsls	r7, r7, #23
    8b66:	0dff      	lsrs	r7, r7, #23
    8b68:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    8b6a:	3d01      	subs	r5, #1
    8b6c:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8b6e:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8b70:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    8b72:	4641      	mov	r1, r8
    8b74:	420f      	tst	r7, r1
    8b76:	d102      	bne.n	8b7e <spi_write_buffer_wait+0x10e>
    8b78:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8b7a:	2a00      	cmp	r2, #0
    8b7c:	d1d4      	bne.n	8b28 <spi_write_buffer_wait+0xb8>
    8b7e:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8b80:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    8b82:	4667      	mov	r7, ip
    8b84:	423a      	tst	r2, r7
    8b86:	d003      	beq.n	8b90 <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    8b88:	2302      	movs	r3, #2
    8b8a:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    8b8c:	3302      	adds	r3, #2
    8b8e:	e061      	b.n	8c54 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8b90:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    8b92:	4646      	mov	r6, r8
    8b94:	4232      	tst	r2, r6
    8b96:	d056      	beq.n	8c46 <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8b98:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8b9a:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    8b9c:	4647      	mov	r7, r8
    8b9e:	423a      	tst	r2, r7
    8ba0:	d0fb      	beq.n	8b9a <spi_write_buffer_wait+0x12a>
    8ba2:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8ba4:	423a      	tst	r2, r7
    8ba6:	d009      	beq.n	8bbc <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8ba8:	8b72      	ldrh	r2, [r6, #26]
    8baa:	423a      	tst	r2, r7
    8bac:	d000      	beq.n	8bb0 <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8bae:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8bb0:	7982      	ldrb	r2, [r0, #6]
    8bb2:	2a01      	cmp	r2, #1
    8bb4:	d101      	bne.n	8bba <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8bb6:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    8bb8:	e000      	b.n	8bbc <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8bba:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    8bbc:	465a      	mov	r2, fp
    8bbe:	3a01      	subs	r2, #1
    8bc0:	b292      	uxth	r2, r2
    8bc2:	4693      	mov	fp, r2
    8bc4:	3d01      	subs	r5, #1
    8bc6:	b2ad      	uxth	r5, r5
    8bc8:	468a      	mov	sl, r1
    8bca:	e000      	b.n	8bce <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    8bcc:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    8bce:	4a27      	ldr	r2, [pc, #156]	; (8c6c <spi_write_buffer_wait+0x1fc>)
    8bd0:	4295      	cmp	r5, r2
    8bd2:	d000      	beq.n	8bd6 <spi_write_buffer_wait+0x166>
    8bd4:	e769      	b.n	8aaa <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    8bd6:	7943      	ldrb	r3, [r0, #5]
    8bd8:	2b01      	cmp	r3, #1
    8bda:	d106      	bne.n	8bea <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8bdc:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    8bde:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    8be0:	7e0b      	ldrb	r3, [r1, #24]
    8be2:	4213      	tst	r3, r2
    8be4:	d0fc      	beq.n	8be0 <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    8be6:	2300      	movs	r3, #0
    8be8:	e034      	b.n	8c54 <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    8bea:	2b00      	cmp	r3, #0
    8bec:	d12d      	bne.n	8c4a <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    8bee:	79c1      	ldrb	r1, [r0, #7]
    8bf0:	2900      	cmp	r1, #0
    8bf2:	d02f      	beq.n	8c54 <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    8bf4:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    8bf6:	465b      	mov	r3, fp
    8bf8:	465c      	mov	r4, fp
    8bfa:	2b00      	cmp	r3, #0
    8bfc:	d11b      	bne.n	8c36 <spi_write_buffer_wait+0x1c6>
    8bfe:	e029      	b.n	8c54 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8c00:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    8c02:	422a      	tst	r2, r5
    8c04:	d102      	bne.n	8c0c <spi_write_buffer_wait+0x19c>
    8c06:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    8c08:	2b00      	cmp	r3, #0
    8c0a:	d1f9      	bne.n	8c00 <spi_write_buffer_wait+0x190>
    8c0c:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    8c0e:	422b      	tst	r3, r5
    8c10:	d01d      	beq.n	8c4e <spi_write_buffer_wait+0x1de>
    8c12:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    8c14:	422b      	tst	r3, r5
    8c16:	d009      	beq.n	8c2c <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    8c18:	8b4b      	ldrh	r3, [r1, #26]
    8c1a:	422b      	tst	r3, r5
    8c1c:	d000      	beq.n	8c20 <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    8c1e:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    8c20:	7983      	ldrb	r3, [r0, #6]
    8c22:	2b01      	cmp	r3, #1
    8c24:	d101      	bne.n	8c2a <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    8c26:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    8c28:	e000      	b.n	8c2c <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    8c2a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    8c2c:	3c01      	subs	r4, #1
    8c2e:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    8c30:	2c00      	cmp	r4, #0
    8c32:	d00e      	beq.n	8c52 <spi_write_buffer_wait+0x1e2>
    8c34:	e7ff      	b.n	8c36 <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    8c36:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    8c38:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    8c3a:	422b      	tst	r3, r5
    8c3c:	d1e6      	bne.n	8c0c <spi_write_buffer_wait+0x19c>
    8c3e:	4b09      	ldr	r3, [pc, #36]	; (8c64 <spi_write_buffer_wait+0x1f4>)
    8c40:	e7de      	b.n	8c00 <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    8c42:	2312      	movs	r3, #18
    8c44:	e006      	b.n	8c54 <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    8c46:	2312      	movs	r3, #18
    8c48:	e004      	b.n	8c54 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    8c4a:	2300      	movs	r3, #0
    8c4c:	e002      	b.n	8c54 <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    8c4e:	2312      	movs	r3, #18
    8c50:	e000      	b.n	8c54 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    8c52:	2300      	movs	r3, #0
}
    8c54:	0018      	movs	r0, r3
    8c56:	b003      	add	sp, #12
    8c58:	bc3c      	pop	{r2, r3, r4, r5}
    8c5a:	4690      	mov	r8, r2
    8c5c:	4699      	mov	r9, r3
    8c5e:	46a2      	mov	sl, r4
    8c60:	46ab      	mov	fp, r5
    8c62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8c64:	00002710 	.word	0x00002710
    8c68:	00002711 	.word	0x00002711
    8c6c:	0000ffff 	.word	0x0000ffff

00008c70 <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    8c70:	b5f0      	push	{r4, r5, r6, r7, lr}
    8c72:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    8c74:	ac01      	add	r4, sp, #4
    8c76:	2501      	movs	r5, #1
    8c78:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    8c7a:	2300      	movs	r3, #0
    8c7c:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8c7e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    8c80:	0021      	movs	r1, r4
    8c82:	201b      	movs	r0, #27
    8c84:	4f07      	ldr	r7, [pc, #28]	; (8ca4 <Configure_Led+0x34>)
    8c86:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8c88:	2682      	movs	r6, #130	; 0x82
    8c8a:	05f6      	lsls	r6, r6, #23
    8c8c:	2380      	movs	r3, #128	; 0x80
    8c8e:	051b      	lsls	r3, r3, #20
    8c90:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8c92:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    8c94:	0021      	movs	r1, r4
    8c96:	201c      	movs	r0, #28
    8c98:	47b8      	blx	r7
    8c9a:	2380      	movs	r3, #128	; 0x80
    8c9c:	055b      	lsls	r3, r3, #21
    8c9e:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    8ca0:	b003      	add	sp, #12
    8ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8ca4:	0000829d 	.word	0x0000829d

00008ca8 <SysLED_RunProtect>:
NOTICE			: 红灯2S灭250ms亮,绿灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunProtect(void)
{
	led_250ms_tick++;
    8ca8:	4a11      	ldr	r2, [pc, #68]	; (8cf0 <SysLED_RunProtect+0x48>)
    8caa:	7813      	ldrb	r3, [r2, #0]
    8cac:	3301      	adds	r3, #1
    8cae:	b2db      	uxtb	r3, r3
    8cb0:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    8cb2:	2b08      	cmp	r3, #8
    8cb4:	d910      	bls.n	8cd8 <SysLED_RunProtect+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    8cb6:	2b09      	cmp	r3, #9
    8cb8:	d908      	bls.n	8ccc <SysLED_RunProtect+0x24>
		{
			led_250ms_tick =0;
    8cba:	2200      	movs	r2, #0
    8cbc:	4b0c      	ldr	r3, [pc, #48]	; (8cf0 <SysLED_RunProtect+0x48>)
    8cbe:	701a      	strb	r2, [r3, #0]
    8cc0:	2280      	movs	r2, #128	; 0x80
    8cc2:	0512      	lsls	r2, r2, #20
    8cc4:	2382      	movs	r3, #130	; 0x82
    8cc6:	05db      	lsls	r3, r3, #23
    8cc8:	615a      	str	r2, [r3, #20]
    8cca:	e00a      	b.n	8ce2 <SysLED_RunProtect+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8ccc:	2280      	movs	r2, #128	; 0x80
    8cce:	0512      	lsls	r2, r2, #20
    8cd0:	2382      	movs	r3, #130	; 0x82
    8cd2:	05db      	lsls	r3, r3, #23
    8cd4:	619a      	str	r2, [r3, #24]
    8cd6:	e004      	b.n	8ce2 <SysLED_RunProtect+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8cd8:	2280      	movs	r2, #128	; 0x80
    8cda:	0512      	lsls	r2, r2, #20
    8cdc:	2382      	movs	r3, #130	; 0x82
    8cde:	05db      	lsls	r3, r3, #23
    8ce0:	615a      	str	r2, [r3, #20]
    8ce2:	2280      	movs	r2, #128	; 0x80
    8ce4:	0552      	lsls	r2, r2, #21
    8ce6:	2382      	movs	r3, #130	; 0x82
    8ce8:	05db      	lsls	r3, r3, #23
    8cea:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED0_Off();
	}
	Bsp_LED1_Off();
}
    8cec:	4770      	bx	lr
    8cee:	46c0      	nop			; (mov r8, r8)
    8cf0:	20000d88 	.word	0x20000d88

00008cf4 <SysLED_ChgNormal>:
NOTICE			: 绿灯1S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_ChgNormal(void)
{
	led_250ms_tick++;
    8cf4:	4a11      	ldr	r2, [pc, #68]	; (8d3c <SysLED_ChgNormal+0x48>)
    8cf6:	7813      	ldrb	r3, [r2, #0]
    8cf8:	3301      	adds	r3, #1
    8cfa:	b2db      	uxtb	r3, r3
    8cfc:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > (LED_DISPLAY_2S>>1))
    8cfe:	2b04      	cmp	r3, #4
    8d00:	d910      	bls.n	8d24 <SysLED_ChgNormal+0x30>
	{
		if(led_250ms_tick >((LED_DISPLAY_2S>>1)+1))
    8d02:	2b05      	cmp	r3, #5
    8d04:	d908      	bls.n	8d18 <SysLED_ChgNormal+0x24>
		{
			led_250ms_tick =0;
    8d06:	2200      	movs	r2, #0
    8d08:	4b0c      	ldr	r3, [pc, #48]	; (8d3c <SysLED_ChgNormal+0x48>)
    8d0a:	701a      	strb	r2, [r3, #0]
    8d0c:	2280      	movs	r2, #128	; 0x80
    8d0e:	0552      	lsls	r2, r2, #21
    8d10:	2382      	movs	r3, #130	; 0x82
    8d12:	05db      	lsls	r3, r3, #23
    8d14:	615a      	str	r2, [r3, #20]
    8d16:	e00a      	b.n	8d2e <SysLED_ChgNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8d18:	2280      	movs	r2, #128	; 0x80
    8d1a:	0552      	lsls	r2, r2, #21
    8d1c:	2382      	movs	r3, #130	; 0x82
    8d1e:	05db      	lsls	r3, r3, #23
    8d20:	619a      	str	r2, [r3, #24]
    8d22:	e004      	b.n	8d2e <SysLED_ChgNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8d24:	2280      	movs	r2, #128	; 0x80
    8d26:	0552      	lsls	r2, r2, #21
    8d28:	2382      	movs	r3, #130	; 0x82
    8d2a:	05db      	lsls	r3, r3, #23
    8d2c:	615a      	str	r2, [r3, #20]
    8d2e:	2280      	movs	r2, #128	; 0x80
    8d30:	0512      	lsls	r2, r2, #20
    8d32:	2382      	movs	r3, #130	; 0x82
    8d34:	05db      	lsls	r3, r3, #23
    8d36:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
}
    8d38:	4770      	bx	lr
    8d3a:	46c0      	nop			; (mov r8, r8)
    8d3c:	20000d88 	.word	0x20000d88

00008d40 <SysLED_RunNormal>:
NOTICE			: 绿灯2S灭250ms亮,红灯灭
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_RunNormal(void)
{
	led_250ms_tick++;
    8d40:	4a11      	ldr	r2, [pc, #68]	; (8d88 <SysLED_RunNormal+0x48>)
    8d42:	7813      	ldrb	r3, [r2, #0]
    8d44:	3301      	adds	r3, #1
    8d46:	b2db      	uxtb	r3, r3
    8d48:	7013      	strb	r3, [r2, #0]
	if(led_250ms_tick > LED_DISPLAY_2S)
    8d4a:	2b08      	cmp	r3, #8
    8d4c:	d910      	bls.n	8d70 <SysLED_RunNormal+0x30>
	{
		if(led_250ms_tick >(LED_DISPLAY_2S+1))
    8d4e:	2b09      	cmp	r3, #9
    8d50:	d908      	bls.n	8d64 <SysLED_RunNormal+0x24>
		{
			led_250ms_tick =0;
    8d52:	2200      	movs	r2, #0
    8d54:	4b0c      	ldr	r3, [pc, #48]	; (8d88 <SysLED_RunNormal+0x48>)
    8d56:	701a      	strb	r2, [r3, #0]
    8d58:	2280      	movs	r2, #128	; 0x80
    8d5a:	0552      	lsls	r2, r2, #21
    8d5c:	2382      	movs	r3, #130	; 0x82
    8d5e:	05db      	lsls	r3, r3, #23
    8d60:	615a      	str	r2, [r3, #20]
    8d62:	e00a      	b.n	8d7a <SysLED_RunNormal+0x3a>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8d64:	2280      	movs	r2, #128	; 0x80
    8d66:	0552      	lsls	r2, r2, #21
    8d68:	2382      	movs	r3, #130	; 0x82
    8d6a:	05db      	lsls	r3, r3, #23
    8d6c:	619a      	str	r2, [r3, #24]
    8d6e:	e004      	b.n	8d7a <SysLED_RunNormal+0x3a>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8d70:	2280      	movs	r2, #128	; 0x80
    8d72:	0552      	lsls	r2, r2, #21
    8d74:	2382      	movs	r3, #130	; 0x82
    8d76:	05db      	lsls	r3, r3, #23
    8d78:	615a      	str	r2, [r3, #20]
    8d7a:	2280      	movs	r2, #128	; 0x80
    8d7c:	0512      	lsls	r2, r2, #20
    8d7e:	2382      	movs	r3, #130	; 0x82
    8d80:	05db      	lsls	r3, r3, #23
    8d82:	615a      	str	r2, [r3, #20]
	else
	{
		Bsp_LED1_Off();
	}
	Bsp_LED0_Off();
    8d84:	4770      	bx	lr
    8d86:	46c0      	nop			; (mov r8, r8)
    8d88:	20000d88 	.word	0x20000d88

00008d8c <SysLED_Display>:
OUTPUT			: None
NOTICE			: LED显示逻辑判断
DATE			: 2016/07/21
*****************************************************************************/
void SysLED_Display(void)
{
    8d8c:	b510      	push	{r4, lr}
	if(sys_states.val.sys_sw_nconnect_flag == 1)
    8d8e:	4b23      	ldr	r3, [pc, #140]	; (8e1c <SysLED_Display+0x90>)
    8d90:	785b      	ldrb	r3, [r3, #1]
    8d92:	065a      	lsls	r2, r3, #25
    8d94:	d508      	bpl.n	8da8 <SysLED_Display+0x1c>
    8d96:	2382      	movs	r3, #130	; 0x82
    8d98:	05db      	lsls	r3, r3, #23
    8d9a:	2280      	movs	r2, #128	; 0x80
    8d9c:	0512      	lsls	r2, r2, #20
    8d9e:	615a      	str	r2, [r3, #20]
    8da0:	2280      	movs	r2, #128	; 0x80
    8da2:	0552      	lsls	r2, r2, #21
    8da4:	615a      	str	r2, [r3, #20]
    8da6:	e037      	b.n	8e18 <SysLED_Display+0x8c>
		Bsp_LED0_Off();//red
		Bsp_LED1_Off();//green
	}
	else
	{
		if(sys_err_flags.VAL >0)
    8da8:	4a1d      	ldr	r2, [pc, #116]	; (8e20 <SysLED_Display+0x94>)
    8daa:	8812      	ldrh	r2, [r2, #0]
    8dac:	2a00      	cmp	r2, #0
    8dae:	d008      	beq.n	8dc2 <SysLED_Display+0x36>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8db0:	2382      	movs	r3, #130	; 0x82
    8db2:	05db      	lsls	r3, r3, #23
    8db4:	2280      	movs	r2, #128	; 0x80
    8db6:	0512      	lsls	r2, r2, #20
    8db8:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8dba:	2280      	movs	r2, #128	; 0x80
    8dbc:	0552      	lsls	r2, r2, #21
    8dbe:	615a      	str	r2, [r3, #20]
    8dc0:	e02a      	b.n	8e18 <SysLED_Display+0x8c>
		Bsp_LED0_On();
		Bsp_LED1_Off();
		}
		else
		{
			if((afe_flags.val.afe_dfrv_autoprotect_flag == 1)||(sys_states.val.soft_dch_protect ==1))
    8dc2:	4a18      	ldr	r2, [pc, #96]	; (8e24 <SysLED_Display+0x98>)
    8dc4:	7852      	ldrb	r2, [r2, #1]
    8dc6:	0692      	lsls	r2, r2, #26
    8dc8:	d401      	bmi.n	8dce <SysLED_Display+0x42>
    8dca:	079b      	lsls	r3, r3, #30
    8dcc:	d502      	bpl.n	8dd4 <SysLED_Display+0x48>
			{
				SysLED_RunProtect();
    8dce:	4b16      	ldr	r3, [pc, #88]	; (8e28 <SysLED_Display+0x9c>)
    8dd0:	4798      	blx	r3
    8dd2:	e021      	b.n	8e18 <SysLED_Display+0x8c>
			}
			else
			{
				if(g_sys_cap.val.re_cap_rate>95)//满电
    8dd4:	4b15      	ldr	r3, [pc, #84]	; (8e2c <SysLED_Display+0xa0>)
    8dd6:	7c9b      	ldrb	r3, [r3, #18]
    8dd8:	b2db      	uxtb	r3, r3
    8dda:	2b5f      	cmp	r3, #95	; 0x5f
    8ddc:	d908      	bls.n	8df0 <SysLED_Display+0x64>
    8dde:	2382      	movs	r3, #130	; 0x82
    8de0:	05db      	lsls	r3, r3, #23
    8de2:	2280      	movs	r2, #128	; 0x80
    8de4:	0512      	lsls	r2, r2, #20
    8de6:	615a      	str	r2, [r3, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    8de8:	2280      	movs	r2, #128	; 0x80
    8dea:	0552      	lsls	r2, r2, #21
    8dec:	619a      	str	r2, [r3, #24]
    8dee:	e013      	b.n	8e18 <SysLED_Display+0x8c>
					Bsp_LED0_Off();
					Bsp_LED1_On();
				}
				else
				{
					if(sys_states.val.sys_chg_state == 1)
    8df0:	4b0a      	ldr	r3, [pc, #40]	; (8e1c <SysLED_Display+0x90>)
    8df2:	781b      	ldrb	r3, [r3, #0]
    8df4:	075a      	lsls	r2, r3, #29
    8df6:	d502      	bpl.n	8dfe <SysLED_Display+0x72>
					{
						SysLED_ChgNormal();
    8df8:	4b0d      	ldr	r3, [pc, #52]	; (8e30 <SysLED_Display+0xa4>)
    8dfa:	4798      	blx	r3
    8dfc:	e00c      	b.n	8e18 <SysLED_Display+0x8c>
					}
					else
					{
						if(sys_states.val.sys_dch_state == 1)
    8dfe:	071b      	lsls	r3, r3, #28
    8e00:	d508      	bpl.n	8e14 <SysLED_Display+0x88>
    8e02:	2382      	movs	r3, #130	; 0x82
    8e04:	05db      	lsls	r3, r3, #23
    8e06:	2280      	movs	r2, #128	; 0x80
    8e08:	0512      	lsls	r2, r2, #20
    8e0a:	619a      	str	r2, [r3, #24]
    8e0c:	2280      	movs	r2, #128	; 0x80
    8e0e:	0552      	lsls	r2, r2, #21
    8e10:	619a      	str	r2, [r3, #24]
    8e12:	e001      	b.n	8e18 <SysLED_Display+0x8c>
							Bsp_LED0_On();//red
							Bsp_LED1_On();//green
						}
						else
						{
							SysLED_RunNormal();
    8e14:	4b07      	ldr	r3, [pc, #28]	; (8e34 <SysLED_Display+0xa8>)
    8e16:	4798      	blx	r3
					}
				}
			}
		}
	}
}
    8e18:	bd10      	pop	{r4, pc}
    8e1a:	46c0      	nop			; (mov r8, r8)
    8e1c:	2000103c 	.word	0x2000103c
    8e20:	20000f0c 	.word	0x20000f0c
    8e24:	20001018 	.word	0x20001018
    8e28:	00008ca9 	.word	0x00008ca9
    8e2c:	20000e50 	.word	0x20000e50
    8e30:	00008cf5 	.word	0x00008cf5
    8e34:	00008d41 	.word	0x00008d41

00008e38 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    8e38:	4770      	bx	lr
    8e3a:	46c0      	nop			; (mov r8, r8)

00008e3c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    8e3c:	4b0c      	ldr	r3, [pc, #48]	; (8e70 <cpu_irq_enter_critical+0x34>)
    8e3e:	681b      	ldr	r3, [r3, #0]
    8e40:	2b00      	cmp	r3, #0
    8e42:	d110      	bne.n	8e66 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    8e44:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    8e48:	2b00      	cmp	r3, #0
    8e4a:	d109      	bne.n	8e60 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    8e4c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    8e4e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    8e52:	2200      	movs	r2, #0
    8e54:	4b07      	ldr	r3, [pc, #28]	; (8e74 <cpu_irq_enter_critical+0x38>)
    8e56:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    8e58:	3201      	adds	r2, #1
    8e5a:	4b07      	ldr	r3, [pc, #28]	; (8e78 <cpu_irq_enter_critical+0x3c>)
    8e5c:	701a      	strb	r2, [r3, #0]
    8e5e:	e002      	b.n	8e66 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    8e60:	2200      	movs	r2, #0
    8e62:	4b05      	ldr	r3, [pc, #20]	; (8e78 <cpu_irq_enter_critical+0x3c>)
    8e64:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    8e66:	4a02      	ldr	r2, [pc, #8]	; (8e70 <cpu_irq_enter_critical+0x34>)
    8e68:	6813      	ldr	r3, [r2, #0]
    8e6a:	3301      	adds	r3, #1
    8e6c:	6013      	str	r3, [r2, #0]
}
    8e6e:	4770      	bx	lr
    8e70:	20000c90 	.word	0x20000c90
    8e74:	2000000c 	.word	0x2000000c
    8e78:	20000c94 	.word	0x20000c94

00008e7c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    8e7c:	4b08      	ldr	r3, [pc, #32]	; (8ea0 <cpu_irq_leave_critical+0x24>)
    8e7e:	681a      	ldr	r2, [r3, #0]
    8e80:	3a01      	subs	r2, #1
    8e82:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    8e84:	681b      	ldr	r3, [r3, #0]
    8e86:	2b00      	cmp	r3, #0
    8e88:	d109      	bne.n	8e9e <cpu_irq_leave_critical+0x22>
    8e8a:	4b06      	ldr	r3, [pc, #24]	; (8ea4 <cpu_irq_leave_critical+0x28>)
    8e8c:	781b      	ldrb	r3, [r3, #0]
    8e8e:	2b00      	cmp	r3, #0
    8e90:	d005      	beq.n	8e9e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    8e92:	2201      	movs	r2, #1
    8e94:	4b04      	ldr	r3, [pc, #16]	; (8ea8 <cpu_irq_leave_critical+0x2c>)
    8e96:	701a      	strb	r2, [r3, #0]
    8e98:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    8e9c:	b662      	cpsie	i
	}
}
    8e9e:	4770      	bx	lr
    8ea0:	20000c90 	.word	0x20000c90
    8ea4:	20000c94 	.word	0x20000c94
    8ea8:	2000000c 	.word	0x2000000c

00008eac <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    8eac:	b510      	push	{r4, lr}
	switch (clock_source) {
    8eae:	2807      	cmp	r0, #7
    8eb0:	d803      	bhi.n	8eba <system_clock_source_get_hz+0xe>
    8eb2:	0080      	lsls	r0, r0, #2
    8eb4:	4b0f      	ldr	r3, [pc, #60]	; (8ef4 <system_clock_source_get_hz+0x48>)
    8eb6:	581b      	ldr	r3, [r3, r0]
    8eb8:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    8eba:	2000      	movs	r0, #0
    8ebc:	e018      	b.n	8ef0 <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    8ebe:	4b0e      	ldr	r3, [pc, #56]	; (8ef8 <system_clock_source_get_hz+0x4c>)
    8ec0:	6858      	ldr	r0, [r3, #4]
    8ec2:	e015      	b.n	8ef0 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    8ec4:	4b0d      	ldr	r3, [pc, #52]	; (8efc <system_clock_source_get_hz+0x50>)
    8ec6:	7d59      	ldrb	r1, [r3, #21]
    8ec8:	0709      	lsls	r1, r1, #28
    8eca:	0f09      	lsrs	r1, r1, #28
    8ecc:	3101      	adds	r1, #1
    8ece:	480c      	ldr	r0, [pc, #48]	; (8f00 <system_clock_source_get_hz+0x54>)
    8ed0:	4b0c      	ldr	r3, [pc, #48]	; (8f04 <system_clock_source_get_hz+0x58>)
    8ed2:	4798      	blx	r3
    8ed4:	e00c      	b.n	8ef0 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    8ed6:	4b08      	ldr	r3, [pc, #32]	; (8ef8 <system_clock_source_get_hz+0x4c>)
    8ed8:	6898      	ldr	r0, [r3, #8]
    8eda:	e009      	b.n	8ef0 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    8edc:	4b07      	ldr	r3, [pc, #28]	; (8efc <system_clock_source_get_hz+0x50>)
    8ede:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    8ee0:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    8ee2:	079b      	lsls	r3, r3, #30
    8ee4:	d504      	bpl.n	8ef0 <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    8ee6:	4b04      	ldr	r3, [pc, #16]	; (8ef8 <system_clock_source_get_hz+0x4c>)
    8ee8:	6818      	ldr	r0, [r3, #0]
    8eea:	e001      	b.n	8ef0 <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    8eec:	2080      	movs	r0, #128	; 0x80
    8eee:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    8ef0:	bd10      	pop	{r4, pc}
    8ef2:	46c0      	nop			; (mov r8, r8)
    8ef4:	00009de4 	.word	0x00009de4
    8ef8:	20000c98 	.word	0x20000c98
    8efc:	40001000 	.word	0x40001000
    8f00:	02dc6c00 	.word	0x02dc6c00
    8f04:	00009479 	.word	0x00009479

00008f08 <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    8f08:	b5f0      	push	{r4, r5, r6, r7, lr}
    8f0a:	464f      	mov	r7, r9
    8f0c:	4646      	mov	r6, r8
    8f0e:	b4c0      	push	{r6, r7}
    8f10:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    8f12:	2203      	movs	r2, #3
    8f14:	4b1b      	ldr	r3, [pc, #108]	; (8f84 <system_clock_init+0x7c>)
    8f16:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    8f18:	4a1b      	ldr	r2, [pc, #108]	; (8f88 <system_clock_init+0x80>)
    8f1a:	6853      	ldr	r3, [r2, #4]
    8f1c:	211e      	movs	r1, #30
    8f1e:	438b      	bics	r3, r1
    8f20:	6053      	str	r3, [r2, #4]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    8f22:	4b1a      	ldr	r3, [pc, #104]	; (8f8c <system_clock_init+0x84>)
    8f24:	7d19      	ldrb	r1, [r3, #20]
    8f26:	2280      	movs	r2, #128	; 0x80
    8f28:	430a      	orrs	r2, r1
    8f2a:	751a      	strb	r2, [r3, #20]
								|(CONF_CLOCK_OSC48M_RUN_IN_STANDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos);

	if (CONF_CLOCK_OSC48M_FREQ_DIV != SYSTEM_OSC48M_DIV_12){
		OSCCTRL->OSC48MDIV.reg = OSCCTRL_OSC48MDIV_DIV(CONF_CLOCK_OSC48M_FREQ_DIV);
    8f2c:	2202      	movs	r2, #2
    8f2e:	755a      	strb	r2, [r3, #21]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
    8f30:	001a      	movs	r2, r3
    8f32:	6993      	ldr	r3, [r2, #24]
    8f34:	2b00      	cmp	r3, #0
    8f36:	d1fc      	bne.n	8f32 <system_clock_init+0x2a>
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    8f38:	4b15      	ldr	r3, [pc, #84]	; (8f90 <system_clock_init+0x88>)
    8f3a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    8f3c:	ac01      	add	r4, sp, #4
    8f3e:	2601      	movs	r6, #1
    8f40:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    8f42:	2500      	movs	r5, #0
    8f44:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    8f46:	2306      	movs	r3, #6
    8f48:	4699      	mov	r9, r3
    8f4a:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    8f4c:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    8f4e:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    8f50:	0021      	movs	r1, r4
    8f52:	2008      	movs	r0, #8
    8f54:	4b0f      	ldr	r3, [pc, #60]	; (8f94 <system_clock_init+0x8c>)
    8f56:	4698      	mov	r8, r3
    8f58:	4798      	blx	r3
    8f5a:	2008      	movs	r0, #8
    8f5c:	4f0e      	ldr	r7, [pc, #56]	; (8f98 <system_clock_init+0x90>)
    8f5e:	47b8      	blx	r7
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    8f60:	4b0e      	ldr	r3, [pc, #56]	; (8f9c <system_clock_init+0x94>)
    8f62:	711e      	strb	r6, [r3, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    8f64:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    8f66:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    8f68:	464b      	mov	r3, r9
    8f6a:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    8f6c:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    8f6e:	7265      	strb	r5, [r4, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    8f70:	0021      	movs	r1, r4
    8f72:	2000      	movs	r0, #0
    8f74:	47c0      	blx	r8
    8f76:	2000      	movs	r0, #0
    8f78:	47b8      	blx	r7
#endif

}
    8f7a:	b005      	add	sp, #20
    8f7c:	bc0c      	pop	{r2, r3}
    8f7e:	4690      	mov	r8, r2
    8f80:	4699      	mov	r9, r3
    8f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8f84:	40001800 	.word	0x40001800
    8f88:	41004000 	.word	0x41004000
    8f8c:	40001000 	.word	0x40001000
    8f90:	00008fa1 	.word	0x00008fa1
    8f94:	00008fc5 	.word	0x00008fc5
    8f98:	00009071 	.word	0x00009071
    8f9c:	40000800 	.word	0x40000800

00008fa0 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    8fa0:	4a06      	ldr	r2, [pc, #24]	; (8fbc <system_gclk_init+0x1c>)
    8fa2:	6951      	ldr	r1, [r2, #20]
    8fa4:	2380      	movs	r3, #128	; 0x80
    8fa6:	430b      	orrs	r3, r1
    8fa8:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    8faa:	2201      	movs	r2, #1
    8fac:	4b04      	ldr	r3, [pc, #16]	; (8fc0 <system_gclk_init+0x20>)
    8fae:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    8fb0:	0019      	movs	r1, r3
    8fb2:	780b      	ldrb	r3, [r1, #0]
    8fb4:	4213      	tst	r3, r2
    8fb6:	d1fc      	bne.n	8fb2 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    8fb8:	4770      	bx	lr
    8fba:	46c0      	nop			; (mov r8, r8)
    8fbc:	40000800 	.word	0x40000800
    8fc0:	40001c00 	.word	0x40001c00

00008fc4 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    8fc4:	b570      	push	{r4, r5, r6, lr}
    8fc6:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    8fc8:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    8fca:	784b      	ldrb	r3, [r1, #1]
    8fcc:	2b00      	cmp	r3, #0
    8fce:	d002      	beq.n	8fd6 <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    8fd0:	2380      	movs	r3, #128	; 0x80
    8fd2:	00db      	lsls	r3, r3, #3
    8fd4:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    8fd6:	7a4b      	ldrb	r3, [r1, #9]
    8fd8:	2b00      	cmp	r3, #0
    8fda:	d002      	beq.n	8fe2 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    8fdc:	2380      	movs	r3, #128	; 0x80
    8fde:	011b      	lsls	r3, r3, #4
    8fe0:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    8fe2:	684a      	ldr	r2, [r1, #4]
    8fe4:	2a01      	cmp	r2, #1
    8fe6:	d917      	bls.n	9018 <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    8fe8:	1e53      	subs	r3, r2, #1
    8fea:	421a      	tst	r2, r3
    8fec:	d10f      	bne.n	900e <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    8fee:	2a02      	cmp	r2, #2
    8ff0:	d906      	bls.n	9000 <system_gclk_gen_set_config+0x3c>
    8ff2:	2302      	movs	r3, #2
    8ff4:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    8ff6:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    8ff8:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    8ffa:	429a      	cmp	r2, r3
    8ffc:	d8fb      	bhi.n	8ff6 <system_gclk_gen_set_config+0x32>
    8ffe:	e000      	b.n	9002 <system_gclk_gen_set_config+0x3e>
    9000:	2000      	movs	r0, #0
    9002:	2380      	movs	r3, #128	; 0x80
    9004:	015b      	lsls	r3, r3, #5
    9006:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    9008:	0400      	lsls	r0, r0, #16
    900a:	4304      	orrs	r4, r0
    900c:	e004      	b.n	9018 <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    900e:	0412      	lsls	r2, r2, #16
    9010:	2380      	movs	r3, #128	; 0x80
    9012:	009b      	lsls	r3, r3, #2
    9014:	431a      	orrs	r2, r3
    9016:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    9018:	7a0b      	ldrb	r3, [r1, #8]
    901a:	2b00      	cmp	r3, #0
    901c:	d002      	beq.n	9024 <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    901e:	2380      	movs	r3, #128	; 0x80
    9020:	019b      	lsls	r3, r3, #6
    9022:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9024:	2604      	movs	r6, #4
    9026:	40ae      	lsls	r6, r5
    9028:	490d      	ldr	r1, [pc, #52]	; (9060 <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    902a:	4a0e      	ldr	r2, [pc, #56]	; (9064 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    902c:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    902e:	4013      	ands	r3, r2
    9030:	421e      	tst	r6, r3
    9032:	d1fb      	bne.n	902c <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9034:	4b0c      	ldr	r3, [pc, #48]	; (9068 <system_gclk_gen_set_config+0xa4>)
    9036:	4798      	blx	r3
    9038:	00ad      	lsls	r5, r5, #2
    903a:	4b09      	ldr	r3, [pc, #36]	; (9060 <system_gclk_gen_set_config+0x9c>)
    903c:	469c      	mov	ip, r3
    903e:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    9040:	6a28      	ldr	r0, [r5, #32]
    9042:	2380      	movs	r3, #128	; 0x80
    9044:	005b      	lsls	r3, r3, #1
    9046:	4018      	ands	r0, r3
    9048:	4320      	orrs	r0, r4
    904a:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    904c:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    904e:	4a05      	ldr	r2, [pc, #20]	; (9064 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9050:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    9052:	4013      	ands	r3, r2
    9054:	421e      	tst	r6, r3
    9056:	d1fb      	bne.n	9050 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9058:	4b04      	ldr	r3, [pc, #16]	; (906c <system_gclk_gen_set_config+0xa8>)
    905a:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    905c:	bd70      	pop	{r4, r5, r6, pc}
    905e:	46c0      	nop			; (mov r8, r8)
    9060:	40001c00 	.word	0x40001c00
    9064:	000007fc 	.word	0x000007fc
    9068:	00008e3d 	.word	0x00008e3d
    906c:	00008e7d 	.word	0x00008e7d

00009070 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    9070:	b510      	push	{r4, lr}
    9072:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9074:	2204      	movs	r2, #4
    9076:	4082      	lsls	r2, r0
    9078:	4809      	ldr	r0, [pc, #36]	; (90a0 <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    907a:	490a      	ldr	r1, [pc, #40]	; (90a4 <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    907c:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    907e:	400b      	ands	r3, r1
    9080:	421a      	tst	r2, r3
    9082:	d1fb      	bne.n	907c <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9084:	4b08      	ldr	r3, [pc, #32]	; (90a8 <system_gclk_gen_enable+0x38>)
    9086:	4798      	blx	r3
    9088:	00a4      	lsls	r4, r4, #2
    908a:	4b05      	ldr	r3, [pc, #20]	; (90a0 <system_gclk_gen_enable+0x30>)
    908c:	469c      	mov	ip, r3
    908e:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    9090:	6a23      	ldr	r3, [r4, #32]
    9092:	2280      	movs	r2, #128	; 0x80
    9094:	0052      	lsls	r2, r2, #1
    9096:	4313      	orrs	r3, r2
    9098:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    909a:	4b04      	ldr	r3, [pc, #16]	; (90ac <system_gclk_gen_enable+0x3c>)
    909c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    909e:	bd10      	pop	{r4, pc}
    90a0:	40001c00 	.word	0x40001c00
    90a4:	000007fc 	.word	0x000007fc
    90a8:	00008e3d 	.word	0x00008e3d
    90ac:	00008e7d 	.word	0x00008e7d

000090b0 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    90b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    90b2:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    90b4:	2204      	movs	r2, #4
    90b6:	4082      	lsls	r2, r0
    90b8:	4812      	ldr	r0, [pc, #72]	; (9104 <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    90ba:	4913      	ldr	r1, [pc, #76]	; (9108 <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    90bc:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    90be:	400b      	ands	r3, r1
    90c0:	421a      	tst	r2, r3
    90c2:	d1fb      	bne.n	90bc <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    90c4:	4b11      	ldr	r3, [pc, #68]	; (910c <system_gclk_gen_get_hz+0x5c>)
    90c6:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    90c8:	4f0e      	ldr	r7, [pc, #56]	; (9104 <system_gclk_gen_get_hz+0x54>)
    90ca:	3408      	adds	r4, #8
    90cc:	00a4      	lsls	r4, r4, #2
    90ce:	59e0      	ldr	r0, [r4, r7]
    90d0:	0740      	lsls	r0, r0, #29
    90d2:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    90d4:	4b0e      	ldr	r3, [pc, #56]	; (9110 <system_gclk_gen_get_hz+0x60>)
    90d6:	4798      	blx	r3
    90d8:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    90da:	59e5      	ldr	r5, [r4, r7]
    90dc:	04ed      	lsls	r5, r5, #19
    90de:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    90e0:	59e4      	ldr	r4, [r4, r7]
    90e2:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    90e4:	4b0b      	ldr	r3, [pc, #44]	; (9114 <system_gclk_gen_get_hz+0x64>)
    90e6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    90e8:	2d00      	cmp	r5, #0
    90ea:	d107      	bne.n	90fc <system_gclk_gen_get_hz+0x4c>
    90ec:	2c01      	cmp	r4, #1
    90ee:	d907      	bls.n	9100 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    90f0:	0021      	movs	r1, r4
    90f2:	0030      	movs	r0, r6
    90f4:	4b08      	ldr	r3, [pc, #32]	; (9118 <system_gclk_gen_get_hz+0x68>)
    90f6:	4798      	blx	r3
    90f8:	0006      	movs	r6, r0
    90fa:	e001      	b.n	9100 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    90fc:	3401      	adds	r4, #1
    90fe:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    9100:	0030      	movs	r0, r6
    9102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9104:	40001c00 	.word	0x40001c00
    9108:	000007fc 	.word	0x000007fc
    910c:	00008e3d 	.word	0x00008e3d
    9110:	00008ead 	.word	0x00008ead
    9114:	00008e7d 	.word	0x00008e7d
    9118:	00009479 	.word	0x00009479

0000911c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    911c:	b510      	push	{r4, lr}
    911e:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9120:	4b09      	ldr	r3, [pc, #36]	; (9148 <system_gclk_chan_enable+0x2c>)
    9122:	4798      	blx	r3
    9124:	00a0      	lsls	r0, r4, #2
    9126:	4b09      	ldr	r3, [pc, #36]	; (914c <system_gclk_chan_enable+0x30>)
    9128:	469c      	mov	ip, r3
    912a:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    912c:	2280      	movs	r2, #128	; 0x80
    912e:	5881      	ldr	r1, [r0, r2]
    9130:	2340      	movs	r3, #64	; 0x40
    9132:	430b      	orrs	r3, r1
    9134:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    9136:	2180      	movs	r1, #128	; 0x80
    9138:	3a40      	subs	r2, #64	; 0x40
    913a:	5843      	ldr	r3, [r0, r1]
    913c:	421a      	tst	r2, r3
    913e:	d0fc      	beq.n	913a <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9140:	4b03      	ldr	r3, [pc, #12]	; (9150 <system_gclk_chan_enable+0x34>)
    9142:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    9144:	bd10      	pop	{r4, pc}
    9146:	46c0      	nop			; (mov r8, r8)
    9148:	00008e3d 	.word	0x00008e3d
    914c:	40001c00 	.word	0x40001c00
    9150:	00008e7d 	.word	0x00008e7d

00009154 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    9154:	b510      	push	{r4, lr}
    9156:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9158:	4b09      	ldr	r3, [pc, #36]	; (9180 <system_gclk_chan_disable+0x2c>)
    915a:	4798      	blx	r3
    915c:	00a0      	lsls	r0, r4, #2
    915e:	4b09      	ldr	r3, [pc, #36]	; (9184 <system_gclk_chan_disable+0x30>)
    9160:	469c      	mov	ip, r3
    9162:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    9164:	2280      	movs	r2, #128	; 0x80
    9166:	5883      	ldr	r3, [r0, r2]
    9168:	2140      	movs	r1, #64	; 0x40
    916a:	438b      	bics	r3, r1
    916c:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    916e:	3140      	adds	r1, #64	; 0x40
    9170:	3a40      	subs	r2, #64	; 0x40
    9172:	5843      	ldr	r3, [r0, r1]
    9174:	421a      	tst	r2, r3
    9176:	d1fc      	bne.n	9172 <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9178:	4b03      	ldr	r3, [pc, #12]	; (9188 <system_gclk_chan_disable+0x34>)
    917a:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    917c:	bd10      	pop	{r4, pc}
    917e:	46c0      	nop			; (mov r8, r8)
    9180:	00008e3d 	.word	0x00008e3d
    9184:	40001c00 	.word	0x40001c00
    9188:	00008e7d 	.word	0x00008e7d

0000918c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    918c:	b570      	push	{r4, r5, r6, lr}
    918e:	0004      	movs	r4, r0
    9190:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    9192:	4b05      	ldr	r3, [pc, #20]	; (91a8 <system_gclk_chan_set_config+0x1c>)
    9194:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    9196:	782b      	ldrb	r3, [r5, #0]
    9198:	220f      	movs	r2, #15
    919a:	4013      	ands	r3, r2
    919c:	3420      	adds	r4, #32
    919e:	00a4      	lsls	r4, r4, #2
    91a0:	4a02      	ldr	r2, [pc, #8]	; (91ac <system_gclk_chan_set_config+0x20>)
    91a2:	50a3      	str	r3, [r4, r2]


}
    91a4:	bd70      	pop	{r4, r5, r6, pc}
    91a6:	46c0      	nop			; (mov r8, r8)
    91a8:	00009155 	.word	0x00009155
    91ac:	40001c00 	.word	0x40001c00

000091b0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    91b0:	b510      	push	{r4, lr}
    91b2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    91b4:	4b06      	ldr	r3, [pc, #24]	; (91d0 <system_gclk_chan_get_hz+0x20>)
    91b6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    91b8:	3420      	adds	r4, #32
    91ba:	00a4      	lsls	r4, r4, #2
    91bc:	4b05      	ldr	r3, [pc, #20]	; (91d4 <system_gclk_chan_get_hz+0x24>)
    91be:	58e4      	ldr	r4, [r4, r3]
    91c0:	0724      	lsls	r4, r4, #28
    91c2:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    91c4:	4b04      	ldr	r3, [pc, #16]	; (91d8 <system_gclk_chan_get_hz+0x28>)
    91c6:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    91c8:	0020      	movs	r0, r4
    91ca:	4b04      	ldr	r3, [pc, #16]	; (91dc <system_gclk_chan_get_hz+0x2c>)
    91cc:	4798      	blx	r3
}
    91ce:	bd10      	pop	{r4, pc}
    91d0:	00008e3d 	.word	0x00008e3d
    91d4:	40001c00 	.word	0x40001c00
    91d8:	00008e7d 	.word	0x00008e7d
    91dc:	000090b1 	.word	0x000090b1

000091e0 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    91e0:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    91e2:	78d3      	ldrb	r3, [r2, #3]
    91e4:	2b00      	cmp	r3, #0
    91e6:	d11e      	bne.n	9226 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    91e8:	7813      	ldrb	r3, [r2, #0]
    91ea:	2b80      	cmp	r3, #128	; 0x80
    91ec:	d004      	beq.n	91f8 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    91ee:	061b      	lsls	r3, r3, #24
    91f0:	2480      	movs	r4, #128	; 0x80
    91f2:	0264      	lsls	r4, r4, #9
    91f4:	4323      	orrs	r3, r4
    91f6:	e000      	b.n	91fa <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    91f8:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    91fa:	7854      	ldrb	r4, [r2, #1]
    91fc:	2502      	movs	r5, #2
    91fe:	43ac      	bics	r4, r5
    9200:	d10a      	bne.n	9218 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    9202:	7894      	ldrb	r4, [r2, #2]
    9204:	2c00      	cmp	r4, #0
    9206:	d103      	bne.n	9210 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    9208:	2480      	movs	r4, #128	; 0x80
    920a:	02a4      	lsls	r4, r4, #10
    920c:	4323      	orrs	r3, r4
    920e:	e002      	b.n	9216 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    9210:	24c0      	movs	r4, #192	; 0xc0
    9212:	02e4      	lsls	r4, r4, #11
    9214:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    9216:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    9218:	7854      	ldrb	r4, [r2, #1]
    921a:	3c01      	subs	r4, #1
    921c:	2c01      	cmp	r4, #1
    921e:	d812      	bhi.n	9246 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    9220:	4c18      	ldr	r4, [pc, #96]	; (9284 <_system_pinmux_config+0xa4>)
    9222:	4023      	ands	r3, r4
    9224:	e00f      	b.n	9246 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    9226:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    9228:	040b      	lsls	r3, r1, #16
    922a:	0c1b      	lsrs	r3, r3, #16
    922c:	24a0      	movs	r4, #160	; 0xa0
    922e:	05e4      	lsls	r4, r4, #23
    9230:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    9232:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    9234:	0c0b      	lsrs	r3, r1, #16
    9236:	24d0      	movs	r4, #208	; 0xd0
    9238:	0624      	lsls	r4, r4, #24
    923a:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    923c:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    923e:	78d3      	ldrb	r3, [r2, #3]
    9240:	2b00      	cmp	r3, #0
    9242:	d018      	beq.n	9276 <_system_pinmux_config+0x96>
    9244:	e01c      	b.n	9280 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    9246:	040c      	lsls	r4, r1, #16
    9248:	0c24      	lsrs	r4, r4, #16
    924a:	25a0      	movs	r5, #160	; 0xa0
    924c:	05ed      	lsls	r5, r5, #23
    924e:	432c      	orrs	r4, r5
    9250:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    9252:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    9254:	0c0c      	lsrs	r4, r1, #16
    9256:	25d0      	movs	r5, #208	; 0xd0
    9258:	062d      	lsls	r5, r5, #24
    925a:	432c      	orrs	r4, r5
    925c:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    925e:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    9260:	78d4      	ldrb	r4, [r2, #3]
    9262:	2c00      	cmp	r4, #0
    9264:	d10c      	bne.n	9280 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    9266:	035b      	lsls	r3, r3, #13
    9268:	d505      	bpl.n	9276 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    926a:	7893      	ldrb	r3, [r2, #2]
    926c:	2b01      	cmp	r3, #1
    926e:	d101      	bne.n	9274 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    9270:	6181      	str	r1, [r0, #24]
    9272:	e000      	b.n	9276 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    9274:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    9276:	7853      	ldrb	r3, [r2, #1]
    9278:	3b01      	subs	r3, #1
    927a:	2b01      	cmp	r3, #1
    927c:	d800      	bhi.n	9280 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    927e:	6081      	str	r1, [r0, #8]
		}
	}
}
    9280:	bd30      	pop	{r4, r5, pc}
    9282:	46c0      	nop			; (mov r8, r8)
    9284:	fffbffff 	.word	0xfffbffff

00009288 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    9288:	b510      	push	{r4, lr}
    928a:	0003      	movs	r3, r0
    928c:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    928e:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9290:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9292:	2900      	cmp	r1, #0
    9294:	d105      	bne.n	92a2 <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    9296:	0958      	lsrs	r0, r3, #5
    9298:	01c0      	lsls	r0, r0, #7
    929a:	2182      	movs	r1, #130	; 0x82
    929c:	05c9      	lsls	r1, r1, #23
    929e:	468c      	mov	ip, r1
    92a0:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    92a2:	211f      	movs	r1, #31
    92a4:	400b      	ands	r3, r1
    92a6:	391e      	subs	r1, #30
    92a8:	4099      	lsls	r1, r3
    92aa:	4b01      	ldr	r3, [pc, #4]	; (92b0 <system_pinmux_pin_set_config+0x28>)
    92ac:	4798      	blx	r3
}
    92ae:	bd10      	pop	{r4, pc}
    92b0:	000091e1 	.word	0x000091e1

000092b4 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    92b4:	4770      	bx	lr
    92b6:	46c0      	nop			; (mov r8, r8)

000092b8 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    92b8:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    92ba:	4b05      	ldr	r3, [pc, #20]	; (92d0 <system_init+0x18>)
    92bc:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    92be:	4b05      	ldr	r3, [pc, #20]	; (92d4 <system_init+0x1c>)
    92c0:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    92c2:	4b05      	ldr	r3, [pc, #20]	; (92d8 <system_init+0x20>)
    92c4:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    92c6:	4b05      	ldr	r3, [pc, #20]	; (92dc <system_init+0x24>)
    92c8:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    92ca:	4b05      	ldr	r3, [pc, #20]	; (92e0 <system_init+0x28>)
    92cc:	4798      	blx	r3
}
    92ce:	bd10      	pop	{r4, pc}
    92d0:	00008f09 	.word	0x00008f09
    92d4:	00008e39 	.word	0x00008e39
    92d8:	000092b5 	.word	0x000092b5
    92dc:	00007e71 	.word	0x00007e71
    92e0:	000092b5 	.word	0x000092b5

000092e4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    92e4:	e7fe      	b.n	92e4 <Dummy_Handler>
    92e6:	46c0      	nop			; (mov r8, r8)

000092e8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    92e8:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    92ea:	4b1b      	ldr	r3, [pc, #108]	; (9358 <Reset_Handler+0x70>)
    92ec:	4a1b      	ldr	r2, [pc, #108]	; (935c <Reset_Handler+0x74>)
    92ee:	429a      	cmp	r2, r3
    92f0:	d003      	beq.n	92fa <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    92f2:	4b1b      	ldr	r3, [pc, #108]	; (9360 <Reset_Handler+0x78>)
    92f4:	4a18      	ldr	r2, [pc, #96]	; (9358 <Reset_Handler+0x70>)
    92f6:	429a      	cmp	r2, r3
    92f8:	d304      	bcc.n	9304 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    92fa:	4b1a      	ldr	r3, [pc, #104]	; (9364 <Reset_Handler+0x7c>)
    92fc:	4a1a      	ldr	r2, [pc, #104]	; (9368 <Reset_Handler+0x80>)
    92fe:	429a      	cmp	r2, r3
    9300:	d310      	bcc.n	9324 <Reset_Handler+0x3c>
    9302:	e01e      	b.n	9342 <Reset_Handler+0x5a>
    9304:	4a19      	ldr	r2, [pc, #100]	; (936c <Reset_Handler+0x84>)
    9306:	4b16      	ldr	r3, [pc, #88]	; (9360 <Reset_Handler+0x78>)
    9308:	3303      	adds	r3, #3
    930a:	1a9b      	subs	r3, r3, r2
    930c:	089b      	lsrs	r3, r3, #2
    930e:	3301      	adds	r3, #1
    9310:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    9312:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    9314:	4810      	ldr	r0, [pc, #64]	; (9358 <Reset_Handler+0x70>)
    9316:	4911      	ldr	r1, [pc, #68]	; (935c <Reset_Handler+0x74>)
    9318:	588c      	ldr	r4, [r1, r2]
    931a:	5084      	str	r4, [r0, r2]
    931c:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    931e:	429a      	cmp	r2, r3
    9320:	d1fa      	bne.n	9318 <Reset_Handler+0x30>
    9322:	e7ea      	b.n	92fa <Reset_Handler+0x12>
    9324:	4a12      	ldr	r2, [pc, #72]	; (9370 <Reset_Handler+0x88>)
    9326:	4b0f      	ldr	r3, [pc, #60]	; (9364 <Reset_Handler+0x7c>)
    9328:	3303      	adds	r3, #3
    932a:	1a9b      	subs	r3, r3, r2
    932c:	089b      	lsrs	r3, r3, #2
    932e:	3301      	adds	r3, #1
    9330:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    9332:	2200      	movs	r2, #0
                *pDest++ = 0;
    9334:	480c      	ldr	r0, [pc, #48]	; (9368 <Reset_Handler+0x80>)
    9336:	2100      	movs	r1, #0
    9338:	1814      	adds	r4, r2, r0
    933a:	6021      	str	r1, [r4, #0]
    933c:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    933e:	429a      	cmp	r2, r3
    9340:	d1fa      	bne.n	9338 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    9342:	4a0c      	ldr	r2, [pc, #48]	; (9374 <Reset_Handler+0x8c>)
    9344:	21ff      	movs	r1, #255	; 0xff
    9346:	4b0c      	ldr	r3, [pc, #48]	; (9378 <Reset_Handler+0x90>)
    9348:	438b      	bics	r3, r1
    934a:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    934c:	4b0b      	ldr	r3, [pc, #44]	; (937c <Reset_Handler+0x94>)
    934e:	4798      	blx	r3

        /* Branch to main function */
        main();
    9350:	4b0b      	ldr	r3, [pc, #44]	; (9380 <Reset_Handler+0x98>)
    9352:	4798      	blx	r3
    9354:	e7fe      	b.n	9354 <Reset_Handler+0x6c>
    9356:	46c0      	nop			; (mov r8, r8)
    9358:	20000000 	.word	0x20000000
    935c:	00009e24 	.word	0x00009e24
    9360:	20000010 	.word	0x20000010
    9364:	20001060 	.word	0x20001060
    9368:	20000010 	.word	0x20000010
    936c:	20000004 	.word	0x20000004
    9370:	20000014 	.word	0x20000014
    9374:	e000ed00 	.word	0xe000ed00
    9378:	00004000 	.word	0x00004000
    937c:	00009765 	.word	0x00009765
    9380:	00009385 	.word	0x00009385

00009384 <main>:

static volatile unsigned char flash_data[] __attribute__((section(".physicalsection")))={"const data"};


int main (void)
{
    9384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t temp = flash_data[0] ;
    9386:	4b25      	ldr	r3, [pc, #148]	; (941c <main+0x98>)
    9388:	781b      	ldrb	r3, [r3, #0]
	temp = temp;
	
	system_init();
    938a:	4b25      	ldr	r3, [pc, #148]	; (9420 <main+0x9c>)
    938c:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    938e:	4b25      	ldr	r3, [pc, #148]	; (9424 <main+0xa0>)
    9390:	4798      	blx	r3
	//uint8_t string[] = "Hello World!\r\n";
	//Usart_send_buff(string,12);
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    9392:	4b25      	ldr	r3, [pc, #148]	; (9428 <main+0xa4>)
    9394:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    9396:	4b25      	ldr	r3, [pc, #148]	; (942c <main+0xa8>)
    9398:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    939a:	4b25      	ldr	r3, [pc, #148]	; (9430 <main+0xac>)
    939c:	4798      	blx	r3
	
	/* Init ADC0 */
	Configure_Adc();
    939e:	4b25      	ldr	r3, [pc, #148]	; (9434 <main+0xb0>)
    93a0:	4798      	blx	r3
	
	/* Init GPIO */
	Configure_GPIO();
    93a2:	4b25      	ldr	r3, [pc, #148]	; (9438 <main+0xb4>)
    93a4:	4798      	blx	r3
	
	/* Init CAN */
	configure_can();
    93a6:	4b25      	ldr	r3, [pc, #148]	; (943c <main+0xb8>)
    93a8:	4798      	blx	r3
	can_set_standard_filter_1();
    93aa:	4b25      	ldr	r3, [pc, #148]	; (9440 <main+0xbc>)
    93ac:	4798      	blx	r3
	buff_init();
    93ae:	4b25      	ldr	r3, [pc, #148]	; (9444 <main+0xc0>)
    93b0:	4798      	blx	r3
	
	/* 上电变量初始化 */
	PowerOn_Init();
    93b2:	4b25      	ldr	r3, [pc, #148]	; (9448 <main+0xc4>)
    93b4:	4798      	blx	r3
    93b6:	2482      	movs	r4, #130	; 0x82
    93b8:	05e4      	lsls	r4, r4, #23
    93ba:	0026      	movs	r6, r4
    93bc:	3680      	adds	r6, #128	; 0x80
    93be:	2780      	movs	r7, #128	; 0x80
    93c0:	02bf      	lsls	r7, r7, #10
    93c2:	61b7      	str	r7, [r6, #24]
	
	VPC_High();
	delay_ms(50);
    93c4:	2032      	movs	r0, #50	; 0x32
    93c6:	4d21      	ldr	r5, [pc, #132]	; (944c <main+0xc8>)
    93c8:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    93ca:	6177      	str	r7, [r6, #20]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    93cc:	2201      	movs	r2, #1
    93ce:	4b20      	ldr	r3, [pc, #128]	; (9450 <main+0xcc>)
    93d0:	701a      	strb	r2, [r3, #0]
    93d2:	f3bf 8f5f 	dmb	sy
    93d6:	b662      	cpsie	i
	VPC_Low();

	system_interrupt_enable_global();

	/* 从EEPROM恢复各变量的值 */
	SYS_EEPROM_Init();
    93d8:	4b1e      	ldr	r3, [pc, #120]	; (9454 <main+0xd0>)
    93da:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    93dc:	4b1e      	ldr	r3, [pc, #120]	; (9458 <main+0xd4>)
    93de:	881b      	ldrh	r3, [r3, #0]
    93e0:	b29b      	uxth	r3, r3
    93e2:	4a1e      	ldr	r2, [pc, #120]	; (945c <main+0xd8>)
    93e4:	8013      	strh	r3, [r2, #0]
	
	/* 初始化AFE */
    AFE_Init();
    93e6:	4b1e      	ldr	r3, [pc, #120]	; (9460 <main+0xdc>)
    93e8:	4798      	blx	r3
	delay_ms(300);
    93ea:	2096      	movs	r0, #150	; 0x96
    93ec:	0040      	lsls	r0, r0, #1
    93ee:	47a8      	blx	r5
	
    sleep_delay_cycle = 0;
    93f0:	2200      	movs	r2, #0
    93f2:	4b1c      	ldr	r3, [pc, #112]	; (9464 <main+0xe0>)
    93f4:	701a      	strb	r2, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          //低功耗模式 1关闭所有功能zzy20161101
    93f6:	4a1c      	ldr	r2, [pc, #112]	; (9468 <main+0xe4>)
    93f8:	7853      	ldrb	r3, [r2, #1]
    93fa:	2110      	movs	r1, #16
    93fc:	438b      	bics	r3, r1
    93fe:	7053      	strb	r3, [r2, #1]
    9400:	2380      	movs	r3, #128	; 0x80
    9402:	051b      	lsls	r3, r3, #20
    9404:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9406:	2380      	movs	r3, #128	; 0x80
    9408:	055b      	lsls	r3, r3, #21
    940a:	61a3      	str	r3, [r4, #24]
	
	Bsp_LED0_Off();
	Bsp_LED1_On();

	Address_Init(); //初始化设备地址
    940c:	4b17      	ldr	r3, [pc, #92]	; (946c <main+0xe8>)
    940e:	4798      	blx	r3
	//printf("address is %d. \r\n",ID_address);
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    9410:	4d17      	ldr	r5, [pc, #92]	; (9470 <main+0xec>)
		AFE_Reg_Read();
    9412:	4c18      	ldr	r4, [pc, #96]	; (9474 <main+0xf0>)
	//printf("address is %d. \r\n",ID_address);
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    9414:	47a8      	blx	r5
		AFE_Reg_Read();
    9416:	47a0      	blx	r4
    9418:	e7fc      	b.n	9414 <main+0x90>
    941a:	46c0      	nop			; (mov r8, r8)
    941c:	00003000 	.word	0x00003000
    9420:	000092b9 	.word	0x000092b9
    9424:	0000735d 	.word	0x0000735d
    9428:	00008c71 	.word	0x00008c71
    942c:	00006e8d 	.word	0x00006e8d
    9430:	00005441 	.word	0x00005441
    9434:	00004139 	.word	0x00004139
    9438:	00005731 	.word	0x00005731
    943c:	00004c29 	.word	0x00004c29
    9440:	00004ce5 	.word	0x00004ce5
    9444:	00004d91 	.word	0x00004d91
    9448:	00005d51 	.word	0x00005d51
    944c:	000073c9 	.word	0x000073c9
    9450:	2000000c 	.word	0x2000000c
    9454:	000056d9 	.word	0x000056d9
    9458:	20000e86 	.word	0x20000e86
    945c:	20000e50 	.word	0x20000e50
    9460:	00004765 	.word	0x00004765
    9464:	20000ea8 	.word	0x20000ea8
    9468:	2000103c 	.word	0x2000103c
    946c:	0000536d 	.word	0x0000536d
    9470:	00005191 	.word	0x00005191
    9474:	000049f9 	.word	0x000049f9

00009478 <__aeabi_uidiv>:
    9478:	2200      	movs	r2, #0
    947a:	0843      	lsrs	r3, r0, #1
    947c:	428b      	cmp	r3, r1
    947e:	d374      	bcc.n	956a <__aeabi_uidiv+0xf2>
    9480:	0903      	lsrs	r3, r0, #4
    9482:	428b      	cmp	r3, r1
    9484:	d35f      	bcc.n	9546 <__aeabi_uidiv+0xce>
    9486:	0a03      	lsrs	r3, r0, #8
    9488:	428b      	cmp	r3, r1
    948a:	d344      	bcc.n	9516 <__aeabi_uidiv+0x9e>
    948c:	0b03      	lsrs	r3, r0, #12
    948e:	428b      	cmp	r3, r1
    9490:	d328      	bcc.n	94e4 <__aeabi_uidiv+0x6c>
    9492:	0c03      	lsrs	r3, r0, #16
    9494:	428b      	cmp	r3, r1
    9496:	d30d      	bcc.n	94b4 <__aeabi_uidiv+0x3c>
    9498:	22ff      	movs	r2, #255	; 0xff
    949a:	0209      	lsls	r1, r1, #8
    949c:	ba12      	rev	r2, r2
    949e:	0c03      	lsrs	r3, r0, #16
    94a0:	428b      	cmp	r3, r1
    94a2:	d302      	bcc.n	94aa <__aeabi_uidiv+0x32>
    94a4:	1212      	asrs	r2, r2, #8
    94a6:	0209      	lsls	r1, r1, #8
    94a8:	d065      	beq.n	9576 <__aeabi_uidiv+0xfe>
    94aa:	0b03      	lsrs	r3, r0, #12
    94ac:	428b      	cmp	r3, r1
    94ae:	d319      	bcc.n	94e4 <__aeabi_uidiv+0x6c>
    94b0:	e000      	b.n	94b4 <__aeabi_uidiv+0x3c>
    94b2:	0a09      	lsrs	r1, r1, #8
    94b4:	0bc3      	lsrs	r3, r0, #15
    94b6:	428b      	cmp	r3, r1
    94b8:	d301      	bcc.n	94be <__aeabi_uidiv+0x46>
    94ba:	03cb      	lsls	r3, r1, #15
    94bc:	1ac0      	subs	r0, r0, r3
    94be:	4152      	adcs	r2, r2
    94c0:	0b83      	lsrs	r3, r0, #14
    94c2:	428b      	cmp	r3, r1
    94c4:	d301      	bcc.n	94ca <__aeabi_uidiv+0x52>
    94c6:	038b      	lsls	r3, r1, #14
    94c8:	1ac0      	subs	r0, r0, r3
    94ca:	4152      	adcs	r2, r2
    94cc:	0b43      	lsrs	r3, r0, #13
    94ce:	428b      	cmp	r3, r1
    94d0:	d301      	bcc.n	94d6 <__aeabi_uidiv+0x5e>
    94d2:	034b      	lsls	r3, r1, #13
    94d4:	1ac0      	subs	r0, r0, r3
    94d6:	4152      	adcs	r2, r2
    94d8:	0b03      	lsrs	r3, r0, #12
    94da:	428b      	cmp	r3, r1
    94dc:	d301      	bcc.n	94e2 <__aeabi_uidiv+0x6a>
    94de:	030b      	lsls	r3, r1, #12
    94e0:	1ac0      	subs	r0, r0, r3
    94e2:	4152      	adcs	r2, r2
    94e4:	0ac3      	lsrs	r3, r0, #11
    94e6:	428b      	cmp	r3, r1
    94e8:	d301      	bcc.n	94ee <__aeabi_uidiv+0x76>
    94ea:	02cb      	lsls	r3, r1, #11
    94ec:	1ac0      	subs	r0, r0, r3
    94ee:	4152      	adcs	r2, r2
    94f0:	0a83      	lsrs	r3, r0, #10
    94f2:	428b      	cmp	r3, r1
    94f4:	d301      	bcc.n	94fa <__aeabi_uidiv+0x82>
    94f6:	028b      	lsls	r3, r1, #10
    94f8:	1ac0      	subs	r0, r0, r3
    94fa:	4152      	adcs	r2, r2
    94fc:	0a43      	lsrs	r3, r0, #9
    94fe:	428b      	cmp	r3, r1
    9500:	d301      	bcc.n	9506 <__aeabi_uidiv+0x8e>
    9502:	024b      	lsls	r3, r1, #9
    9504:	1ac0      	subs	r0, r0, r3
    9506:	4152      	adcs	r2, r2
    9508:	0a03      	lsrs	r3, r0, #8
    950a:	428b      	cmp	r3, r1
    950c:	d301      	bcc.n	9512 <__aeabi_uidiv+0x9a>
    950e:	020b      	lsls	r3, r1, #8
    9510:	1ac0      	subs	r0, r0, r3
    9512:	4152      	adcs	r2, r2
    9514:	d2cd      	bcs.n	94b2 <__aeabi_uidiv+0x3a>
    9516:	09c3      	lsrs	r3, r0, #7
    9518:	428b      	cmp	r3, r1
    951a:	d301      	bcc.n	9520 <__aeabi_uidiv+0xa8>
    951c:	01cb      	lsls	r3, r1, #7
    951e:	1ac0      	subs	r0, r0, r3
    9520:	4152      	adcs	r2, r2
    9522:	0983      	lsrs	r3, r0, #6
    9524:	428b      	cmp	r3, r1
    9526:	d301      	bcc.n	952c <__aeabi_uidiv+0xb4>
    9528:	018b      	lsls	r3, r1, #6
    952a:	1ac0      	subs	r0, r0, r3
    952c:	4152      	adcs	r2, r2
    952e:	0943      	lsrs	r3, r0, #5
    9530:	428b      	cmp	r3, r1
    9532:	d301      	bcc.n	9538 <__aeabi_uidiv+0xc0>
    9534:	014b      	lsls	r3, r1, #5
    9536:	1ac0      	subs	r0, r0, r3
    9538:	4152      	adcs	r2, r2
    953a:	0903      	lsrs	r3, r0, #4
    953c:	428b      	cmp	r3, r1
    953e:	d301      	bcc.n	9544 <__aeabi_uidiv+0xcc>
    9540:	010b      	lsls	r3, r1, #4
    9542:	1ac0      	subs	r0, r0, r3
    9544:	4152      	adcs	r2, r2
    9546:	08c3      	lsrs	r3, r0, #3
    9548:	428b      	cmp	r3, r1
    954a:	d301      	bcc.n	9550 <__aeabi_uidiv+0xd8>
    954c:	00cb      	lsls	r3, r1, #3
    954e:	1ac0      	subs	r0, r0, r3
    9550:	4152      	adcs	r2, r2
    9552:	0883      	lsrs	r3, r0, #2
    9554:	428b      	cmp	r3, r1
    9556:	d301      	bcc.n	955c <__aeabi_uidiv+0xe4>
    9558:	008b      	lsls	r3, r1, #2
    955a:	1ac0      	subs	r0, r0, r3
    955c:	4152      	adcs	r2, r2
    955e:	0843      	lsrs	r3, r0, #1
    9560:	428b      	cmp	r3, r1
    9562:	d301      	bcc.n	9568 <__aeabi_uidiv+0xf0>
    9564:	004b      	lsls	r3, r1, #1
    9566:	1ac0      	subs	r0, r0, r3
    9568:	4152      	adcs	r2, r2
    956a:	1a41      	subs	r1, r0, r1
    956c:	d200      	bcs.n	9570 <__aeabi_uidiv+0xf8>
    956e:	4601      	mov	r1, r0
    9570:	4152      	adcs	r2, r2
    9572:	4610      	mov	r0, r2
    9574:	4770      	bx	lr
    9576:	e7ff      	b.n	9578 <__aeabi_uidiv+0x100>
    9578:	b501      	push	{r0, lr}
    957a:	2000      	movs	r0, #0
    957c:	f000 f8f0 	bl	9760 <__aeabi_idiv0>
    9580:	bd02      	pop	{r1, pc}
    9582:	46c0      	nop			; (mov r8, r8)

00009584 <__aeabi_uidivmod>:
    9584:	2900      	cmp	r1, #0
    9586:	d0f7      	beq.n	9578 <__aeabi_uidiv+0x100>
    9588:	e776      	b.n	9478 <__aeabi_uidiv>
    958a:	4770      	bx	lr

0000958c <__aeabi_idiv>:
    958c:	4603      	mov	r3, r0
    958e:	430b      	orrs	r3, r1
    9590:	d47f      	bmi.n	9692 <__aeabi_idiv+0x106>
    9592:	2200      	movs	r2, #0
    9594:	0843      	lsrs	r3, r0, #1
    9596:	428b      	cmp	r3, r1
    9598:	d374      	bcc.n	9684 <__aeabi_idiv+0xf8>
    959a:	0903      	lsrs	r3, r0, #4
    959c:	428b      	cmp	r3, r1
    959e:	d35f      	bcc.n	9660 <__aeabi_idiv+0xd4>
    95a0:	0a03      	lsrs	r3, r0, #8
    95a2:	428b      	cmp	r3, r1
    95a4:	d344      	bcc.n	9630 <__aeabi_idiv+0xa4>
    95a6:	0b03      	lsrs	r3, r0, #12
    95a8:	428b      	cmp	r3, r1
    95aa:	d328      	bcc.n	95fe <__aeabi_idiv+0x72>
    95ac:	0c03      	lsrs	r3, r0, #16
    95ae:	428b      	cmp	r3, r1
    95b0:	d30d      	bcc.n	95ce <__aeabi_idiv+0x42>
    95b2:	22ff      	movs	r2, #255	; 0xff
    95b4:	0209      	lsls	r1, r1, #8
    95b6:	ba12      	rev	r2, r2
    95b8:	0c03      	lsrs	r3, r0, #16
    95ba:	428b      	cmp	r3, r1
    95bc:	d302      	bcc.n	95c4 <__aeabi_idiv+0x38>
    95be:	1212      	asrs	r2, r2, #8
    95c0:	0209      	lsls	r1, r1, #8
    95c2:	d065      	beq.n	9690 <__aeabi_idiv+0x104>
    95c4:	0b03      	lsrs	r3, r0, #12
    95c6:	428b      	cmp	r3, r1
    95c8:	d319      	bcc.n	95fe <__aeabi_idiv+0x72>
    95ca:	e000      	b.n	95ce <__aeabi_idiv+0x42>
    95cc:	0a09      	lsrs	r1, r1, #8
    95ce:	0bc3      	lsrs	r3, r0, #15
    95d0:	428b      	cmp	r3, r1
    95d2:	d301      	bcc.n	95d8 <__aeabi_idiv+0x4c>
    95d4:	03cb      	lsls	r3, r1, #15
    95d6:	1ac0      	subs	r0, r0, r3
    95d8:	4152      	adcs	r2, r2
    95da:	0b83      	lsrs	r3, r0, #14
    95dc:	428b      	cmp	r3, r1
    95de:	d301      	bcc.n	95e4 <__aeabi_idiv+0x58>
    95e0:	038b      	lsls	r3, r1, #14
    95e2:	1ac0      	subs	r0, r0, r3
    95e4:	4152      	adcs	r2, r2
    95e6:	0b43      	lsrs	r3, r0, #13
    95e8:	428b      	cmp	r3, r1
    95ea:	d301      	bcc.n	95f0 <__aeabi_idiv+0x64>
    95ec:	034b      	lsls	r3, r1, #13
    95ee:	1ac0      	subs	r0, r0, r3
    95f0:	4152      	adcs	r2, r2
    95f2:	0b03      	lsrs	r3, r0, #12
    95f4:	428b      	cmp	r3, r1
    95f6:	d301      	bcc.n	95fc <__aeabi_idiv+0x70>
    95f8:	030b      	lsls	r3, r1, #12
    95fa:	1ac0      	subs	r0, r0, r3
    95fc:	4152      	adcs	r2, r2
    95fe:	0ac3      	lsrs	r3, r0, #11
    9600:	428b      	cmp	r3, r1
    9602:	d301      	bcc.n	9608 <__aeabi_idiv+0x7c>
    9604:	02cb      	lsls	r3, r1, #11
    9606:	1ac0      	subs	r0, r0, r3
    9608:	4152      	adcs	r2, r2
    960a:	0a83      	lsrs	r3, r0, #10
    960c:	428b      	cmp	r3, r1
    960e:	d301      	bcc.n	9614 <__aeabi_idiv+0x88>
    9610:	028b      	lsls	r3, r1, #10
    9612:	1ac0      	subs	r0, r0, r3
    9614:	4152      	adcs	r2, r2
    9616:	0a43      	lsrs	r3, r0, #9
    9618:	428b      	cmp	r3, r1
    961a:	d301      	bcc.n	9620 <__aeabi_idiv+0x94>
    961c:	024b      	lsls	r3, r1, #9
    961e:	1ac0      	subs	r0, r0, r3
    9620:	4152      	adcs	r2, r2
    9622:	0a03      	lsrs	r3, r0, #8
    9624:	428b      	cmp	r3, r1
    9626:	d301      	bcc.n	962c <__aeabi_idiv+0xa0>
    9628:	020b      	lsls	r3, r1, #8
    962a:	1ac0      	subs	r0, r0, r3
    962c:	4152      	adcs	r2, r2
    962e:	d2cd      	bcs.n	95cc <__aeabi_idiv+0x40>
    9630:	09c3      	lsrs	r3, r0, #7
    9632:	428b      	cmp	r3, r1
    9634:	d301      	bcc.n	963a <__aeabi_idiv+0xae>
    9636:	01cb      	lsls	r3, r1, #7
    9638:	1ac0      	subs	r0, r0, r3
    963a:	4152      	adcs	r2, r2
    963c:	0983      	lsrs	r3, r0, #6
    963e:	428b      	cmp	r3, r1
    9640:	d301      	bcc.n	9646 <__aeabi_idiv+0xba>
    9642:	018b      	lsls	r3, r1, #6
    9644:	1ac0      	subs	r0, r0, r3
    9646:	4152      	adcs	r2, r2
    9648:	0943      	lsrs	r3, r0, #5
    964a:	428b      	cmp	r3, r1
    964c:	d301      	bcc.n	9652 <__aeabi_idiv+0xc6>
    964e:	014b      	lsls	r3, r1, #5
    9650:	1ac0      	subs	r0, r0, r3
    9652:	4152      	adcs	r2, r2
    9654:	0903      	lsrs	r3, r0, #4
    9656:	428b      	cmp	r3, r1
    9658:	d301      	bcc.n	965e <__aeabi_idiv+0xd2>
    965a:	010b      	lsls	r3, r1, #4
    965c:	1ac0      	subs	r0, r0, r3
    965e:	4152      	adcs	r2, r2
    9660:	08c3      	lsrs	r3, r0, #3
    9662:	428b      	cmp	r3, r1
    9664:	d301      	bcc.n	966a <__aeabi_idiv+0xde>
    9666:	00cb      	lsls	r3, r1, #3
    9668:	1ac0      	subs	r0, r0, r3
    966a:	4152      	adcs	r2, r2
    966c:	0883      	lsrs	r3, r0, #2
    966e:	428b      	cmp	r3, r1
    9670:	d301      	bcc.n	9676 <__aeabi_idiv+0xea>
    9672:	008b      	lsls	r3, r1, #2
    9674:	1ac0      	subs	r0, r0, r3
    9676:	4152      	adcs	r2, r2
    9678:	0843      	lsrs	r3, r0, #1
    967a:	428b      	cmp	r3, r1
    967c:	d301      	bcc.n	9682 <__aeabi_idiv+0xf6>
    967e:	004b      	lsls	r3, r1, #1
    9680:	1ac0      	subs	r0, r0, r3
    9682:	4152      	adcs	r2, r2
    9684:	1a41      	subs	r1, r0, r1
    9686:	d200      	bcs.n	968a <__aeabi_idiv+0xfe>
    9688:	4601      	mov	r1, r0
    968a:	4152      	adcs	r2, r2
    968c:	4610      	mov	r0, r2
    968e:	4770      	bx	lr
    9690:	e05d      	b.n	974e <__aeabi_idiv+0x1c2>
    9692:	0fca      	lsrs	r2, r1, #31
    9694:	d000      	beq.n	9698 <__aeabi_idiv+0x10c>
    9696:	4249      	negs	r1, r1
    9698:	1003      	asrs	r3, r0, #32
    969a:	d300      	bcc.n	969e <__aeabi_idiv+0x112>
    969c:	4240      	negs	r0, r0
    969e:	4053      	eors	r3, r2
    96a0:	2200      	movs	r2, #0
    96a2:	469c      	mov	ip, r3
    96a4:	0903      	lsrs	r3, r0, #4
    96a6:	428b      	cmp	r3, r1
    96a8:	d32d      	bcc.n	9706 <__aeabi_idiv+0x17a>
    96aa:	0a03      	lsrs	r3, r0, #8
    96ac:	428b      	cmp	r3, r1
    96ae:	d312      	bcc.n	96d6 <__aeabi_idiv+0x14a>
    96b0:	22fc      	movs	r2, #252	; 0xfc
    96b2:	0189      	lsls	r1, r1, #6
    96b4:	ba12      	rev	r2, r2
    96b6:	0a03      	lsrs	r3, r0, #8
    96b8:	428b      	cmp	r3, r1
    96ba:	d30c      	bcc.n	96d6 <__aeabi_idiv+0x14a>
    96bc:	0189      	lsls	r1, r1, #6
    96be:	1192      	asrs	r2, r2, #6
    96c0:	428b      	cmp	r3, r1
    96c2:	d308      	bcc.n	96d6 <__aeabi_idiv+0x14a>
    96c4:	0189      	lsls	r1, r1, #6
    96c6:	1192      	asrs	r2, r2, #6
    96c8:	428b      	cmp	r3, r1
    96ca:	d304      	bcc.n	96d6 <__aeabi_idiv+0x14a>
    96cc:	0189      	lsls	r1, r1, #6
    96ce:	d03a      	beq.n	9746 <__aeabi_idiv+0x1ba>
    96d0:	1192      	asrs	r2, r2, #6
    96d2:	e000      	b.n	96d6 <__aeabi_idiv+0x14a>
    96d4:	0989      	lsrs	r1, r1, #6
    96d6:	09c3      	lsrs	r3, r0, #7
    96d8:	428b      	cmp	r3, r1
    96da:	d301      	bcc.n	96e0 <__aeabi_idiv+0x154>
    96dc:	01cb      	lsls	r3, r1, #7
    96de:	1ac0      	subs	r0, r0, r3
    96e0:	4152      	adcs	r2, r2
    96e2:	0983      	lsrs	r3, r0, #6
    96e4:	428b      	cmp	r3, r1
    96e6:	d301      	bcc.n	96ec <__aeabi_idiv+0x160>
    96e8:	018b      	lsls	r3, r1, #6
    96ea:	1ac0      	subs	r0, r0, r3
    96ec:	4152      	adcs	r2, r2
    96ee:	0943      	lsrs	r3, r0, #5
    96f0:	428b      	cmp	r3, r1
    96f2:	d301      	bcc.n	96f8 <__aeabi_idiv+0x16c>
    96f4:	014b      	lsls	r3, r1, #5
    96f6:	1ac0      	subs	r0, r0, r3
    96f8:	4152      	adcs	r2, r2
    96fa:	0903      	lsrs	r3, r0, #4
    96fc:	428b      	cmp	r3, r1
    96fe:	d301      	bcc.n	9704 <__aeabi_idiv+0x178>
    9700:	010b      	lsls	r3, r1, #4
    9702:	1ac0      	subs	r0, r0, r3
    9704:	4152      	adcs	r2, r2
    9706:	08c3      	lsrs	r3, r0, #3
    9708:	428b      	cmp	r3, r1
    970a:	d301      	bcc.n	9710 <__aeabi_idiv+0x184>
    970c:	00cb      	lsls	r3, r1, #3
    970e:	1ac0      	subs	r0, r0, r3
    9710:	4152      	adcs	r2, r2
    9712:	0883      	lsrs	r3, r0, #2
    9714:	428b      	cmp	r3, r1
    9716:	d301      	bcc.n	971c <__aeabi_idiv+0x190>
    9718:	008b      	lsls	r3, r1, #2
    971a:	1ac0      	subs	r0, r0, r3
    971c:	4152      	adcs	r2, r2
    971e:	d2d9      	bcs.n	96d4 <__aeabi_idiv+0x148>
    9720:	0843      	lsrs	r3, r0, #1
    9722:	428b      	cmp	r3, r1
    9724:	d301      	bcc.n	972a <__aeabi_idiv+0x19e>
    9726:	004b      	lsls	r3, r1, #1
    9728:	1ac0      	subs	r0, r0, r3
    972a:	4152      	adcs	r2, r2
    972c:	1a41      	subs	r1, r0, r1
    972e:	d200      	bcs.n	9732 <__aeabi_idiv+0x1a6>
    9730:	4601      	mov	r1, r0
    9732:	4663      	mov	r3, ip
    9734:	4152      	adcs	r2, r2
    9736:	105b      	asrs	r3, r3, #1
    9738:	4610      	mov	r0, r2
    973a:	d301      	bcc.n	9740 <__aeabi_idiv+0x1b4>
    973c:	4240      	negs	r0, r0
    973e:	2b00      	cmp	r3, #0
    9740:	d500      	bpl.n	9744 <__aeabi_idiv+0x1b8>
    9742:	4249      	negs	r1, r1
    9744:	4770      	bx	lr
    9746:	4663      	mov	r3, ip
    9748:	105b      	asrs	r3, r3, #1
    974a:	d300      	bcc.n	974e <__aeabi_idiv+0x1c2>
    974c:	4240      	negs	r0, r0
    974e:	b501      	push	{r0, lr}
    9750:	2000      	movs	r0, #0
    9752:	f000 f805 	bl	9760 <__aeabi_idiv0>
    9756:	bd02      	pop	{r1, pc}

00009758 <__aeabi_idivmod>:
    9758:	2900      	cmp	r1, #0
    975a:	d0f8      	beq.n	974e <__aeabi_idiv+0x1c2>
    975c:	e716      	b.n	958c <__aeabi_idiv>
    975e:	4770      	bx	lr

00009760 <__aeabi_idiv0>:
    9760:	4770      	bx	lr
    9762:	46c0      	nop			; (mov r8, r8)

00009764 <__libc_init_array>:
    9764:	4b0e      	ldr	r3, [pc, #56]	; (97a0 <__libc_init_array+0x3c>)
    9766:	b570      	push	{r4, r5, r6, lr}
    9768:	2500      	movs	r5, #0
    976a:	001e      	movs	r6, r3
    976c:	4c0d      	ldr	r4, [pc, #52]	; (97a4 <__libc_init_array+0x40>)
    976e:	1ae4      	subs	r4, r4, r3
    9770:	10a4      	asrs	r4, r4, #2
    9772:	42a5      	cmp	r5, r4
    9774:	d004      	beq.n	9780 <__libc_init_array+0x1c>
    9776:	00ab      	lsls	r3, r5, #2
    9778:	58f3      	ldr	r3, [r6, r3]
    977a:	4798      	blx	r3
    977c:	3501      	adds	r5, #1
    977e:	e7f8      	b.n	9772 <__libc_init_array+0xe>
    9780:	f000 fb40 	bl	9e04 <_init>
    9784:	4b08      	ldr	r3, [pc, #32]	; (97a8 <__libc_init_array+0x44>)
    9786:	2500      	movs	r5, #0
    9788:	001e      	movs	r6, r3
    978a:	4c08      	ldr	r4, [pc, #32]	; (97ac <__libc_init_array+0x48>)
    978c:	1ae4      	subs	r4, r4, r3
    978e:	10a4      	asrs	r4, r4, #2
    9790:	42a5      	cmp	r5, r4
    9792:	d004      	beq.n	979e <__libc_init_array+0x3a>
    9794:	00ab      	lsls	r3, r5, #2
    9796:	58f3      	ldr	r3, [r6, r3]
    9798:	4798      	blx	r3
    979a:	3501      	adds	r5, #1
    979c:	e7f8      	b.n	9790 <__libc_init_array+0x2c>
    979e:	bd70      	pop	{r4, r5, r6, pc}
    97a0:	00009e10 	.word	0x00009e10
    97a4:	00009e10 	.word	0x00009e10
    97a8:	00009e10 	.word	0x00009e10
    97ac:	00009e14 	.word	0x00009e14

000097b0 <memcpy>:
    97b0:	2300      	movs	r3, #0
    97b2:	b510      	push	{r4, lr}
    97b4:	429a      	cmp	r2, r3
    97b6:	d003      	beq.n	97c0 <memcpy+0x10>
    97b8:	5ccc      	ldrb	r4, [r1, r3]
    97ba:	54c4      	strb	r4, [r0, r3]
    97bc:	3301      	adds	r3, #1
    97be:	e7f9      	b.n	97b4 <memcpy+0x4>
    97c0:	bd10      	pop	{r4, pc}

000097c2 <memset>:
    97c2:	0003      	movs	r3, r0
    97c4:	1882      	adds	r2, r0, r2
    97c6:	4293      	cmp	r3, r2
    97c8:	d002      	beq.n	97d0 <memset+0xe>
    97ca:	7019      	strb	r1, [r3, #0]
    97cc:	3301      	adds	r3, #1
    97ce:	e7fa      	b.n	97c6 <memset+0x4>
    97d0:	4770      	bx	lr
	...

000097d4 <TEMP_AD_TABLE>:
    97d4:	3b99 3b5b 3b1a 3ad7 3a90 3a47 39fc 39ad     .;[;.;.:.:G:.9.9
    97e4:	395b 3907 38b0 3855 37f8 3797 3734 36ce     [9.9.8U8.7.747.6
    97f4:	3664 35f8 3588 3516 34a1 3429 33ae 3330     d6.5.5.5.4)4.303
    9804:	32af 322c 31a6 311e 3093 3006 2f76 2ee5     .2,2.1.1.0.0v/..
    9814:	2e51 2dbc 2d24 2c8b 2bf0 2b54 2ab7 2a18     Q..-$-.,.+T+.*.*
    9824:	2979 28d8 2837 2795 26f2 2650 25ad 250a     y).(7(.'.&P&.%.%
    9834:	2467 23c4 2322 2280 21df 213e 209e 2000     g$.#"#.".!>!. . 
    9844:	1f62 1ec5 1e2a 1d90 1cf8 1c61 1bcb 1b38     b...*.....a...8.
    9854:	1aa6 1a16 1988 18fb 1871 17e9 1763 16df     ........q...c...
    9864:	165d 15dd 1560 14e4 146b 13f4 137f 130d     ]...`...k.......
    9874:	129d 122f 11c3 1159 10f2 108c 1029 0fc8     ../...Y.....)...
    9884:	0f69 0f0d 0eb2 0e59 0e02 0dae 0d5b 0d0a     i.....Y.....[...
    9894:	0cbb 0c6e 0c23 0bda 0b92 0b4c 0b08 0ac5     ..n.#.....L.....
    98a4:	0a84 0a45 0a07 09cb 0990 0957 091f 08e9     ..E.......W.....
    98b4:	08b3 0880 084d 081c 07ec 07bd 0790 0763     ....M.........c.
    98c4:	0738 070e 06e5 06bd 0696 0670 064b 0626     8.........p.K.&.
    98d4:	0603 05e1 05bf 059d 057b 0559 0537 0515     ........{.Y.7...
    98e4:	04f3 04d1 04af 048d 046b 0449               ........k.I.

000098f0 <TEMP_TABLE>:
    98f0:	e3e2 e5e4 e7e6 e9e8 ebea edec efee f1f0     ................
    9900:	f3f2 f5f4 f7f6 f9f8 fbfa fdfc fffe 0100     ................
    9910:	0302 0504 0706 0908 0b0a 0d0c 0f0e 1110     ................
    9920:	1312 1514 1716 1918 1b1a 1d1c 1f1e 2120     .............. !
    9930:	2322 2524 2726 2928 2b2a 2d2c 2f2e 3130     "#$%&'()*+,-./01
    9940:	3332 3534 3736 3938 3b3a 3d3c 3f3e 4140     23456789:;<=>?@A
    9950:	4342 4544 4746 4948 4b4a 4d4c 4f4e 5150     BCDEFGHIJKLMNOPQ
    9960:	5352 5554 5756 5958 5b5a 5d5c 5f5e 6160     RSTUVWXYZ[\]^_`a
    9970:	6362 6564 6766 6968 6b6a 6d6c 6f6e 0000     bcdefghijklmno..

00009980 <Cell_volt>:
    9980:	0ceb 0cfc 0d0e 0d1f 0d30 0d42 0d53 0d64     ........0.B.S.d.
    9990:	0d75 0d87 0d98 0da1 0daa 0db2 0dbb 0dc4     u...............
    99a0:	0dcd 0dd6 0dde 0de7 0df0 0df5 0dfb 0e00     ................
    99b0:	0e05 0e0b 0e10 0e15 0e1a 0e20 0e25 0e28     .......... .%.(.
    99c0:	0e2b 0e2e 0e31 0e34 0e37 0e3a 0e3d 0e40     +...1.4.7.:.=.@.
    99d0:	0e43 0e47 0e4a 0e4e 0e51 0e55 0e58 0e5c     C.G.J.N.Q.U.X.\.
    99e0:	0e5f 0e63 0e66 0e6e 0e76 0e7e 0e86 0e8f     _.c.f.n.v.~.....
    99f0:	0e97 0e9f 0ea7 0eaf 0eb7 0ec0 0ec8 0ed1     ................
    9a00:	0ed9 0ee2 0eea 0ef3 0efb 0f04 0f0c 0f16     ................
    9a10:	0f1f 0f29 0f32 0f3c 0f45 0f4f 0f58 0f62     ..).2.<.E.O.X.b.
    9a20:	0f6b 0f76 0f80 0f8b 0f96 0fa1 0fab 0fb6     k.v.............
    9a30:	0fc1 0fcb 0fd6 0fe2 0fee 0ffa 1006 1013     ................
    9a40:	101f 102b 1037 1043 104f 0000               ..+.7.C.O...

00009a4c <ucCRC_tCalc>:
    9a4c:	d500 aa7f 2bfe 5481 fc29 8356 02d7 7da8     .....+.T).V....}
    9a5c:	8752 f82d 79ac 06d3 ae7b d104 5085 2ffa     R.-..y..{....P./
    9a6c:	71a4 0edb 8f5a f025 588d 27f2 a673 d90c     .q..Z.%..X.'s...
    9a7c:	23f6 5c89 dd08 a277 0adf 75a0 f421 8b5e     .#.\..w....u!.^.
    9a8c:	489d 37e2 b663 c91c 61b4 1ecb 9f4a e035     .H.7c....a..J.5.
    9a9c:	1acf 65b0 e431 9b4e 33e6 4c99 cd18 b267     ...e1.N..3.L..g.
    9aac:	ec39 9346 12c7 6db8 c510 ba6f 3bee 4491     9.F....m..o..;.D
    9abc:	be6b c114 4095 3fea 9742 e83d 69bc 16c3     k....@.?B.=..i..
    9acc:	3aef 4590 c411 bb6e 13c6 6cb9 ed38 9247     .:.E..n....l8.G.
    9adc:	68bd 17c2 9643 e93c 4194 3eeb bf6a c015     .h..C.<..A.>j...
    9aec:	9e4b e134 60b5 1fca b762 c81d 499c 36e3     K.4..`..b....I.6
    9afc:	cc19 b366 32e7 4d98 e530 9a4f 1bce 64b1     ..f..2.M0.O....d
    9b0c:	a772 d80d 598c 26f3 8e5b f124 70a5 0fda     r....Y.&[.$..p..
    9b1c:	f520 8a5f 0bde 74a1 dc09 a376 22f7 5d88      ._....t..v..".]
    9b2c:	03d6 7ca9 fd28 8257 2aff 5580 d401 ab7e     ...|(.W..*.U..~.
    9b3c:	5184 2efb af7a d005 78ad 07d2 8653 f92c     .Q..z....x..S.,.
    9b4c:	7698 0000 78f8 0000 78f8 0000 78f8 0000     .v...x...x...x..
    9b5c:	78f8 0000 78f8 0000 78f8 0000 78f8 0000     .x...x...x...x..
    9b6c:	78f8 0000 78f8 0000 78f8 0000 78f8 0000     .x...x...x...x..
    9b7c:	78f8 0000 78f8 0000 78f8 0000 78f8 0000     .x...x...x...x..
    9b8c:	7680 0000 78f8 0000 78f8 0000 78f8 0000     .v...x...x...x..
    9b9c:	78f8 0000 78f8 0000 78f8 0000 78f8 0000     .x...x...x...x..
    9bac:	78f8 0000 78f8 0000 78f8 0000 78f8 0000     .x...x...x...x..
    9bbc:	78f8 0000 78f8 0000 78f8 0000 78f8 0000     .x...x...x...x..
    9bcc:	7690 0000 78f8 0000 78f8 0000 78f8 0000     .v...x...x...x..
    9bdc:	78f8 0000 78f8 0000 78f8 0000 78f8 0000     .x...x...x...x..
    9bec:	78f8 0000 78f8 0000 78f8 0000 78f8 0000     .x...x...x...x..
    9bfc:	78f8 0000 78f8 0000 78f8 0000 78f8 0000     .x...x...x...x..
    9c0c:	7688 0000 76a0 0000 7668 0000 7678 0000     .v...v..hv..xv..
    9c1c:	7670 0000 4400 4200 4800 4200 0002 0000     pv...D.B.H.B....
    9c2c:	0003 0000 0028 0000 0029 0000 0004 0000     ....(...).......
    9c3c:	0005 0000 0006 0000 0007 0000 0008 0000     ................
    9c4c:	0009 0000 000a 0000 000b 0000 0020 0000     ............ ...
    9c5c:	0021 0000 0022 0000 0023 0000 0028 0000     !..."...#...(...
    9c6c:	0029 0000 0024 0000 0025 0000 0026 0000     )...$...%...&...
    9c7c:	0027 0000 0008 0000 0009 0000               '...........

00009c88 <_adc_biasrefbuf_pos>:
    9c88:	0600 0000                                   ....

00009c8c <_adc_apbcmasks>:
    9c8c:	0000 0002 0000 0004                         ........

00009c94 <_adc_biascomp_pos>:
    9c94:	0903 0000                                   ....

00009c98 <_adc_gclk_ids>:
    9c98:	2221 0000                                   !"..

00009c9c <_adc_extchannel_msb>:
    9c9c:	000b 0000 000b 0000                         ........

00009ca4 <_adc_biascomp_addr>:
    9ca4:	6020 0080 6020 0080                          `.. `..

00009cac <_adc_biasrefbuf_addr>:
    9cac:	6020 0080 6020 0080 8096 0000 8096 0000      `.. `..........
    9cbc:	808c 0000 8096 0000 808c 0000 8072 0000     ............r...
    9ccc:	8072 0000 8096 0000 8096 0000 8096 0000     r...............
    9cdc:	8096 0000 8096 0000 8096 0000 8096 0000     ................
    9cec:	8096 0000 8096 0000 8096 0000 8096 0000     ................
    9cfc:	8096 0000 8096 0000 8096 0000 8096 0000     ................
    9d0c:	8096 0000 8096 0000 8096 0000 8096 0000     ................
    9d1c:	808c 0000 8096 0000 808c 0000 8096 0000     ................
    9d2c:	8096 0000 8096 0000 8096 0000 8096 0000     ................
    9d3c:	8096 0000 8096 0000 8096 0000 8096 0000     ................
    9d4c:	8096 0000 8096 0000 8096 0000 8096 0000     ................
    9d5c:	8096 0000 8096 0000 8096 0000 8096 0000     ................
    9d6c:	8096 0000 8096 0000 8096 0000 8096 0000     ................
    9d7c:	8096 0000 8096 0000 8096 0000 8096 0000     ................
    9d8c:	8096 0000 8096 0000 8096 0000 8096 0000     ................
    9d9c:	8096 0000 8096 0000 8096 0000 8096 0000     ................
    9dac:	8096 0000 8096 0000 808c 0000 808c 0000     ................
    9dbc:	809e 0000 809e 0000 809e 0000 809e 0000     ................
    9dcc:	0400 4200 0800 4200 0c00 4200 1000 4200     ...B...B...B...B
    9ddc:	1400 4200 1800 4200 8ebe 0000 8eba 0000     ...B...B........
    9dec:	8eba 0000 8eec 0000 8eec 0000 8ed6 0000     ................
    9dfc:	8ec4 0000 8edc 0000                         ........

00009e04 <_init>:
    9e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9e06:	46c0      	nop			; (mov r8, r8)
    9e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9e0a:	bc08      	pop	{r3}
    9e0c:	469e      	mov	lr, r3
    9e0e:	4770      	bx	lr

00009e10 <__init_array_start>:
    9e10:	000040e5 	.word	0x000040e5

00009e14 <_fini>:
    9e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9e16:	46c0      	nop			; (mov r8, r8)
    9e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9e1a:	bc08      	pop	{r3}
    9e1c:	469e      	mov	lr, r3
    9e1e:	4770      	bx	lr

00009e20 <__fini_array_start>:
    9e20:	000040bd 	.word	0x000040bd
