// Seed: 1580822304
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6,
    input logic id_7,
    output logic id_8,
    input id_9,
    input id_10,
    output logic id_11,
    output id_12,
    input id_13,
    input logic id_14,
    input logic id_15,
    input id_16,
    input logic id_17,
    output id_18,
    input logic id_19,
    input logic id_20,
    output logic id_21
);
  logic id_22;
  always @(posedge 1 or 1) begin
    id_12 = id_0;
  end
endmodule
