Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Tue May 30 10:23:03 2023
| Host             : LAPTOP-PC148O2D running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+------------------------------------+
| Total On-Chip Power (W)  | 1648.822 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                       |
| Power Budget Margin (W)  | NA                                 |
| Dynamic (W)              | 1648.338                           |
| Device Static (W)        | 0.483                              |
| Effective TJA (C/W)      | 5.0                                |
| Max Ambient (C)          | 0.0                                |
| Junction Temperature (C) | 125.0                              |
| Confidence Level         | Low                                |
| Setting File             | ---                                |
| Simulation Activity File | ---                                |
| Design Nets Matched      | NA                                 |
+--------------------------+------------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |   855.132 |    10886 |       --- |             --- |
|   LUT as Logic |   853.796 |     9382 |     20800 |           45.11 |
|   F7/F8 Muxes  |     1.260 |      748 |     32600 |            2.29 |
|   CARRY4       |     0.042 |       15 |      8150 |            0.18 |
|   Register     |     0.029 |      209 |     41600 |            0.50 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       10 |       --- |             --- |
| Signals        |   793.198 |     9928 |       --- |             --- |
| Block RAM      |     0.000 |      0.5 |        50 |            1.00 |
| I/O            |     0.008 |       17 |       106 |           16.04 |
| Static Power   |     0.483 |          |           |                 |
| Total          |  1648.822 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |  1648.679 |    1648.338 |      0.341 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.053 |       0.000 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| TOP                                |  1648.338 |
|   decryption                       |   269.553 |
|     round_10                       |    28.077 |
|       generate_sboxes[0].sbox_map  |     2.053 |
|       generate_sboxes[10].sbox_map |     1.694 |
|       generate_sboxes[11].sbox_map |     1.395 |
|       generate_sboxes[12].sbox_map |     2.042 |
|       generate_sboxes[13].sbox_map |     1.437 |
|       generate_sboxes[14].sbox_map |     1.891 |
|       generate_sboxes[15].sbox_map |     1.541 |
|       generate_sboxes[1].sbox_map  |     2.280 |
|       generate_sboxes[2].sbox_map  |     1.857 |
|       generate_sboxes[3].sbox_map  |     2.047 |
|       generate_sboxes[4].sbox_map  |     1.336 |
|       generate_sboxes[5].sbox_map  |     2.008 |
|       generate_sboxes[6].sbox_map  |     1.736 |
|       generate_sboxes[7].sbox_map  |     2.066 |
|       generate_sboxes[8].sbox_map  |     1.472 |
|       generate_sboxes[9].sbox_map  |     1.223 |
|     round_4                        |     0.002 |
|     round_5                        |     0.103 |
|       generate_sboxes[0].sbox_map  |     0.007 |
|       generate_sboxes[10].sbox_map |     0.007 |
|       generate_sboxes[11].sbox_map |     0.007 |
|       generate_sboxes[12].sbox_map |     0.007 |
|       generate_sboxes[13].sbox_map |     0.007 |
|       generate_sboxes[14].sbox_map |     0.006 |
|       generate_sboxes[15].sbox_map |     0.007 |
|       generate_sboxes[1].sbox_map  |     0.006 |
|       generate_sboxes[2].sbox_map  |     0.006 |
|       generate_sboxes[3].sbox_map  |     0.006 |
|       generate_sboxes[4].sbox_map  |     0.006 |
|       generate_sboxes[5].sbox_map  |     0.006 |
|       generate_sboxes[6].sbox_map  |     0.006 |
|       generate_sboxes[7].sbox_map  |     0.007 |
|       generate_sboxes[8].sbox_map  |     0.006 |
|       generate_sboxes[9].sbox_map  |     0.006 |
|     round_6                        |     4.995 |
|       generate_sboxes[0].sbox_map  |     0.304 |
|       generate_sboxes[10].sbox_map |     0.292 |
|       generate_sboxes[11].sbox_map |     0.275 |
|       generate_sboxes[12].sbox_map |     0.292 |
|       generate_sboxes[13].sbox_map |     0.312 |
|       generate_sboxes[14].sbox_map |     0.296 |
|       generate_sboxes[15].sbox_map |     0.308 |
|       generate_sboxes[1].sbox_map  |     0.309 |
|       generate_sboxes[2].sbox_map  |     0.364 |
|       generate_sboxes[3].sbox_map  |     0.309 |
|       generate_sboxes[4].sbox_map  |     0.353 |
|       generate_sboxes[5].sbox_map  |     0.338 |
|       generate_sboxes[6].sbox_map  |     0.283 |
|       generate_sboxes[7].sbox_map  |     0.305 |
|       generate_sboxes[8].sbox_map  |     0.348 |
|       generate_sboxes[9].sbox_map  |     0.308 |
|     round_7                        |    52.214 |
|       generate_sboxes[0].sbox_map  |     3.458 |
|       generate_sboxes[10].sbox_map |     3.134 |
|       generate_sboxes[11].sbox_map |     3.338 |
|       generate_sboxes[12].sbox_map |     3.205 |
|       generate_sboxes[13].sbox_map |     3.218 |
|       generate_sboxes[14].sbox_map |     3.322 |
|       generate_sboxes[15].sbox_map |     3.348 |
|       generate_sboxes[1].sbox_map  |     3.226 |
|       generate_sboxes[2].sbox_map  |     3.413 |
|       generate_sboxes[3].sbox_map  |     3.049 |
|       generate_sboxes[4].sbox_map  |     3.319 |
|       generate_sboxes[5].sbox_map  |     3.238 |
|       generate_sboxes[6].sbox_map  |     3.158 |
|       generate_sboxes[7].sbox_map  |     3.191 |
|       generate_sboxes[8].sbox_map  |     3.371 |
|       generate_sboxes[9].sbox_map  |     3.227 |
|     round_8                        |    80.014 |
|       generate_sboxes[0].sbox_map  |     6.014 |
|       generate_sboxes[10].sbox_map |     5.225 |
|       generate_sboxes[11].sbox_map |     4.065 |
|       generate_sboxes[12].sbox_map |     4.890 |
|       generate_sboxes[13].sbox_map |     5.851 |
|       generate_sboxes[14].sbox_map |     4.061 |
|       generate_sboxes[15].sbox_map |     5.212 |
|       generate_sboxes[1].sbox_map  |     4.749 |
|       generate_sboxes[2].sbox_map  |     4.996 |
|       generate_sboxes[3].sbox_map  |     4.442 |
|       generate_sboxes[4].sbox_map  |     4.979 |
|       generate_sboxes[5].sbox_map  |     5.962 |
|       generate_sboxes[6].sbox_map  |     4.841 |
|       generate_sboxes[7].sbox_map  |     4.999 |
|       generate_sboxes[8].sbox_map  |     5.288 |
|       generate_sboxes[9].sbox_map  |     4.440 |
|     round_9                        |   104.149 |
|       generate_sboxes[0].sbox_map  |     6.507 |
|       generate_sboxes[10].sbox_map |     6.384 |
|       generate_sboxes[11].sbox_map |     6.565 |
|       generate_sboxes[12].sbox_map |     6.570 |
|       generate_sboxes[13].sbox_map |     6.795 |
|       generate_sboxes[14].sbox_map |     6.808 |
|       generate_sboxes[15].sbox_map |     6.655 |
|       generate_sboxes[1].sbox_map  |     6.387 |
|       generate_sboxes[2].sbox_map  |     6.955 |
|       generate_sboxes[3].sbox_map  |     6.817 |
|       generate_sboxes[4].sbox_map  |     5.749 |
|       generate_sboxes[5].sbox_map  |     6.282 |
|       generate_sboxes[6].sbox_map  |     6.138 |
|       generate_sboxes[7].sbox_map  |     6.433 |
|       generate_sboxes[8].sbox_map  |     6.579 |
|       generate_sboxes[9].sbox_map  |     6.524 |
|   display1                         |     1.186 |
|     CD                             |     0.276 |
|     textElement1                   |     0.659 |
|       fontRom                      |     0.450 |
|   reciever                         |  1377.437 |
+------------------------------------+-----------+


