

================================================================
== Synthesis Summary Report of 'ALU_sys_HDL'
================================================================
+ General Information: 
    * Date:           Sat Jun 22 22:38:55 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        ALU_sys_HDL
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-------------+-------------+-----+
    |                      Modules                     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |        |             |             |     |
    |                      & Loops                     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |      FF     |     LUT     | URAM|
    +--------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-------------+-------------+-----+
    |+ ALU_sys_HDL*                                    |     -|  0.00|        -|          -|         -|        -|     -|  dataflow|  26 (9%)|  6 (2%)|  11263 (10%)|  11403 (21%)|    -|
    | + Block_entry1_proc                              |     -|  0.00|        -|          -|         -|        -|     -|        no|  10 (3%)|  6 (2%)|    7589 (7%)|   7851 (14%)|    -|
    |  + op_data_exe_wb                                |     -|  0.00|     6099|  6.099e+04|         -|     6099|     -|        no|        -|  3 (1%)|    3450 (3%)|    3123 (5%)|    -|
    |   + op_data_exe_wb_Pipeline_l_operation          |     -|  0.00|     1011|  1.011e+04|         -|     1011|     -|        no|        -|       -|    127 (~0%)|    166 (~0%)|    -|
    |    o l_operation                                 |     -|  7.30|     1009|  1.009e+04|        11|        1|  1000|       yes|        -|       -|            -|            -|    -|
    |   + op_data_exe_wb_Pipeline_l_data_a             |     -|  0.00|     1011|  1.011e+04|         -|     1011|     -|        no|        -|       -|    127 (~0%)|    166 (~0%)|    -|
    |    o l_data_a                                    |     -|  7.30|     1009|  1.009e+04|        11|        1|  1000|       yes|        -|       -|            -|            -|    -|
    |   + op_data_exe_wb_Pipeline_l_data_b             |     -|  0.00|     1011|  1.011e+04|         -|     1011|     -|        no|        -|       -|    127 (~0%)|    166 (~0%)|    -|
    |    o l_data_b                                    |     -|  7.30|     1009|  1.009e+04|        11|        1|  1000|       yes|        -|       -|            -|            -|    -|
    |   + op_data_exe_wb_Pipeline_s_operation_data_op  |     -|  0.46|     1002|  1.002e+04|         -|     1002|     -|        no|        -|       -|     23 (~0%)|     75 (~0%)|    -|
    |    o s_operation_data_op                         |     -|  7.30|     1000|  1.000e+04|         2|        1|  1000|       yes|        -|       -|            -|            -|    -|
    |   + op_data_exe_wb_Pipeline_exe                  |     -|  0.39|     1039|  1.039e+04|         -|     1039|     -|        no|        -|  3 (1%)|    2901 (2%)|    2092 (3%)|    -|
    |    o exe                                         |     -|  7.30|     1037|  1.037e+04|        39|        1|  1000|       yes|        -|       -|            -|            -|    -|
    |   + op_data_exe_wb_Pipeline_write_back           |     -|  0.00|     1008|  1.008e+04|         -|     1008|     -|        no|        -|       -|    121 (~0%)|    175 (~0%)|    -|
    |    o write_back                                  |     -|  7.30|     1006|  1.006e+04|         8|        1|  1000|       yes|        -|       -|            -|            -|    -|
    |  + data_exe_wb                                   |     -|  0.00|     4080|  4.080e+04|         -|     4080|     -|        no|        -|  3 (1%)|    3292 (3%)|    2781 (5%)|    -|
    |   + data_exe_wb_Pipeline_l_data_a                |     -|  0.00|     1011|  1.011e+04|         -|     1011|     -|        no|        -|       -|    127 (~0%)|    166 (~0%)|    -|
    |    o l_data_a                                    |     -|  7.30|     1009|  1.009e+04|        11|        1|  1000|       yes|        -|       -|            -|            -|    -|
    |   + data_exe_wb_Pipeline_l_data_b                |     -|  0.00|     1011|  1.011e+04|         -|     1011|     -|        no|        -|       -|    127 (~0%)|    166 (~0%)|    -|
    |    o l_data_b                                    |     -|  7.30|     1009|  1.009e+04|        11|        1|  1000|       yes|        -|       -|            -|            -|    -|
    |   + data_exe_wb_Pipeline_exe                     |     -|  0.39|     1039|  1.039e+04|         -|     1039|     -|        no|        -|  3 (1%)|    2901 (2%)|    2092 (3%)|    -|
    |    o exe                                         |     -|  7.30|     1037|  1.037e+04|        39|        1|  1000|       yes|        -|       -|            -|            -|    -|
    |   + data_exe_wb_Pipeline_write_back              |     -|  0.00|     1008|  1.008e+04|         -|     1008|     -|        no|        -|       -|    121 (~0%)|    175 (~0%)|    -|
    |    o write_back                                  |     -|  7.30|     1006|  1.006e+04|         8|        1|  1000|       yes|        -|       -|            -|            -|    -|
    |  + operation                                     |     -|  0.00|     2018|  2.018e+04|         -|     2018|     -|        no|        -|       -|    158 (~0%)|    314 (~0%)|    -|
    |   + operation_Pipeline_l_operation               |     -|  0.00|     1011|  1.011e+04|         -|     1011|     -|        no|        -|       -|    127 (~0%)|    166 (~0%)|    -|
    |    o l_operation                                 |     -|  7.30|     1009|  1.009e+04|        11|        1|  1000|       yes|        -|       -|            -|            -|    -|
    |   + operation_Pipeline_s_operation_data_op       |     -|  0.46|     1002|  1.002e+04|         -|     1002|     -|        no|        -|       -|     23 (~0%)|     75 (~0%)|    -|
    |    o s_operation_data_op                         |     -|  7.30|     1000|  1.000e+04|         2|        1|  1000|       yes|        -|       -|            -|            -|    -|
    |  + reset                                         |     -|  0.73|        -|          -|         -|        -|     -|        no|        -|       -|     30 (~0%)|    196 (~0%)|    -|
    |   + reset_Pipeline_clear_FIFO_a                  |     -|  3.71|        -|          -|         -|        -|     -|        no|        -|       -|      2 (~0%)|     22 (~0%)|    -|
    |    o clear_FIFO_a                                |     -|  7.30|        -|          -|         1|        1|     -|       yes|        -|       -|            -|            -|    -|
    |   + reset_Pipeline_clear_FIFO_b                  |     -|  3.71|        -|          -|         -|        -|     -|        no|        -|       -|      2 (~0%)|     22 (~0%)|    -|
    |    o clear_FIFO_b                                |     -|  7.30|        -|          -|         1|        1|     -|       yes|        -|       -|            -|            -|    -|
    |   + reset_Pipeline_clear_ALU_op                  |     -|  3.71|        -|          -|         -|        -|     -|        no|        -|       -|      2 (~0%)|     22 (~0%)|    -|
    |    o clear_ALU_op                                |     -|  7.30|        -|          -|         1|        1|     -|       yes|        -|       -|            -|            -|    -|
    |   + reset_Pipeline_clear_RAM_op                  |     -|  0.73|     1002|  1.002e+04|         -|     1002|     -|        no|        -|       -|     12 (~0%)|     53 (~0%)|    -|
    |    o clear_RAM_op                                |     -|  7.30|     1000|  1.000e+04|         1|        1|  1000|       yes|        -|       -|            -|            -|    -|
    +--------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | a_1      | 0x10   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | a_2      | 0x14   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | b_1      | 0x1c   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | b_2      | 0x20   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | c_1      | 0x28   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_control | c_2      | 0x2c   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_control | op_1     | 0x34   | 32    | W      | Data signal of op                |                                                                      |
| s_axi_control | op_2     | 0x38   | 32    | W      | Data signal of op                |                                                                      |
| s_axi_control | selec    | 0x40   | 32    | W      | Data signal of selec             |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | pointer  |
| b        | in        | pointer  |
| c        | out       | pointer  |
| op       | in        | pointer  |
| selec    | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| a        | m_axi_gmem0   | interface |          |                                 |
| a        | s_axi_control | register  | offset   | name=a_1 offset=0x10 range=32   |
| a        | s_axi_control | register  | offset   | name=a_2 offset=0x14 range=32   |
| b        | m_axi_gmem1   | interface |          |                                 |
| b        | s_axi_control | register  | offset   | name=b_1 offset=0x1c range=32   |
| b        | s_axi_control | register  | offset   | name=b_2 offset=0x20 range=32   |
| c        | m_axi_gmem2   | interface |          |                                 |
| c        | s_axi_control | register  | offset   | name=c_1 offset=0x28 range=32   |
| c        | s_axi_control | register  | offset   | name=c_2 offset=0x2c range=32   |
| op       | m_axi_gmem3   | interface |          |                                 |
| op       | s_axi_control | register  | offset   | name=op_1 offset=0x34 range=32  |
| op       | s_axi_control | register  | offset   | name=op_2 offset=0x38 range=32  |
| selec    | s_axi_control | register  |          | name=selec offset=0x40 range=32 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* All M_AXI Variable Accesses
+--------------+----------+----------------------------+-----------+--------------+------------+-------------------------------------------------+
| HW Interface | Variable | Access Location            | Direction | Burst Status | Resolution | Problem                                         |
+--------------+----------+----------------------------+-----------+--------------+------------+-------------------------------------------------+
| m_axi_gmem0  | a        | ALU_sys_HDL/core.cpp:71:14 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem0  | a        | ALU_sys_HDL/core.cpp:85:15 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem1  | b        | ALU_sys_HDL/core.cpp:71:14 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem2  | c        | ALU_sys_HDL/core.cpp:169:7 | write     | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
| m_axi_gmem3  | op       | ALU_sys_HDL/core.cpp:85:15 | read      | Fail         | 214-227    | Volatile or Atomic access cannot be transformed |
+--------------+----------+----------------------------+-----------+--------------+------------+-------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                             | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+--------------------------------------------------+-----+--------+-----------+-----+--------+---------+
| + ALU_sys_HDL                                    | 6   |        |           |     |        |         |
|  + Block_entry1_proc                             | 6   |        |           |     |        |         |
|   + op_data_exe_wb                               | 3   |        |           |     |        |         |
|    + op_data_exe_wb_Pipeline_l_operation         | 0   |        |           |     |        |         |
|      add_ln81_fu_105_p2                          |     |        | add_ln81  | add | fabric | 0       |
|      add_ln85_fu_123_p2                          |     |        | add_ln85  | add | fabric | 0       |
|    + op_data_exe_wb_Pipeline_l_data_a            | 0   |        |           |     |        |         |
|      add_ln56_fu_105_p2                          |     |        | add_ln56  | add | fabric | 0       |
|      add_ln60_fu_123_p2                          |     |        | add_ln60  | add | fabric | 0       |
|    + op_data_exe_wb_Pipeline_l_data_b            | 0   |        |           |     |        |         |
|      add_ln67_fu_105_p2                          |     |        | add_ln67  | add | fabric | 0       |
|      add_ln71_fu_123_p2                          |     |        | add_ln71  | add | fabric | 0       |
|    + op_data_exe_wb_Pipeline_s_operation_data_op | 0   |        |           |     |        |         |
|      add_ln94_fu_74_p2                           |     |        | add_ln94  | add | fabric | 0       |
|    + op_data_exe_wb_Pipeline_exe                 | 3   |        |           |     |        |         |
|      add_ln127_fu_101_p2                         |     |        | add_ln127 | add | fabric | 0       |
|      mul_32s_32s_32_2_1_U12                      | 3   |        | mul_ln153 | mul | auto   | 1       |
|      sub_ln144_fu_120_p2                         |     |        | sub_ln144 | sub | fabric | 0       |
|      add_ln140_fu_125_p2                         |     |        | add_ln140 | add | fabric | 0       |
|    + op_data_exe_wb_Pipeline_write_back          | 0   |        |           |     |        |         |
|      add_ln166_fu_112_p2                         |     |        | add_ln166 | add | fabric | 0       |
|      add_ln169_fu_130_p2                         |     |        | add_ln169 | add | fabric | 0       |
|   + data_exe_wb                                  | 3   |        |           |     |        |         |
|    + data_exe_wb_Pipeline_l_data_a               | 0   |        |           |     |        |         |
|      add_ln56_fu_105_p2                          |     |        | add_ln56  | add | fabric | 0       |
|      add_ln60_fu_123_p2                          |     |        | add_ln60  | add | fabric | 0       |
|    + data_exe_wb_Pipeline_l_data_b               | 0   |        |           |     |        |         |
|      add_ln67_fu_105_p2                          |     |        | add_ln67  | add | fabric | 0       |
|      add_ln71_fu_123_p2                          |     |        | add_ln71  | add | fabric | 0       |
|    + data_exe_wb_Pipeline_exe                    | 3   |        |           |     |        |         |
|      add_ln127_fu_101_p2                         |     |        | add_ln127 | add | fabric | 0       |
|      mul_32s_32s_32_2_1_U42                      | 3   |        | mul_ln153 | mul | auto   | 1       |
|      sub_ln144_fu_120_p2                         |     |        | sub_ln144 | sub | fabric | 0       |
|      add_ln140_fu_125_p2                         |     |        | add_ln140 | add | fabric | 0       |
|    + data_exe_wb_Pipeline_write_back             | 0   |        |           |     |        |         |
|      add_ln166_fu_112_p2                         |     |        | add_ln166 | add | fabric | 0       |
|      add_ln169_fu_130_p2                         |     |        | add_ln169 | add | fabric | 0       |
|   + operation                                    | 0   |        |           |     |        |         |
|    + operation_Pipeline_l_operation              | 0   |        |           |     |        |         |
|      add_ln81_fu_105_p2                          |     |        | add_ln81  | add | fabric | 0       |
|      add_ln85_fu_123_p2                          |     |        | add_ln85  | add | fabric | 0       |
|    + operation_Pipeline_s_operation_data_op      | 0   |        |           |     |        |         |
|      add_ln94_fu_74_p2                           |     |        | add_ln94  | add | fabric | 0       |
|   + reset                                        | 0   |        |           |     |        |         |
|    + reset_Pipeline_clear_RAM_op                 | 0   |        |           |     |        |         |
|      add_ln37_fu_60_p2                           |     |        | add_ln37  | add | fabric | 0       |
+--------------------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------------+-----------+-----------+------+------+--------+-------------------+--------+---------+------------------+
| Name                    | Usage     | Type      | BRAM | URAM | Pragma | Variable          | Impl   | Latency | Bitwidth, Depth, |
|                         |           |           |      |      |        |                   |        |         | Banks            |
+-------------------------+-----------+-----------+------+------+--------+-------------------+--------+---------+------------------+
| + ALU_sys_HDL           |           |           | 26   | 0    |        |                   |        |         |                  |
|   control_s_axi_U       | interface | s_axilite |      |      |        |                   |        |         |                  |
|   gmem0_m_axi_U         | interface | m_axi     | 4    |      |        |                   |        |         |                  |
|   gmem1_m_axi_U         | interface | m_axi     | 4    |      |        |                   |        |         |                  |
|   gmem2_m_axi_U         | interface | m_axi     | 4    |      |        |                   |        |         |                  |
|   gmem3_m_axi_U         | interface | m_axi     | 4    |      |        |                   |        |         |                  |
|  + Block_entry1_proc    |           |           | 10   | 0    |        |                   |        |         |                  |
|    ALU_operation_MEM_U  | ram_1p    |           | 2    |      |        | ALU_operation_MEM | auto   | 1       | 32, 1000, 1      |
|    ALU_operation_fifo_U | fifo      |           | 2    |      |        | ALU_operation     | memory | 0       | 32, 1000, 1      |
|    data_a_fifo_U        | fifo      |           | 2    |      |        | data_a            | memory | 0       | 32, 1000, 1      |
|    data_b_fifo_U        | fifo      |           | 2    |      |        | data_b            | memory | 0       | 32, 1000, 1      |
|    data_result_fifo_U   | fifo      |           | 2    |      |        | data_result       | memory | 0       | 32, 1000, 1      |
+-------------------------+-----------+-----------+------+------+--------+-------------------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                                | Messages                                                                                                                                                                           |
+----------+---------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | ALU_sys_HDL/core.cpp:225 in alu_sys_hdl | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+---------------------------------------------------------+--------------------------------------------------------+
| Type      | Options                                                 | Location                                               |
+-----------+---------------------------------------------------------+--------------------------------------------------------+
| pipeline  | II=1                                                    | ALU_sys_HDL/core.cpp:58 in load_data_a                 |
| pipeline  | II=1                                                    | ALU_sys_HDL/core.cpp:69 in load_data_b                 |
| pipeline  | II=1                                                    | ALU_sys_HDL/core.cpp:83 in load_op                     |
| pipeline  | II=1                                                    | ALU_sys_HDL/core.cpp:96 in store_op                    |
| inline    |                                                         | ALU_sys_HDL/core.cpp:116 in load_data_and_op           |
| pipeline  | II=1                                                    | ALU_sys_HDL/core.cpp:129 in execute                    |
| pipeline  | II=1                                                    | ALU_sys_HDL/core.cpp:168 in write_back                 |
| interface | mode=s_axilite bundle=control port=a                    | ALU_sys_HDL/core.cpp:193 in alu_sys_hdl, a             |
| interface | mode=s_axilite bundle=control port=b                    | ALU_sys_HDL/core.cpp:194 in alu_sys_hdl, b             |
| interface | mode=s_axilite bundle=control port=c                    | ALU_sys_HDL/core.cpp:195 in alu_sys_hdl, c             |
| interface | mode=s_axilite bundle=control port=op                   | ALU_sys_HDL/core.cpp:196 in alu_sys_hdl, op            |
| interface | mode=s_axilite bundle=control port=selec                | ALU_sys_HDL/core.cpp:197 in alu_sys_hdl, selec         |
| interface | mode=s_axilite bundle=control port=return               | ALU_sys_HDL/core.cpp:199 in alu_sys_hdl, return        |
| interface | mode=m_axi port=a bundle=gmem0 depth=1000 offset=slave  | ALU_sys_HDL/core.cpp:201 in alu_sys_hdl, a             |
| interface | mode=m_axi port=b bundle=gmem1 depth=1000 offset=slave  | ALU_sys_HDL/core.cpp:202 in alu_sys_hdl, b             |
| interface | mode=m_axi port=c bundle=gmem2 depth=1000 offset=slave  | ALU_sys_HDL/core.cpp:203 in alu_sys_hdl, c             |
| interface | mode=m_axi port=op bundle=gmem3 depth=1000 offset=slave | ALU_sys_HDL/core.cpp:204 in alu_sys_hdl, op            |
| stream    | variable=data_a depth=1000                              | ALU_sys_HDL/core.cpp:207 in alu_sys_hdl, data_a        |
| stream    | variable=data_b depth=1000                              | ALU_sys_HDL/core.cpp:211 in alu_sys_hdl, data_b        |
| stream    | variable=data_result depth=1000                         | ALU_sys_HDL/core.cpp:215 in alu_sys_hdl, data_result   |
| stream    | variable=ALU_operation depth=1000                       | ALU_sys_HDL/core.cpp:219 in alu_sys_hdl, ALU_operation |
+-----------+---------------------------------------------------------+--------------------------------------------------------+


