/* $Id: platid_mask.c,v 1.2 1999/09/25 10:52:50 uch Exp $ */

/*-
 * Copyright (c) 1999
 *         Shin Takemura and PocketBSD Project. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. All advertising materials mentioning features or use of this software
 *    must display the following acknowledgement:
 *	This product includes software developed by the PocketBSD project
 *	and its contributors.
 * 4. Neither the name of the project nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 */
/*
 *  Do not edit.
 *  This file is automatically generated by platid.awk.
 */
#include <machine/platid.h>
platid_t platid_mask_CPU_MIPS = {{
	PLATID_CPU_MIPS,
	PLATID_WILD
}};
platid_t platid_mask_CPU_MIPS_VR = {{
	PLATID_CPU_MIPS_VR,
	PLATID_WILD
}};
platid_t platid_mask_CPU_MIPS_VR_41XX = {{
	PLATID_CPU_MIPS_VR_41XX,
	PLATID_WILD
}};
platid_t platid_mask_CPU_MIPS_VR_4102 = {{
	PLATID_CPU_MIPS_VR_4102,
	PLATID_WILD
}};
platid_t platid_mask_CPU_MIPS_VR_4111 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_WILD
}};
platid_t platid_mask_CPU_MIPS_VR_4121 = {{
	PLATID_CPU_MIPS_VR_4121,
	PLATID_WILD
}};
platid_t platid_mask_CPU_MIPS_TX = {{
	PLATID_CPU_MIPS_TX,
	PLATID_WILD
}};
platid_t platid_mask_CPU_MIPS_TX_391X = {{
	PLATID_CPU_MIPS_TX_391X,
	PLATID_WILD
}};
platid_t platid_mask_CPU_MIPS_TX_3910 = {{
	PLATID_CPU_MIPS_TX_3910,
	PLATID_WILD
}};
platid_t platid_mask_CPU_MIPS_TX_3911 = {{
	PLATID_CPU_MIPS_TX_3911,
	PLATID_WILD
}};
platid_t platid_mask_CPU_MIPS_TX_3912 = {{
	PLATID_CPU_MIPS_TX_3912,
	PLATID_WILD
}};
platid_t platid_mask_CPU_MIPS_TX_392X = {{
	PLATID_CPU_MIPS_TX_392X,
	PLATID_WILD
}};
platid_t platid_mask_CPU_MIPS_TX_3922 = {{
	PLATID_CPU_MIPS_TX_3922,
	PLATID_WILD
}};
platid_t platid_mask_MACH_NEC = {{
	PLATID_WILD,
	PLATID_MACH_NEC
}};
platid_t platid_mask_MACH_NEC_MCCS = {{
	PLATID_WILD,
	PLATID_MACH_NEC_MCCS
}};
platid_t platid_mask_MACH_NEC_MCCS_1X = {{
	PLATID_WILD,
	PLATID_MACH_NEC_MCCS_1X
}};
platid_t platid_mask_MACH_NEC_MCCS_11 = {{
	PLATID_CPU_MIPS_VR_4102,
	PLATID_MACH_NEC_MCCS_11
}};
platid_t platid_mask_MACH_NEC_MCCS_12 = {{
	PLATID_CPU_MIPS_VR_4102,
	PLATID_MACH_NEC_MCCS_12
}};
platid_t platid_mask_MACH_NEC_MCCS_13 = {{
	PLATID_CPU_MIPS_VR_4102,
	PLATID_MACH_NEC_MCCS_13
}};
platid_t platid_mask_MACH_NEC_MCR = {{
	PLATID_WILD,
	PLATID_MACH_NEC_MCR
}};
platid_t platid_mask_MACH_NEC_MCR_3XX = {{
	PLATID_CPU_MIPS_VR_41XX,
	PLATID_MACH_NEC_MCR_3XX
}};
platid_t platid_mask_MACH_NEC_MCR_300 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_MACH_NEC_MCR_300
}};
platid_t platid_mask_MACH_NEC_MCR_320 = {{
	PLATID_CPU_MIPS_VR_4121,
	PLATID_MACH_NEC_MCR_320
}};
platid_t platid_mask_MACH_NEC_MCR_5XX = {{
	PLATID_CPU_MIPS_VR_41XX,
	PLATID_MACH_NEC_MCR_5XX
}};
platid_t platid_mask_MACH_NEC_MCR_500 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_MACH_NEC_MCR_500
}};
platid_t platid_mask_MACH_NEC_MCR_510 = {{
	PLATID_CPU_MIPS_VR_4121,
	PLATID_MACH_NEC_MCR_510
}};
platid_t platid_mask_MACH_NEC_MCR_520 = {{
	PLATID_CPU_MIPS_VR_4121,
	PLATID_MACH_NEC_MCR_520
}};
platid_t platid_mask_MACH_NEC_MCR_7XX = {{
	PLATID_CPU_MIPS_VR_41XX,
	PLATID_MACH_NEC_MCR_7XX
}};
platid_t platid_mask_MACH_NEC_MCR_700 = {{
	PLATID_CPU_MIPS_VR_4121,
	PLATID_MACH_NEC_MCR_700
}};
platid_t platid_mask_MACH_EVEREX = {{
	PLATID_WILD,
	PLATID_MACH_EVEREX
}};
platid_t platid_mask_MACH_EVEREX_FREESTYLE = {{
	PLATID_WILD,
	PLATID_MACH_EVEREX_FREESTYLE
}};
platid_t platid_mask_MACH_EVEREX_FREESTYLE_AXX = {{
	PLATID_CPU_MIPS_VR_41XX,
	PLATID_MACH_EVEREX_FREESTYLE_AXX
}};
platid_t platid_mask_MACH_EVEREX_FREESTYLE_A10 = {{
	PLATID_CPU_MIPS_VR_4102,
	PLATID_MACH_EVEREX_FREESTYLE_A10
}};
platid_t platid_mask_MACH_EVEREX_FREESTYLE_A15 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_MACH_EVEREX_FREESTYLE_A15
}};
platid_t platid_mask_MACH_EVEREX_FREESTYLE_A20 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_MACH_EVEREX_FREESTYLE_A20
}};
platid_t platid_mask_MACH_CASIO = {{
	PLATID_WILD,
	PLATID_MACH_CASIO
}};
platid_t platid_mask_MACH_CASIO_CASSIOPEIAE = {{
	PLATID_WILD,
	PLATID_MACH_CASIO_CASSIOPEIAE
}};
platid_t platid_mask_MACH_CASIO_CASSIOPEIAE_EXX = {{
	PLATID_WILD,
	PLATID_MACH_CASIO_CASSIOPEIAE_EXX
}};
platid_t platid_mask_MACH_CASIO_CASSIOPEIAE_E10 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_MACH_CASIO_CASSIOPEIAE_E10
}};
platid_t platid_mask_MACH_CASIO_CASSIOPEIAE_E11 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_MACH_CASIO_CASSIOPEIAE_E11
}};
platid_t platid_mask_MACH_CASIO_CASSIOPEIAE_E15 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_MACH_CASIO_CASSIOPEIAE_E15
}};
platid_t platid_mask_MACH_CASIO_CASSIOPEIAE_E55 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_MACH_CASIO_CASSIOPEIAE_E55
}};
platid_t platid_mask_MACH_CASIO_CASSIOPEIAE_EXXX = {{
	PLATID_WILD,
	PLATID_MACH_CASIO_CASSIOPEIAE_EXXX
}};
platid_t platid_mask_MACH_CASIO_CASSIOPEIAE_E100 = {{
	PLATID_CPU_MIPS_VR_4121,
	PLATID_MACH_CASIO_CASSIOPEIAE_E100
}};
platid_t platid_mask_MACH_CASIO_CASSIOPEIAE_E105 = {{
	PLATID_CPU_MIPS_VR_4121,
	PLATID_MACH_CASIO_CASSIOPEIAE_E105
}};
platid_t platid_mask_MACH_CASIO_CASSIOPEIAE_E500 = {{
	PLATID_CPU_MIPS_VR_4121,
	PLATID_MACH_CASIO_CASSIOPEIAE_E500
}};
platid_t platid_mask_MACH_CASIO_CASSIOPEIAE_E507 = {{
	PLATID_CPU_MIPS_VR_4121,
	PLATID_MACH_CASIO_CASSIOPEIAE_E507
}};
platid_t platid_mask_MACH_SHARP = {{
	PLATID_WILD,
	PLATID_MACH_SHARP
}};
platid_t platid_mask_MACH_SHARP_TRIPAD = {{
	PLATID_WILD,
	PLATID_MACH_SHARP_TRIPAD
}};
platid_t platid_mask_MACH_SHARP_TRIPAD_PV = {{
	PLATID_WILD,
	PLATID_MACH_SHARP_TRIPAD_PV
}};
platid_t platid_mask_MACH_SHARP_TRIPAD_PV6000 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_MACH_SHARP_TRIPAD_PV6000
}};
platid_t platid_mask_MACH_FUJITSU = {{
	PLATID_WILD,
	PLATID_MACH_FUJITSU
}};
platid_t platid_mask_MACH_FUJITSU_INTERTOP = {{
	PLATID_WILD,
	PLATID_MACH_FUJITSU_INTERTOP
}};
platid_t platid_mask_MACH_FUJITSU_INTERTOP_ITXXX = {{
	PLATID_WILD,
	PLATID_MACH_FUJITSU_INTERTOP_ITXXX
}};
platid_t platid_mask_MACH_FUJITSU_INTERTOP_IT300 = {{
	PLATID_CPU_MIPS_VR_4121,
	PLATID_MACH_FUJITSU_INTERTOP_IT300
}};
platid_t platid_mask_MACH_PHILIPS = {{
	PLATID_WILD,
	PLATID_MACH_PHILIPS
}};
platid_t platid_mask_MACH_PHILIPS_NINO = {{
	PLATID_WILD,
	PLATID_MACH_PHILIPS_NINO
}};
platid_t platid_mask_MACH_PHILIPS_NINO_3XX = {{
	PLATID_WILD,
	PLATID_MACH_PHILIPS_NINO_3XX
}};
platid_t platid_mask_MACH_PHILIPS_NINO_312 = {{
	PLATID_CPU_MIPS_TX_3912,
	PLATID_MACH_PHILIPS_NINO_312
}};
platid_t platid_mask_MACH_COMPAQ = {{
	PLATID_WILD,
	PLATID_MACH_COMPAQ
}};
platid_t platid_mask_MACH_COMPAQ_C = {{
	PLATID_WILD,
	PLATID_MACH_COMPAQ_C
}};
platid_t platid_mask_MACH_COMPAQ_C_8XX = {{
	PLATID_WILD,
	PLATID_MACH_COMPAQ_C_8XX
}};
platid_t platid_mask_MACH_COMPAQ_C_810 = {{
	PLATID_CPU_MIPS_TX_3912,
	PLATID_MACH_COMPAQ_C_810
}};
platid_t platid_mask_MACH_COMPAQ_C_201X = {{
	PLATID_WILD,
	PLATID_MACH_COMPAQ_C_201X
}};
platid_t platid_mask_MACH_COMPAQ_C_2010 = {{
	PLATID_CPU_MIPS_TX_3912,
	PLATID_MACH_COMPAQ_C_2010
}};
platid_t platid_mask_MACH_COMPAQ_C_2015 = {{
	PLATID_CPU_MIPS_TX_3912,
	PLATID_MACH_COMPAQ_C_2015
}};
platid_t platid_mask_MACH_COMPAQ_AERO = {{
	PLATID_WILD,
	PLATID_MACH_COMPAQ_AERO
}};
platid_t platid_mask_MACH_COMPAQ_AERO_21XX = {{
	PLATID_WILD,
	PLATID_MACH_COMPAQ_AERO_21XX
}};
platid_t platid_mask_MACH_COMPAQ_AERO_2110 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_MACH_COMPAQ_AERO_2110
}};
platid_t platid_mask_MACH_COMPAQ_AERO_2130 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_MACH_COMPAQ_AERO_2130
}};
platid_t platid_mask_MACH_COMPAQ_AERO_2140 = {{
	PLATID_CPU_MIPS_VR_4111,
	PLATID_MACH_COMPAQ_AERO_2140
}};
