

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Sun Dec 18 11:16:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        AInetwork
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.096 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23674|    23674|  0.237 ms|  0.237 ms|  23675|  23675|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |    23360|    23360|       292|          -|          -|    80|        no|
        | + prod   |      289|      289|         3|          1|          1|   288|       yes|
        |- loop1   |       82|       82|         4|          1|          1|    80|       yes|
        |- col     |      220|      220|        44|          -|          -|     5|        no|
        | + prod   |       41|       41|         3|          1|          1|    40|       yes|
        |- loop1   |        6|        6|         2|          1|          1|     5|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 4, States = { 7 8 9 10 }
  Pipeline-2 : II = 1, D = 3, States = { 13 14 15 }
  Pipeline-3 : II = 1, D = 2, States = { 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 
4 --> 6 5 
5 --> 3 
6 --> 2 
7 --> 11 8 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 13 17 
13 --> 14 
14 --> 16 15 
15 --> 13 
16 --> 12 
17 --> 18 
18 --> 19 17 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 21 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_output_0_V = alloca i64 1" [../../FPGA_AI/src/hls/matmul.cpp:82]   --->   Operation 24 'alloca' 'temp_output_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_output2_0_V = alloca i64 1" [../../FPGA_AI/src/hls/matmul.cpp:83]   --->   Operation 25 'alloca' 'temp_output2_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr = getelementptr i24 %temp_output_0_V, i64 0, i64 0"   --->   Operation 26 'getelementptr' 'temp_output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "%store_ln731 = store i24 524288, i7 %temp_output_0_V_addr"   --->   Operation 27 'store' 'store_ln731' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr = getelementptr i24 %temp_output2_0_V, i64 0, i64 0"   --->   Operation 28 'getelementptr' 'temp_output2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%store_ln731 = store i24 524288, i3 %temp_output2_0_V_addr"   --->   Operation 29 'store' 'store_ln731' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%br_ln6 = br void" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 30 'br' 'br_ln6' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.89>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln6, void, i7 0, void %_ZN8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.89ns)   --->   "%add_ln6 = add i7 %j, i7 1" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 32 'add' 'add_ln6' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln6 = icmp_eq  i7 %j, i7 80" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 33 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split11, void %_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 35 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i7 %j" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 36 'zext' 'zext_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i7 %j" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 37 'zext' 'zext_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../FPGA_AI/src/hls/matmul.cpp:6]   --->   Operation 38 'specloopname' 'specloopname_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.48ns)   --->   "%br_ln10 = br void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 39 'br' 'br_ln10' <Predicate = (!icmp_ln6)> <Delay = 0.48>
ST_2 : Operation 40 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln6)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%k = phi i10 %add_ln10, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i10 0, void %.split11" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 41 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.85ns)   --->   "%icmp_ln10 = icmp_ult  i10 %k, i10 576" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 42 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 43 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.93ns)   --->   "%add_ln10 = add i10 %k, i10 2" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 44 'add' 'add_ln10' <Predicate = (icmp_ln10)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%k_cast14 = zext i10 %k" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 45 'zext' 'k_cast14' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %k, i6 0"   --->   Operation 46 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %k, i4 0"   --->   Operation 47 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i14 %tmp_3"   --->   Operation 48 'zext' 'zext_ln1118' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118 = add i16 %tmp_2, i16 %zext_ln1118"   --->   Operation 49 'add' 'add_ln1118' <Predicate = (icmp_ln10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 50 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln1118_1 = add i16 %add_ln1118, i16 %zext_ln6_1"   --->   Operation 50 'add' 'add_ln1118_1' <Predicate = (icmp_ln10)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %add_ln1118_1"   --->   Operation 51 'zext' 'zext_ln1118_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr = getelementptr i20 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_1"   --->   Operation 52 'getelementptr' 'weights_layer1_weights_V_addr' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %k_cast14"   --->   Operation 53 'getelementptr' 'input_img_addr' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (1.35ns)   --->   "%input_img_load = load i10 %input_img_addr"   --->   Operation 54 'load' 'input_img_load' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_3 : Operation 55 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i16 %weights_layer1_weights_V_addr"   --->   Operation 55 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 46080> <ROM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln10 = or i10 %k, i10 1" [../../FPGA_AI/src/hls/matmul.cpp:10]   --->   Operation 56 'or' 'or_ln10' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.73>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sum_V_10 = phi i24 %sum_V_4, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i24 0, void %.split11"   --->   Operation 57 'phi' 'sum_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 59 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (1.35ns)   --->   "%input_img_load = load i10 %input_img_addr"   --->   Operation 60 'load' 'input_img_load' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%r_V = trunc i32 %input_img_load"   --->   Operation 61 'trunc' 'r_V' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i24 %r_V"   --->   Operation 62 'sext' 'sext_ln1115' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i16 %weights_layer1_weights_V_addr"   --->   Operation 63 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 46080> <ROM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i20 %weights_layer1_weights_V_load"   --->   Operation 64 'sext' 'sext_ln1118' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (3.38ns)   --->   "%r_V_1 = mul i44 %sext_ln1118, i44 %sext_ln1115"   --->   Operation 65 'mul' 'r_V_1' <Predicate = (icmp_ln10)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i44 %r_V_1"   --->   Operation 66 'trunc' 'trunc_ln1192' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %r_V_1, i32 18"   --->   Operation 67 'bitselect' 'tmp_8' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i10 %or_ln10" [../../FPGA_AI/src/hls/matmul.cpp:8]   --->   Operation 68 'zext' 'zext_ln8' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %or_ln10, i6 0"   --->   Operation 69 'bitconcatenate' 'tmp_4' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %or_ln10, i4 0"   --->   Operation 70 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i14 %tmp_5"   --->   Operation 71 'zext' 'zext_ln1118_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_2 = add i16 %tmp_4, i16 %zext_ln1118_2"   --->   Operation 72 'add' 'add_ln1118_2' <Predicate = (icmp_ln10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 73 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln1118_3 = add i16 %add_ln1118_2, i16 %zext_ln6_1"   --->   Operation 73 'add' 'add_ln1118_3' <Predicate = (icmp_ln10)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i16 %add_ln1118_3"   --->   Operation 74 'zext' 'zext_ln1118_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_1 = getelementptr i20 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_3"   --->   Operation 75 'getelementptr' 'weights_layer1_weights_V_addr_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%input_img_addr_1 = getelementptr i32 %input_img, i64 0, i64 %zext_ln8"   --->   Operation 76 'getelementptr' 'input_img_addr_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (1.35ns)   --->   "%input_img_load_1 = load i10 %input_img_addr_1"   --->   Operation 77 'load' 'input_img_load_1' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_4 : Operation 78 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i16 %weights_layer1_weights_V_addr_1"   --->   Operation 78 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 46080> <ROM>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../FPGA_AI/src/hls/matmul.cpp:8]   --->   Operation 79 'specloopname' 'specloopname_ln8' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i24.i19, i24 %sum_V_10, i19 0"   --->   Operation 80 'bitconcatenate' 'lhs_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.24ns)   --->   "%ret_V = add i43 %lhs_1, i43 %trunc_ln1192"   --->   Operation 81 'add' 'ret_V' <Predicate = (icmp_ln10)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sum_V = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %ret_V, i32 19, i32 42"   --->   Operation 82 'partselect' 'sum_V' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_8"   --->   Operation 83 'zext' 'zext_ln415' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.10ns)   --->   "%sum_V_11 = add i24 %zext_ln415, i24 %sum_V"   --->   Operation 84 'add' 'sum_V_11' <Predicate = (icmp_ln10)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/2] (1.35ns)   --->   "%input_img_load_1 = load i10 %input_img_addr_1"   --->   Operation 85 'load' 'input_img_load_1' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%r_V_2 = trunc i32 %input_img_load_1"   --->   Operation 86 'trunc' 'r_V_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i24 %r_V_2"   --->   Operation 87 'sext' 'sext_ln1115_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 88 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i16 %weights_layer1_weights_V_addr_1"   --->   Operation 88 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 46080> <ROM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i20 %weights_layer1_weights_V_load_1"   --->   Operation 89 'sext' 'sext_ln1118_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.38ns)   --->   "%r_V_3 = mul i44 %sext_ln1118_1, i44 %sext_ln1115_1"   --->   Operation 90 'mul' 'r_V_3' <Predicate = (icmp_ln10)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i24.i19, i24 %sum_V_11, i19 0"   --->   Operation 91 'bitconcatenate' 'lhs_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i44 %r_V_3"   --->   Operation 92 'trunc' 'trunc_ln1192_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.24ns)   --->   "%ret_V_1 = add i43 %lhs_3, i43 %trunc_ln1192_1"   --->   Operation 93 'add' 'ret_V_1' <Predicate = (icmp_ln10)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sum_V_2 = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %ret_V_1, i32 19, i32 42"   --->   Operation 94 'partselect' 'sum_V_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i44.i32, i44 %r_V_3, i32 18"   --->   Operation 95 'bitselect' 'tmp_9' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_9"   --->   Operation 96 'zext' 'zext_ln415_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.10ns)   --->   "%sum_V_4 = add i24 %zext_ln415_1, i24 %sum_V_2"   --->   Operation 97 'add' 'sum_V_4' <Predicate = (icmp_ln10)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 98 'br' 'br_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_2 = getelementptr i24 %temp_output_0_V, i64 0, i64 %zext_ln6" [../../FPGA_AI/src/hls/matmul.cpp:15]   --->   Operation 99 'getelementptr' 'temp_output_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.35ns)   --->   "%store_ln15 = store i24 %sum_V_10, i7 %temp_output_0_V_addr_2" [../../FPGA_AI/src/hls/matmul.cpp:15]   --->   Operation 100 'store' 'store_ln15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.35>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln48, void %_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread, i7 0, void %_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 102 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.89ns)   --->   "%add_ln48 = add i7 %i, i7 1" [../../FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 103 'add' 'add_ln48' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.86ns)   --->   "%icmp_ln48 = icmp_eq  i7 %i, i7 80" [../../FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 105 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 106 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split8, void %_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 107 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i" [../../FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 108 'zext' 'i_cast' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_1 = getelementptr i24 %temp_output_0_V, i64 0, i64 %i_cast"   --->   Operation 109 'getelementptr' 'temp_output_0_V_addr_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (1.35ns)   --->   "%p_Val2_2 = load i7 %temp_output_0_V_addr_1"   --->   Operation 110 'load' 'p_Val2_2' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA80_KS2_PA80_S2_.exit"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 6.72>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../FPGA_AI/src/hls/matmul.cpp:48]   --->   Operation 112 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/2] (1.35ns)   --->   "%p_Val2_2 = load i7 %temp_output_0_V_addr_1"   --->   Operation 113 'load' 'p_Val2_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_8 : Operation 114 [1/1] (0.98ns)   --->   "%icmp_ln885 = icmp_eq  i24 %p_Val2_2, i24 0"   --->   Operation 114 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread"   --->   Operation 115 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_Val2_2, i32 23"   --->   Operation 116 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.10ns)   --->   "%tmp_V = sub i24 0, i24 %p_Val2_2"   --->   Operation 117 'sub' 'tmp_V' <Predicate = (!icmp_ln885)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.43ns)   --->   "%tmp_V_2 = select i1 %p_Result_7, i24 %tmp_V, i24 %p_Val2_2"   --->   Operation 118 'select' 'tmp_V_2' <Predicate = (!icmp_ln885)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i24 @llvm.part.select.i24, i24 %tmp_V_2, i32 23, i32 0"   --->   Operation 119 'partselect' 'p_Result_s' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 255, i24 %p_Result_s"   --->   Operation 120 'bitconcatenate' 'p_Result_8' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_8, i1 1"   --->   Operation 121 'cttz' 'l' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.20ns)   --->   "%sub_ln894 = sub i32 24, i32 %l"   --->   Operation 122 'sub' 'sub_ln894' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894"   --->   Operation 123 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln894, i32 4294967243"   --->   Operation 124 'add' 'lsb_index' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 125 'partselect' 'tmp_11' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (1.09ns)   --->   "%icmp_ln896 = icmp_sgt  i31 %tmp_11, i31 0"   --->   Operation 126 'icmp' 'icmp_ln896' <Predicate = (!icmp_ln885)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894"   --->   Operation 127 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.87ns)   --->   "%sub_ln897 = sub i5 14, i5 %trunc_ln897"   --->   Operation 128 'sub' 'sub_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897)   --->   "%zext_ln897 = zext i5 %sub_ln897"   --->   Operation 129 'zext' 'zext_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897)   --->   "%lshr_ln897 = lshr i24 16777215, i24 %zext_ln897"   --->   Operation 130 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897)   --->   "%p_Result_4 = and i24 %tmp_V_2, i24 %lshr_ln897"   --->   Operation 131 'and' 'p_Result_4' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.98ns) (out node of the LUT)   --->   "%icmp_ln897 = icmp_ne  i24 %p_Result_4, i24 0"   --->   Operation 132 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i105)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 133 'bitselect' 'tmp_12' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i105)   --->   "%xor_ln899 = xor i1 %tmp_12, i1 1"   --->   Operation 134 'xor' 'xor_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i105)   --->   "%and_ln896 = and i1 %icmp_ln896, i1 %icmp_ln897"   --->   Operation 135 'and' 'and_ln896' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (1.10ns)   --->   "%add_ln899 = add i24 %trunc_ln894, i24 16777163"   --->   Operation 136 'add' 'add_ln899' <Predicate = (!icmp_ln885)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i105)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %tmp_V_2, i24 %add_ln899"   --->   Operation 137 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i_i105)   --->   "%a = or i1 %p_Result_3, i1 %and_ln896"   --->   Operation 138 'or' 'a' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 139 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln885)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (1.20ns)   --->   "%add_ln908 = add i32 %sub_ln894, i32 4294967242"   --->   Operation 140 'add' 'add_ln908' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (1.20ns)   --->   "%sub_ln909 = sub i32 54, i32 %sub_ln894"   --->   Operation 141 'sub' 'sub_ln909' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.33ns) (out node of the LUT)   --->   "%tobool34_i_i_i105 = and i1 %a, i1 %xor_ln899"   --->   Operation 142 'and' 'tobool34_i_i_i105' <Predicate = (!icmp_ln885)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l"   --->   Operation 143 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 6.60>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln907 = zext i24 %tmp_V_2"   --->   Operation 144 'zext' 'zext_ln907' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln908 = zext i32 %add_ln908"   --->   Operation 145 'zext' 'zext_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908"   --->   Operation 146 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln909 = zext i32 %sub_ln909"   --->   Operation 147 'zext' 'zext_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909"   --->   Operation 148 'shl' 'shl_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_1 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909"   --->   Operation 149 'select' 'm_1' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln911 = zext i1 %tobool34_i_i_i105"   --->   Operation 150 'zext' 'zext_ln911' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_1, i64 %zext_ln911"   --->   Operation 151 'add' 'm_3' <Predicate = (!icmp_ln885)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 152 'partselect' 'm' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln912 = zext i63 %m"   --->   Operation 153 'zext' 'zext_ln912' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54"   --->   Operation 154 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.45ns)   --->   "%select_ln893 = select i1 %p_Result_5, i11 1023, i11 1022"   --->   Operation 155 'select' 'select_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 5, i11 %trunc_ln893"   --->   Operation 156 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 157 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, i11 %select_ln893"   --->   Operation 157 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_7, i11 %add_ln915"   --->   Operation 158 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp, i32 52, i32 63"   --->   Operation 159 'partset' 'p_Result_9' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln734 = bitcast i64 %p_Result_9"   --->   Operation 160 'bitcast' 'bitcast_ln734' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_3, i32 1, i32 52"   --->   Operation 161 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.85ns)   --->   "%icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047"   --->   Operation 162 'icmp' 'icmp_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (1.34ns)   --->   "%icmp_ln1506_1 = icmp_eq  i52 %trunc_ln4, i52 0"   --->   Operation 163 'icmp' 'icmp_ln1506_1' <Predicate = (!icmp_ln885)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [2/2] (3.61ns)   --->   "%tmp_1 = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 164 'dcmp' 'tmp_1' <Predicate = (!icmp_ln885)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 5.29>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506)   --->   "%or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506"   --->   Operation 165 'or' 'or_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/2] (3.61ns)   --->   "%tmp_1 = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 166 'dcmp' 'tmp_1' <Predicate = (!icmp_ln885)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1506 = and i1 %or_ln1506, i1 %tmp_1"   --->   Operation 167 'and' 'and_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread, void" [../../FPGA_AI/src/hls/matmul.cpp:50]   --->   Operation 168 'br' 'br_ln50' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (1.35ns)   --->   "%store_ln51 = store i24 0, i7 %temp_output_0_V_addr_1" [../../FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 169 'store' 'store_ln51' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln51 = br void %_ZNK13ap_fixed_baseILi24ELi5ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEltEd.exit.i.thread" [../../FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 170 'br' 'br_ln51' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.48>
ST_11 : Operation 171 [1/1] (0.48ns)   --->   "%br_ln26 = br void %_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 171 'br' 'br_ln26' <Predicate = true> <Delay = 0.48>

State 12 <SV = 4> <Delay = 0.74>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%j_1 = phi i3 %add_ln26, void, i3 0, void %_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 172 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.74ns)   --->   "%add_ln26 = add i3 %j_1, i3 1" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 173 'add' 'add_ln26' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.69ns)   --->   "%icmp_ln26 = icmp_eq  i3 %j_1, i3 5" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 174 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 175 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split6, void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 176 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %j_1" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 177 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i3 %j_1" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 178 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../FPGA_AI/src/hls/matmul.cpp:26]   --->   Operation 179 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.48ns)   --->   "%br_ln30 = br void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 180 'br' 'br_ln30' <Predicate = (!icmp_ln26)> <Delay = 0.48>
ST_12 : Operation 181 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit"   --->   Operation 181 'br' 'br_ln0' <Predicate = (icmp_ln26)> <Delay = 0.48>

State 13 <SV = 5> <Delay = 2.52>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%k_1 = phi i7 %add_ln30, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split, i7 0, void %.split6" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 182 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp_ult  i7 %k_1, i7 80" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 183 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 184 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.89ns)   --->   "%add_ln30 = add i7 %k_1, i7 2" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 185 'add' 'add_ln30' <Predicate = (icmp_ln30)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%k_1_cast16 = zext i7 %k_1" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 186 'zext' 'k_1_cast16' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i7 %k_1"   --->   Operation 187 'zext' 'zext_ln1118_4' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %k_1, i2 0"   --->   Operation 188 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_4 = add i9 %tmp_6, i9 %zext_ln1118_4"   --->   Operation 189 'add' 'add_ln1118_4' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 190 [1/1] (1.17ns) (root node of TernaryAdder)   --->   "%add_ln1118_5 = add i9 %add_ln1118_4, i9 %zext_ln26_1"   --->   Operation 190 'add' 'add_ln1118_5' <Predicate = (icmp_ln30)> <Delay = 1.17> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i9 %add_ln1118_5"   --->   Operation 191 'zext' 'zext_ln1118_5' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr = getelementptr i21 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_5"   --->   Operation 192 'getelementptr' 'weights_layer2_weights_V_addr' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_3 = getelementptr i24 %temp_output_0_V, i64 0, i64 %k_1_cast16"   --->   Operation 193 'getelementptr' 'temp_output_0_V_addr_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 194 [2/2] (1.35ns)   --->   "%r_V_4 = load i7 %temp_output_0_V_addr_3"   --->   Operation 194 'load' 'r_V_4' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_13 : Operation 195 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load = load i9 %weights_layer2_weights_V_addr"   --->   Operation 195 'load' 'weights_layer2_weights_V_load' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 400> <ROM>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%or_ln30 = or i7 %k_1, i7 1" [../../FPGA_AI/src/hls/matmul.cpp:30]   --->   Operation 196 'or' 'or_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i7 %or_ln30" [../../FPGA_AI/src/hls/matmul.cpp:28]   --->   Operation 197 'zext' 'zext_ln28' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_4 = getelementptr i24 %temp_output_0_V, i64 0, i64 %zext_ln28"   --->   Operation 198 'getelementptr' 'temp_output_0_V_addr_4' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_13 : Operation 199 [2/2] (1.35ns)   --->   "%r_V_6 = load i7 %temp_output_0_V_addr_4"   --->   Operation 199 'load' 'r_V_6' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>

State 14 <SV = 6> <Delay = 4.73>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%sum_V_12 = phi i24 %sum_V_9, void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.split, i24 0, void %.split6"   --->   Operation 200 'phi' 'sum_V_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 201 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 202 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/2] (1.35ns)   --->   "%r_V_4 = load i7 %temp_output_0_V_addr_3"   --->   Operation 203 'load' 'r_V_4' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1115_2 = sext i24 %r_V_4"   --->   Operation 204 'sext' 'sext_ln1115_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 205 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load = load i9 %weights_layer2_weights_V_addr"   --->   Operation 205 'load' 'weights_layer2_weights_V_load' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 400> <ROM>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i21 %weights_layer2_weights_V_load"   --->   Operation 206 'sext' 'sext_ln1118_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (3.38ns)   --->   "%r_V_5 = mul i45 %sext_ln1118_2, i45 %sext_ln1115_2"   --->   Operation 207 'mul' 'r_V_5' <Predicate = (icmp_ln30)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln1192_2 = trunc i45 %r_V_5"   --->   Operation 208 'trunc' 'trunc_ln1192_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %r_V_5, i32 18"   --->   Operation 209 'bitselect' 'tmp_14' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i7 %or_ln30"   --->   Operation 210 'zext' 'zext_ln1118_6' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %or_ln30, i2 0"   --->   Operation 211 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_6 = add i9 %tmp_7, i9 %zext_ln1118_6"   --->   Operation 212 'add' 'add_ln1118_6' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 213 [1/1] (1.17ns) (root node of TernaryAdder)   --->   "%add_ln1118_7 = add i9 %add_ln1118_6, i9 %zext_ln26_1"   --->   Operation 213 'add' 'add_ln1118_7' <Predicate = (icmp_ln30)> <Delay = 1.17> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.58> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i9 %add_ln1118_7"   --->   Operation 214 'zext' 'zext_ln1118_7' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%weights_layer2_weights_V_addr_1 = getelementptr i21 %weights_layer2_weights_V, i64 0, i64 %zext_ln1118_7"   --->   Operation 215 'getelementptr' 'weights_layer2_weights_V_addr_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_14 : Operation 216 [1/2] (1.35ns)   --->   "%r_V_6 = load i7 %temp_output_0_V_addr_4"   --->   Operation 216 'load' 'r_V_6' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 80> <RAM>
ST_14 : Operation 217 [2/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_1 = load i9 %weights_layer2_weights_V_addr_1"   --->   Operation 217 'load' 'weights_layer2_weights_V_load_1' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 400> <ROM>

State 15 <SV = 7> <Delay = 7.09>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../FPGA_AI/src/hls/matmul.cpp:28]   --->   Operation 218 'specloopname' 'specloopname_ln28' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i24.i19, i24 %sum_V_12, i19 0"   --->   Operation 219 'bitconcatenate' 'lhs_5' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (1.24ns)   --->   "%ret_V_2 = add i43 %lhs_5, i43 %trunc_ln1192_2"   --->   Operation 220 'add' 'ret_V_2' <Predicate = (icmp_ln30)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%sum_V_5 = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %ret_V_2, i32 19, i32 42"   --->   Operation 221 'partselect' 'sum_V_5' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %tmp_14"   --->   Operation 222 'zext' 'zext_ln415_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 223 [1/1] (1.10ns)   --->   "%sum_V_13 = add i24 %zext_ln415_2, i24 %sum_V_5"   --->   Operation 223 'add' 'sum_V_13' <Predicate = (icmp_ln30)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1115_3 = sext i24 %r_V_6"   --->   Operation 224 'sext' 'sext_ln1115_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 225 [1/2] (1.35ns)   --->   "%weights_layer2_weights_V_load_1 = load i9 %weights_layer2_weights_V_addr_1"   --->   Operation 225 'load' 'weights_layer2_weights_V_load_1' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 400> <ROM>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i21 %weights_layer2_weights_V_load_1"   --->   Operation 226 'sext' 'sext_ln1118_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (3.38ns)   --->   "%r_V_7 = mul i45 %sext_ln1118_3, i45 %sext_ln1115_3"   --->   Operation 227 'mul' 'r_V_7' <Predicate = (icmp_ln30)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%lhs_7 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i24.i19, i24 %sum_V_13, i19 0"   --->   Operation 228 'bitconcatenate' 'lhs_7' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln1192_3 = trunc i45 %r_V_7"   --->   Operation 229 'trunc' 'trunc_ln1192_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (1.24ns)   --->   "%ret_V_3 = add i43 %lhs_7, i43 %trunc_ln1192_3"   --->   Operation 230 'add' 'ret_V_3' <Predicate = (icmp_ln30)> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%sum_V_7 = partselect i24 @_ssdm_op_PartSelect.i24.i43.i32.i32, i43 %ret_V_3, i32 19, i32 42"   --->   Operation 231 'partselect' 'sum_V_7' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %r_V_7, i32 18"   --->   Operation 232 'bitselect' 'tmp_15' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln415_3 = zext i1 %tmp_15"   --->   Operation 233 'zext' 'zext_ln415_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (1.10ns)   --->   "%sum_V_9 = add i24 %zext_ln415_3, i24 %sum_V_7"   --->   Operation 234 'add' 'sum_V_9' <Predicate = (icmp_ln30)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi49ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi5ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61"   --->   Operation 235 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 0.79>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_2 = getelementptr i24 %temp_output2_0_V, i64 0, i64 %zext_ln26" [../../FPGA_AI/src/hls/matmul.cpp:34]   --->   Operation 236 'getelementptr' 'temp_output2_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [1/1] (0.79ns)   --->   "%store_ln34 = store i24 %sum_V_12, i3 %temp_output2_0_V_addr_2" [../../FPGA_AI/src/hls/matmul.cpp:34]   --->   Operation 237 'store' 'store_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_16 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer1PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 238 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.79>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%i_1 = phi i3 %add_ln65, void %.split, i3 0, void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:67]   --->   Operation 239 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.74ns)   --->   "%add_ln65 = add i3 %i_1, i3 1" [../../FPGA_AI/src/hls/matmul.cpp:65]   --->   Operation 240 'add' 'add_ln65' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.69ns)   --->   "%icmp_ln65 = icmp_eq  i3 %i_1, i3 5" [../../FPGA_AI/src/hls/matmul.cpp:65]   --->   Operation 241 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %.split, void %_Z13hw_act_layer2PA5_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EERi.exit" [../../FPGA_AI/src/hls/matmul.cpp:65]   --->   Operation 242 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln67_cast = zext i3 %i_1" [../../FPGA_AI/src/hls/matmul.cpp:67]   --->   Operation 243 'zext' 'trunc_ln67_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_1 = getelementptr i24 %temp_output2_0_V, i64 0, i64 %trunc_ln67_cast"   --->   Operation 244 'getelementptr' 'temp_output2_0_V_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 245 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load = load i3 %temp_output2_0_V_addr_1"   --->   Operation 245 'load' 'temp_output2_0_V_load' <Predicate = (!icmp_ln65)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>

State 18 <SV = 6> <Delay = 2.30>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%max_idx = phi i32 %max_idx_1, void %.split, i32 4294967295, void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader"   --->   Operation 246 'phi' 'max_idx' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%empty_24 = phi i24 %select_ln67, void %.split, i24 12635341, void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit.preheader" [../../FPGA_AI/src/hls/matmul.cpp:67]   --->   Operation 247 'phi' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 248 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 249 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../FPGA_AI/src/hls/matmul.cpp:63]   --->   Operation 250 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 251 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load = load i3 %temp_output2_0_V_addr_1"   --->   Operation 251 'load' 'temp_output2_0_V_load' <Predicate = (!icmp_ln65)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 5> <RAM>
ST_18 : Operation 252 [1/1] (0.98ns)   --->   "%icmp_ln1494 = icmp_sgt  i24 %temp_output2_0_V_load, i24 %empty_24"   --->   Operation 252 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln65)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 253 [1/1] (0.43ns)   --->   "%select_ln67 = select i1 %icmp_ln1494, i24 %temp_output2_0_V_load, i24 %empty_24" [../../FPGA_AI/src/hls/matmul.cpp:67]   --->   Operation 253 'select' 'select_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i3 %i_1" [../../FPGA_AI/src/hls/matmul.cpp:67]   --->   Operation 254 'zext' 'zext_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 255 [1/1] (0.52ns)   --->   "%max_idx_1 = select i1 %icmp_ln1494, i32 %zext_ln67, i32 %max_idx" [../../FPGA_AI/src/hls/matmul.cpp:67]   --->   Operation 255 'select' 'max_idx_1' <Predicate = (!icmp_ln65)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA80_8ap_fixedILi24ELi5EL9ap_q_mode0EL9ap_o_mode3ELi0EEPA5_KS2_PA5_S2_.exit"   --->   Operation 256 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 19 <SV = 7> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%ret_ln91 = ret i32 %max_idx" [../../FPGA_AI/src/hls/matmul.cpp:91]   --->   Operation 257 'ret' 'ret_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('temp_output[0].V', ../../FPGA_AI/src/hls/matmul.cpp:82) [10]  (0 ns)
	'getelementptr' operation ('temp_output_0_V_addr') [12]  (0 ns)
	'store' operation ('store_ln731') of constant 524288 on array 'temp_output[0].V', ../../FPGA_AI/src/hls/matmul.cpp:82 [13]  (1.35 ns)

 <State 2>: 0.897ns
The critical path consists of the following:
	'phi' operation ('j', ../../FPGA_AI/src/hls/matmul.cpp:6) with incoming values : ('add_ln6', ../../FPGA_AI/src/hls/matmul.cpp:6) [18]  (0 ns)
	'add' operation ('add_ln6', ../../FPGA_AI/src/hls/matmul.cpp:6) [19]  (0.897 ns)

 <State 3>: 2.18ns
The critical path consists of the following:
	'phi' operation ('k', ../../FPGA_AI/src/hls/matmul.cpp:10) with incoming values : ('add_ln10', ../../FPGA_AI/src/hls/matmul.cpp:10) [29]  (0 ns)
	'add' operation ('add_ln1118') [41]  (0 ns)
	'add' operation ('add_ln1118_1') [42]  (0.829 ns)
	'getelementptr' operation ('weights_layer1_weights_V_addr') [44]  (0 ns)
	'load' operation ('weights_layer1_weights_V_load') on array 'weights_layer1_weights_V' [50]  (1.35 ns)

 <State 4>: 4.74ns
The critical path consists of the following:
	'load' operation ('input_img_load') on array 'input_img' [47]  (1.35 ns)
	'mul' operation ('r.V') [52]  (3.39 ns)

 <State 5>: 7.1ns
The critical path consists of the following:
	'load' operation ('input_img_load_1') on array 'input_img' [70]  (1.35 ns)
	'mul' operation ('r.V') [75]  (3.39 ns)
	'add' operation ('ret.V') [78]  (1.25 ns)
	'add' operation ('sum.V') [82]  (1.11 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_0_V_addr_2', ../../FPGA_AI/src/hls/matmul.cpp:15) [85]  (0 ns)
	'store' operation ('store_ln15', ../../FPGA_AI/src/hls/matmul.cpp:15) of variable 'sum.V' on array 'temp_output[0].V', ../../FPGA_AI/src/hls/matmul.cpp:82 [86]  (1.35 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../../FPGA_AI/src/hls/matmul.cpp:48) with incoming values : ('add_ln48', ../../FPGA_AI/src/hls/matmul.cpp:48) [91]  (0 ns)
	'getelementptr' operation ('temp_output_0_V_addr_1') [100]  (0 ns)
	'load' operation ('__Val2__') on array 'temp_output[0].V', ../../FPGA_AI/src/hls/matmul.cpp:82 [101]  (1.35 ns)

 <State 8>: 6.73ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output[0].V', ../../FPGA_AI/src/hls/matmul.cpp:82 [101]  (1.35 ns)
	'sub' operation ('tmp.V') [106]  (1.11 ns)
	'select' operation ('tmp.V') [107]  (0.435 ns)
	'cttz' operation ('l') [110]  (0 ns)
	'sub' operation ('sub_ln894') [111]  (1.2 ns)
	'add' operation ('lsb_index') [113]  (1.2 ns)
	'icmp' operation ('icmp_ln896') [115]  (1.1 ns)
	'and' operation ('and_ln896') [124]  (0 ns)
	'or' operation ('a') [127]  (0 ns)
	'and' operation ('tobool34_i_i_i105') [136]  (0.331 ns)

 <State 9>: 6.61ns
The critical path consists of the following:
	'shl' operation ('shl_ln909') [135]  (0 ns)
	'select' operation ('m') [137]  (0 ns)
	'add' operation ('m') [139]  (1.47 ns)
	'select' operation ('select_ln893') [143]  (0.451 ns)
	'add' operation ('add_ln915') [146]  (1.07 ns)
	'dcmp' operation ('tmp_1') [154]  (3.61 ns)

 <State 10>: 5.3ns
The critical path consists of the following:
	'dcmp' operation ('tmp_1') [154]  (3.61 ns)
	'and' operation ('and_ln1506') [155]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 11>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../FPGA_AI/src/hls/matmul.cpp:26) with incoming values : ('add_ln26', ../../FPGA_AI/src/hls/matmul.cpp:26) [165]  (0.489 ns)

 <State 12>: 0.746ns
The critical path consists of the following:
	'phi' operation ('j', ../../FPGA_AI/src/hls/matmul.cpp:26) with incoming values : ('add_ln26', ../../FPGA_AI/src/hls/matmul.cpp:26) [165]  (0 ns)
	'add' operation ('add_ln26', ../../FPGA_AI/src/hls/matmul.cpp:26) [166]  (0.746 ns)

 <State 13>: 2.52ns
The critical path consists of the following:
	'phi' operation ('k', ../../FPGA_AI/src/hls/matmul.cpp:30) with incoming values : ('add_ln30', ../../FPGA_AI/src/hls/matmul.cpp:30) [176]  (0 ns)
	'add' operation ('add_ln1118_4') [187]  (0 ns)
	'add' operation ('add_ln1118_5') [188]  (1.17 ns)
	'getelementptr' operation ('weights_layer2_weights_V_addr') [190]  (0 ns)
	'load' operation ('weights_layer2_weights_V_load') on array 'weights_layer2_weights_V' [195]  (1.35 ns)

 <State 14>: 4.74ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'temp_output[0].V', ../../FPGA_AI/src/hls/matmul.cpp:82 [193]  (1.35 ns)
	'mul' operation ('r.V') [197]  (3.39 ns)

 <State 15>: 7.1ns
The critical path consists of the following:
	'load' operation ('weights_layer2_weights_V_load_1') on array 'weights_layer2_weights_V' [216]  (1.35 ns)
	'mul' operation ('r.V') [218]  (3.39 ns)
	'add' operation ('ret.V') [221]  (1.25 ns)
	'add' operation ('sum.V') [225]  (1.11 ns)

 <State 16>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output2_0_V_addr_2', ../../FPGA_AI/src/hls/matmul.cpp:34) [228]  (0 ns)
	'store' operation ('store_ln34', ../../FPGA_AI/src/hls/matmul.cpp:34) of variable 'sum.V' on array 'temp_output2[0].V', ../../FPGA_AI/src/hls/matmul.cpp:83 [229]  (0.79 ns)

 <State 17>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../../FPGA_AI/src/hls/matmul.cpp:67) with incoming values : ('add_ln65', ../../FPGA_AI/src/hls/matmul.cpp:65) [234]  (0 ns)
	'getelementptr' operation ('temp_output2_0_V_addr_1') [245]  (0 ns)
	'load' operation ('temp_output2_0_V_load') on array 'temp_output2[0].V', ../../FPGA_AI/src/hls/matmul.cpp:83 [246]  (0.79 ns)

 <State 18>: 2.3ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load') on array 'temp_output2[0].V', ../../FPGA_AI/src/hls/matmul.cpp:83 [246]  (0.79 ns)
	'icmp' operation ('icmp_ln1494') [247]  (0.988 ns)
	'select' operation ('max_idx', ../../FPGA_AI/src/hls/matmul.cpp:67) [250]  (0.525 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
