\doxysubsubsubsection{DMA\+\_\+interrupt\+\_\+enable\+\_\+definitions}
\hypertarget{group___d_m_a__interrupt__enable__definitions}{}\label{group___d_m_a__interrupt__enable__definitions}\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\+\_\+\+IT\+\_\+\+TC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}})
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\+\_\+\+IT\+\_\+\+HT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}})
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\+\_\+\+IT\+\_\+\+TE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}})
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}{DMA\+\_\+\+IT\+\_\+\+DME}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}})
\item 
\#define \mbox{\hyperlink{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}{DMA\+\_\+\+IT\+\_\+\+FE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98}\label{group___d_m_a__interrupt__enable__definitions_ga71137443f7bdced1ee80697596e9ea98} 
\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}!DMA\_IT\_DME@{DMA\_IT\_DME}}
\index{DMA\_IT\_DME@{DMA\_IT\_DME}!DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_DME}{DMA\_IT\_DME}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+DME~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}})}

\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f}\label{group___d_m_a__interrupt__enable__definitions_ga93164ec039fc5579662c382e68d7d13f} 
\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}!DMA\_IT\_FE@{DMA\_IT\_FE}}
\index{DMA\_IT\_FE@{DMA\_IT\_FE}!DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_FE}{DMA\_IT\_FE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+FE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}\label{group___d_m_a__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66} 
\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}!DMA\_IT\_HT@{DMA\_IT\_HT}}
\index{DMA\_IT\_HT@{DMA\_IT\_HT}!DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_HT}{DMA\_IT\_HT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+HT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}})}

\Hypertarget{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}\label{group___d_m_a__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16} 
\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}!DMA\_IT\_TC@{DMA\_IT\_TC}}
\index{DMA\_IT\_TC@{DMA\_IT\_TC}!DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_TC}{DMA\_IT\_TC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}})}

\Hypertarget{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}\label{group___d_m_a__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e} 
\index{DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}!DMA\_IT\_TE@{DMA\_IT\_TE}}
\index{DMA\_IT\_TE@{DMA\_IT\_TE}!DMA\_interrupt\_enable\_definitions@{DMA\_interrupt\_enable\_definitions}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_IT\_TE}{DMA\_IT\_TE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+IT\+\_\+\+TE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}})}

