{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699482088453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 16:21:28 2023 " "Processing started: Wed Nov  8 16:21:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699482088453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699482088453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699482088454 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699482088899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699482089121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699482089121 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1699482089169 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1699482089169 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699482089842 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699482089874 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699482089894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.296 " "Worst-case setup slack is 2.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.296               0.000 iCLK  " "    2.296               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482089954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 iCLK  " "    0.337               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482089964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.628 " "Worst-case recovery slack is 17.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.628               0.000 iCLK  " "   17.628               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482089968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.764 " "Worst-case removal slack is 1.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.764               0.000 iCLK  " "    1.764               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482089971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.630 " "Worst-case minimum pulse width slack is 9.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.630               0.000 iCLK  " "    9.630               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482089974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482089974 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482090810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482090810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482090810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482090810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.883 ns " "Worst Case Available Settling Time: 37.883 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482090810 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482090810 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482090810 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.296 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.296" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090823 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090823 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482090823 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.296  " "Path #1: Setup slack is 2.296 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q " "To Node      : Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.423      3.423  R        clock network delay " "     3.423      3.423  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.686      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg " "     3.686      0.263     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.535      2.849 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[6\] " "     6.535      2.849 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.319      0.784 FF    IC  IMem\|ram~60\|datab " "     7.319      0.784 FF    IC  IMem\|ram~60\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.675      0.356 FF  CELL  IMem\|ram~60\|combout " "     7.675      0.356 FF  CELL  IMem\|ram~60\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.641      0.966 FF    IC  RegisterFile\|Mux1\|Mux30~11\|datab " "     8.641      0.966 FF    IC  RegisterFile\|Mux1\|Mux30~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.082      0.441 FR  CELL  RegisterFile\|Mux1\|Mux30~11\|combout " "     9.082      0.441 FR  CELL  RegisterFile\|Mux1\|Mux30~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.527      0.445 RR    IC  RegisterFile\|Mux1\|Mux30~12\|dataa " "     9.527      0.445 RR    IC  RegisterFile\|Mux1\|Mux30~12\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.944      0.417 RR  CELL  RegisterFile\|Mux1\|Mux30~12\|combout " "     9.944      0.417 RR  CELL  RegisterFile\|Mux1\|Mux30~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.371      1.427 RR    IC  RegisterFile\|Mux1\|Mux30~15\|datac " "    11.371      1.427 RR    IC  RegisterFile\|Mux1\|Mux30~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.658      0.287 RR  CELL  RegisterFile\|Mux1\|Mux30~15\|combout " "    11.658      0.287 RR  CELL  RegisterFile\|Mux1\|Mux30~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.035      0.377 RR    IC  RegisterFile\|Mux1\|Mux30~18\|datad " "    12.035      0.377 RR    IC  RegisterFile\|Mux1\|Mux30~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.190      0.155 RR  CELL  RegisterFile\|Mux1\|Mux30~18\|combout " "    12.190      0.155 RR  CELL  RegisterFile\|Mux1\|Mux30~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.097      1.907 RR    IC  RegisterFile\|Mux1\|Mux30~19\|datac " "    14.097      1.907 RR    IC  RegisterFile\|Mux1\|Mux30~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.382      0.285 RR  CELL  RegisterFile\|Mux1\|Mux30~19\|combout " "    14.382      0.285 RR  CELL  RegisterFile\|Mux1\|Mux30~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.652      1.270 RR    IC  BranchChkr\|Equal0~0\|dataa " "    15.652      1.270 RR    IC  BranchChkr\|Equal0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.081      0.429 RF  CELL  BranchChkr\|Equal0~0\|combout " "    16.081      0.429 RF  CELL  BranchChkr\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.538      0.457 FF    IC  BranchChkr\|Equal0~10\|datab " "    16.538      0.457 FF    IC  BranchChkr\|Equal0~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.888      0.350 FF  CELL  BranchChkr\|Equal0~10\|combout " "    16.888      0.350 FF  CELL  BranchChkr\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.164      0.276 FF    IC  BranchChkr\|output~0\|dataa " "    17.164      0.276 FF    IC  BranchChkr\|output~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.518      0.354 FF  CELL  BranchChkr\|output~0\|combout " "    17.518      0.354 FF  CELL  BranchChkr\|output~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.855      0.337 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~0\|datab " "    17.855      0.337 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.280      0.425 FF  CELL  MuxPCWriteBack\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~0\|combout " "    18.280      0.425 FF  CELL  MuxPCWriteBack\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.085      0.805 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~0\|datad " "    19.085      0.805 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.235      0.150 FR  CELL  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~0\|combout " "    19.235      0.150 FR  CELL  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.919      0.684 RR    IC  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~1\|datac " "    19.919      0.684 RR    IC  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.206      0.287 RR  CELL  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~1\|combout " "    20.206      0.287 RR  CELL  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.410      0.204 RR    IC  MuxReset\|\\G_NBit_MUX:8:MUXI\|g_And1\|o_F~0\|datad " "    20.410      0.204 RR    IC  MuxReset\|\\G_NBit_MUX:8:MUXI\|g_And1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.565      0.155 RR  CELL  MuxReset\|\\G_NBit_MUX:8:MUXI\|g_And1\|o_F~0\|combout " "    20.565      0.155 RR  CELL  MuxReset\|\\G_NBit_MUX:8:MUXI\|g_And1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.565      0.000 RR    IC  PC\|\\NBit_Reg:8:dffI\|s_Q\|d " "    20.565      0.000 RR    IC  PC\|\\NBit_Reg:8:dffI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.652      0.087 RR  CELL  Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q " "    20.652      0.087 RR  CELL  Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.918      2.918  R        clock network delay " "    22.918      2.918  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.950      0.032           clock pessimism removed " "    22.950      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.930     -0.020           clock uncertainty " "    22.930     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.948      0.018     uTsu  Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q " "    22.948      0.018     uTsu  Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.652 " "Data Arrival Time  :    20.652" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.948 " "Data Required Time :    22.948" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.296  " "Slack              :     2.296 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090824 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482090824 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482090835 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.337  " "Path #1: Hold slack is 0.337 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_N:EXDM\|dffg:\\NBit_Reg:45:dffI\|s_Q " "From Node    : Reg_N:EXDM\|dffg:\\NBit_Reg:45:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.932      2.932  R        clock network delay " "     2.932      2.932  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164      0.232     uTco  Reg_N:EXDM\|dffg:\\NBit_Reg:45:dffI\|s_Q " "     3.164      0.232     uTco  Reg_N:EXDM\|dffg:\\NBit_Reg:45:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164      0.000 RR  CELL  EXDM\|\\NBit_Reg:45:dffI\|s_Q\|q " "     3.164      0.000 RR  CELL  EXDM\|\\NBit_Reg:45:dffI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.860      0.696 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadatain\[8\] " "     3.860      0.696 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.932      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "     3.932      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.405      3.405  R        clock network delay " "     3.405      3.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.373     -0.032           clock pessimism removed " "     3.373     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.373      0.000           clock uncertainty " "     3.373      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.595      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "     3.595      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.932 " "Data Arrival Time  :     3.932" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.595 " "Data Required Time :     3.595" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.337  " "Slack              :     0.337 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090835 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482090835 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.628 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.628" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482090838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.628  " "Path #1: Recovery slack is 17.628 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6 " "From Node    : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36 " "To Node      : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.026      3.026  R        clock network delay " "     3.026      3.026  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.258      0.232     uTco  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6 " "     3.258      0.232     uTco  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.258      0.000 RR  CELL  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.258      0.000 RR  CELL  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.310      1.052 RR    IC  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0 " "     4.310      1.052 RR    IC  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.590      1.280 RF  CELL  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36 " "     5.590      1.280 RF  CELL  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.264      3.264  R        clock network delay " "    23.264      3.264  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.296      0.032           clock pessimism removed " "    23.296      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.276     -0.020           clock uncertainty " "    23.276     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.218     -0.058     uTsu  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36 " "    23.218     -0.058     uTsu  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.590 " "Data Arrival Time  :     5.590" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.218 " "Data Required Time :    23.218" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.628  " "Slack              :    17.628 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090838 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482090838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.764 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.764" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482090841 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.764  " "Path #1: Removal slack is 1.764 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6 " "From Node    : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0 " "To Node      : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      2.916  R        clock network delay " "     2.916      2.916  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.148      0.232     uTco  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6 " "     3.148      0.232     uTco  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.148      0.000 FF  CELL  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.148      0.000 FF  CELL  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.116      0.968 FF    IC  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.116      0.968 FF    IC  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.282      1.166 FR  CELL  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0 " "     5.282      1.166 FR  CELL  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      3.364  R        clock network delay " "     3.364      3.364  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332     -0.032           clock pessimism removed " "     3.332     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.000           clock uncertainty " "     3.332      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.518      0.186      uTh  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0 " "     3.518      0.186      uTh  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.282 " "Data Arrival Time  :     5.282" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.518 " "Data Required Time :     3.518" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.764  " "Slack              :     1.764 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482090841 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482090841 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699482090842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699482090875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699482091483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.803 " "Worst-case setup slack is 3.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.803               0.000 iCLK  " "    3.803               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482091673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 iCLK  " "    0.343               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482091684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.834 " "Worst-case recovery slack is 17.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.834               0.000 iCLK  " "   17.834               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482091689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.591 " "Worst-case removal slack is 1.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.591               0.000 iCLK  " "    1.591               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482091693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 iCLK  " "    9.646               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482091696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482091696 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482092555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482092555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482092555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482092555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.099 ns " "Worst Case Available Settling Time: 38.099 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482092555 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482092555 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482092555 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.803 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.803" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482092571 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.803  " "Path #1: Setup slack is 3.803 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q " "To Node      : Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.101      3.101  R        clock network delay " "     3.101      3.101  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.337      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg " "     3.337      0.236     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.922      2.585 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[6\] " "     5.922      2.585 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.627      0.705 FF    IC  IMem\|ram~60\|datab " "     6.627      0.705 FF    IC  IMem\|ram~60\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.942      0.315 FF  CELL  IMem\|ram~60\|combout " "     6.942      0.315 FF  CELL  IMem\|ram~60\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.805      0.863 FF    IC  RegisterFile\|Mux1\|Mux30~11\|datab " "     7.805      0.863 FF    IC  RegisterFile\|Mux1\|Mux30~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.196      0.391 FR  CELL  RegisterFile\|Mux1\|Mux30~11\|combout " "     8.196      0.391 FR  CELL  RegisterFile\|Mux1\|Mux30~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.620      0.424 RR    IC  RegisterFile\|Mux1\|Mux30~12\|dataa " "     8.620      0.424 RR    IC  RegisterFile\|Mux1\|Mux30~12\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.000      0.380 RR  CELL  RegisterFile\|Mux1\|Mux30~12\|combout " "     9.000      0.380 RR  CELL  RegisterFile\|Mux1\|Mux30~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.329      1.329 RR    IC  RegisterFile\|Mux1\|Mux30~15\|datac " "    10.329      1.329 RR    IC  RegisterFile\|Mux1\|Mux30~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.594      0.265 RR  CELL  RegisterFile\|Mux1\|Mux30~15\|combout " "    10.594      0.265 RR  CELL  RegisterFile\|Mux1\|Mux30~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.953      0.359 RR    IC  RegisterFile\|Mux1\|Mux30~18\|datad " "    10.953      0.359 RR    IC  RegisterFile\|Mux1\|Mux30~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.097      0.144 RR  CELL  RegisterFile\|Mux1\|Mux30~18\|combout " "    11.097      0.144 RR  CELL  RegisterFile\|Mux1\|Mux30~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.879      1.782 RR    IC  RegisterFile\|Mux1\|Mux30~19\|datac " "    12.879      1.782 RR    IC  RegisterFile\|Mux1\|Mux30~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.142      0.263 RR  CELL  RegisterFile\|Mux1\|Mux30~19\|combout " "    13.142      0.263 RR  CELL  RegisterFile\|Mux1\|Mux30~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.342      1.200 RR    IC  BranchChkr\|Equal0~0\|dataa " "    14.342      1.200 RR    IC  BranchChkr\|Equal0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.709      0.367 RR  CELL  BranchChkr\|Equal0~0\|combout " "    14.709      0.367 RR  CELL  BranchChkr\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.140      0.431 RR    IC  BranchChkr\|Equal0~10\|datab " "    15.140      0.431 RR    IC  BranchChkr\|Equal0~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.453      0.313 RR  CELL  BranchChkr\|Equal0~10\|combout " "    15.453      0.313 RR  CELL  BranchChkr\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.672      0.219 RR    IC  BranchChkr\|output~0\|dataa " "    15.672      0.219 RR    IC  BranchChkr\|output~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.016      0.344 RF  CELL  BranchChkr\|output~0\|combout " "    16.016      0.344 RF  CELL  BranchChkr\|output~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.322      0.306 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~0\|datab " "    16.322      0.306 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.700      0.378 FF  CELL  MuxPCWriteBack\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~0\|combout " "    16.700      0.378 FF  CELL  MuxPCWriteBack\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.421      0.721 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~0\|datad " "    17.421      0.721 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.555      0.134 FR  CELL  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~0\|combout " "    17.555      0.134 FR  CELL  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.195      0.640 RR    IC  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~1\|datac " "    18.195      0.640 RR    IC  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.460      0.265 RR  CELL  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~1\|combout " "    18.460      0.265 RR  CELL  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.648      0.188 RR    IC  MuxReset\|\\G_NBit_MUX:8:MUXI\|g_And1\|o_F~0\|datad " "    18.648      0.188 RR    IC  MuxReset\|\\G_NBit_MUX:8:MUXI\|g_And1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.792      0.144 RR  CELL  MuxReset\|\\G_NBit_MUX:8:MUXI\|g_And1\|o_F~0\|combout " "    18.792      0.144 RR  CELL  MuxReset\|\\G_NBit_MUX:8:MUXI\|g_And1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.792      0.000 RR    IC  PC\|\\NBit_Reg:8:dffI\|s_Q\|d " "    18.792      0.000 RR    IC  PC\|\\NBit_Reg:8:dffI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.872      0.080 RR  CELL  Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q " "    18.872      0.080 RR  CELL  Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.648      2.648  R        clock network delay " "    22.648      2.648  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.676      0.028           clock pessimism removed " "    22.676      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.656     -0.020           clock uncertainty " "    22.656     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.675      0.019     uTsu  Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q " "    22.675      0.019     uTsu  Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.872 " "Data Arrival Time  :    18.872" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.675 " "Data Required Time :    22.675" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.803  " "Slack              :     3.803 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092571 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482092571 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482092582 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.343  " "Path #1: Hold slack is 0.343 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_N:EXDM\|dffg:\\NBit_Reg:45:dffI\|s_Q " "From Node    : Reg_N:EXDM\|dffg:\\NBit_Reg:45:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.661      2.661  R        clock network delay " "     2.661      2.661  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.874      0.213     uTco  Reg_N:EXDM\|dffg:\\NBit_Reg:45:dffI\|s_Q " "     2.874      0.213     uTco  Reg_N:EXDM\|dffg:\\NBit_Reg:45:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.874      0.000 RR  CELL  EXDM\|\\NBit_Reg:45:dffI\|s_Q\|q " "     2.874      0.000 RR  CELL  EXDM\|\\NBit_Reg:45:dffI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.525      0.651 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadatain\[8\] " "     3.525      0.651 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "     3.598      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.082      3.082  R        clock network delay " "     3.082      3.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054     -0.028           clock pessimism removed " "     3.054     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      0.000           clock uncertainty " "     3.054      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.255      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "     3.255      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.598 " "Data Arrival Time  :     3.598" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.255 " "Data Required Time :     3.255" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.343  " "Slack              :     0.343 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092582 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482092582 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.834 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.834" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482092585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.834  " "Path #1: Recovery slack is 17.834 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6 " "From Node    : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36 " "To Node      : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.743      2.743  R        clock network delay " "     2.743      2.743  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.956      0.213     uTco  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6 " "     2.956      0.213     uTco  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.956      0.000 RR  CELL  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     2.956      0.000 RR  CELL  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.929      0.973 RR    IC  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0 " "     3.929      0.973 RR    IC  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.077      1.148 RF  CELL  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36 " "     5.077      1.148 RF  CELL  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.952      2.952  R        clock network delay " "    22.952      2.952  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.980      0.028           clock pessimism removed " "    22.980      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.960     -0.020           clock uncertainty " "    22.960     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.911     -0.049     uTsu  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36 " "    22.911     -0.049     uTsu  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.077 " "Data Arrival Time  :     5.077" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.911 " "Data Required Time :    22.911" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.834  " "Slack              :    17.834 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482092585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.591 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.591" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482092588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.591  " "Path #1: Removal slack is 1.591 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6 " "From Node    : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0 " "To Node      : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.645      2.645  R        clock network delay " "     2.645      2.645  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.858      0.213     uTco  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6 " "     2.858      0.213     uTco  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.858      0.000 FF  CELL  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     2.858      0.000 FF  CELL  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.729      0.871 FF    IC  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.729      0.871 FF    IC  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.778      1.049 FR  CELL  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0 " "     4.778      1.049 FR  CELL  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.047      3.047  R        clock network delay " "     3.047      3.047  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.019     -0.028           clock pessimism removed " "     3.019     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.019      0.000           clock uncertainty " "     3.019      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.187      0.168      uTh  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0 " "     3.187      0.168      uTh  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.778 " "Data Arrival Time  :     4.778" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.187 " "Data Required Time :     3.187" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.591  " "Slack              :     1.591 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482092588 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482092588 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699482092589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.287 " "Worst-case setup slack is 11.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.287               0.000 iCLK  " "   11.287               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482092751 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 iCLK  " "    0.135               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482092763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.820 " "Worst-case recovery slack is 18.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.820               0.000 iCLK  " "   18.820               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482092768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.844 " "Worst-case removal slack is 0.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 iCLK  " "    0.844               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482092772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 iCLK  " "    9.374               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699482092777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699482092777 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482093689 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482093689 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482093689 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482093689 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.962 ns " "Worst Case Available Settling Time: 38.962 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482093689 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699482093689 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482093689 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.287 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.287" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093704 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093704 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482093704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.287  " "Path #1: Setup slack is 11.287 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg " "From Node    : mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q " "To Node      : Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.821      1.821  R        clock network delay " "     1.821      1.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.949      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg " "     1.949      0.128     uTco  mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a11~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.083      1.134 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[6\] " "     3.083      1.134 RF  CELL  IMem\|ram_rtl_0\|auto_generated\|ram_block1a11\|portadataout\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.521      0.438 FF    IC  IMem\|ram~60\|datab " "     3.521      0.438 FF    IC  IMem\|ram~60\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.697      0.176 FF  CELL  IMem\|ram~60\|combout " "     3.697      0.176 FF  CELL  IMem\|ram~60\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.214      0.517 FF    IC  RegisterFile\|Mux1\|Mux30~11\|datab " "     4.214      0.517 FF    IC  RegisterFile\|Mux1\|Mux30~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.390      0.176 FF  CELL  RegisterFile\|Mux1\|Mux30~11\|combout " "     4.390      0.176 FF  CELL  RegisterFile\|Mux1\|Mux30~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.615      0.225 FF    IC  RegisterFile\|Mux1\|Mux30~12\|dataa " "     4.615      0.225 FF    IC  RegisterFile\|Mux1\|Mux30~12\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.819      0.204 FF  CELL  RegisterFile\|Mux1\|Mux30~12\|combout " "     4.819      0.204 FF  CELL  RegisterFile\|Mux1\|Mux30~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.604      0.785 FF    IC  RegisterFile\|Mux1\|Mux30~15\|datac " "     5.604      0.785 FF    IC  RegisterFile\|Mux1\|Mux30~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.737      0.133 FF  CELL  RegisterFile\|Mux1\|Mux30~15\|combout " "     5.737      0.133 FF  CELL  RegisterFile\|Mux1\|Mux30~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.930      0.193 FF    IC  RegisterFile\|Mux1\|Mux30~18\|datad " "     5.930      0.193 FF    IC  RegisterFile\|Mux1\|Mux30~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.993      0.063 FF  CELL  RegisterFile\|Mux1\|Mux30~18\|combout " "     5.993      0.063 FF  CELL  RegisterFile\|Mux1\|Mux30~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.991      0.998 FF    IC  RegisterFile\|Mux1\|Mux30~19\|datac " "     6.991      0.998 FF    IC  RegisterFile\|Mux1\|Mux30~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.124      0.133 FF  CELL  RegisterFile\|Mux1\|Mux30~19\|combout " "     7.124      0.133 FF  CELL  RegisterFile\|Mux1\|Mux30~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.808      0.684 FF    IC  BranchChkr\|Equal0~0\|dataa " "     7.808      0.684 FF    IC  BranchChkr\|Equal0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.987      0.179 FF  CELL  BranchChkr\|Equal0~0\|combout " "     7.987      0.179 FF  CELL  BranchChkr\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.219      0.232 FF    IC  BranchChkr\|Equal0~10\|datab " "     8.219      0.232 FF    IC  BranchChkr\|Equal0~10\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.393      0.174 FF  CELL  BranchChkr\|Equal0~10\|combout " "     8.393      0.174 FF  CELL  BranchChkr\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.528      0.135 FF    IC  BranchChkr\|output~0\|dataa " "     8.528      0.135 FF    IC  BranchChkr\|output~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.701      0.173 FF  CELL  BranchChkr\|output~0\|combout " "     8.701      0.173 FF  CELL  BranchChkr\|output~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.870      0.169 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~0\|datab " "     8.870      0.169 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.077      0.207 FF  CELL  MuxPCWriteBack\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~0\|combout " "     9.077      0.207 FF  CELL  MuxPCWriteBack\|\\G_NBit_MUX:25:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.504      0.427 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~0\|datad " "     9.504      0.427 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.567      0.063 FF  CELL  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~0\|combout " "     9.567      0.063 FF  CELL  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.910      0.343 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~1\|datac " "     9.910      0.343 FF    IC  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.043      0.133 FF  CELL  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~1\|combout " "    10.043      0.133 FF  CELL  MuxPCWriteBack\|\\G_NBit_MUX:8:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.150      0.107 FF    IC  MuxReset\|\\G_NBit_MUX:8:MUXI\|g_And1\|o_F~0\|datad " "    10.150      0.107 FF    IC  MuxReset\|\\G_NBit_MUX:8:MUXI\|g_And1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.213      0.063 FF  CELL  MuxReset\|\\G_NBit_MUX:8:MUXI\|g_And1\|o_F~0\|combout " "    10.213      0.063 FF  CELL  MuxReset\|\\G_NBit_MUX:8:MUXI\|g_And1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.213      0.000 FF    IC  PC\|\\NBit_Reg:8:dffI\|s_Q\|d " "    10.213      0.000 FF    IC  PC\|\\NBit_Reg:8:dffI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.263      0.050 FF  CELL  Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q " "    10.263      0.050 FF  CELL  Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.543      1.543  R        clock network delay " "    21.543      1.543  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.563      0.020           clock pessimism removed " "    21.563      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.543     -0.020           clock uncertainty " "    21.543     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.550      0.007     uTsu  Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q " "    21.550      0.007     uTsu  Reg_N:PC\|dffg:\\NBit_Reg:8:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.263 " "Data Arrival Time  :    10.263" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.550 " "Data Required Time :    21.550" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.287  " "Slack              :    11.287 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093705 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482093705 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.135 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.135" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093714 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482093714 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.135  " "Path #1: Hold slack is 0.135 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_N:EXDM\|dffg:\\NBit_Reg:45:dffI\|s_Q " "From Node    : Reg_N:EXDM\|dffg:\\NBit_Reg:45:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.551      1.551  R        clock network delay " "     1.551      1.551  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.105     uTco  Reg_N:EXDM\|dffg:\\NBit_Reg:45:dffI\|s_Q " "     1.656      0.105     uTco  Reg_N:EXDM\|dffg:\\NBit_Reg:45:dffI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.000 RR  CELL  EXDM\|\\NBit_Reg:45:dffI\|s_Q\|q " "     1.656      0.000 RR  CELL  EXDM\|\\NBit_Reg:45:dffI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.979      0.323 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadatain\[8\] " "     1.979      0.323 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.015      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "     2.015      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.796      1.796  R        clock network delay " "     1.796      1.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.776     -0.020           clock pessimism removed " "     1.776     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.776      0.000           clock uncertainty " "     1.776      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.880      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0 " "     1.880      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.015 " "Data Arrival Time  :     2.015" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.880 " "Data Required Time :     1.880" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.135  " "Slack              :     0.135 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093715 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482093715 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.820 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.820" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482093717 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.820  " "Path #1: Recovery slack is 18.820 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6 " "From Node    : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36 " "To Node      : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.600      1.600  R        clock network delay " "     1.600      1.600  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.705      0.105     uTco  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6 " "     1.705      0.105     uTco  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.705      0.000 FF  CELL  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.705      0.000 FF  CELL  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.266      0.561 FF    IC  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0 " "     2.266      0.561 FF    IC  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      0.611 FR  CELL  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36 " "     2.877      0.611 FR  CELL  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.722      1.722  R        clock network delay " "    21.722      1.722  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.742      0.020           clock pessimism removed " "    21.742      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.722     -0.020           clock uncertainty " "    21.722     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.697     -0.025     uTsu  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36 " "    21.697     -0.025     uTsu  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.877 " "Data Arrival Time  :     2.877" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.697 " "Data Required Time :    21.697" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.820  " "Slack              :    18.820 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093717 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482093717 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.844 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.844" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482093720 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.844  " "Path #1: Removal slack is 0.844 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6 " "From Node    : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0 " "To Node      : Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.540      1.540  R        clock network delay " "     1.540      1.540  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.645      0.105     uTco  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6 " "     1.645      0.105     uTco  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.645      0.000 RR  CELL  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.645      0.000 RR  CELL  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.118      0.473 RR    IC  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.118      0.473 RR    IC  IDEX\|\\NBit_Reg:115:dffI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.698      0.580 RF  CELL  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0 " "     2.698      0.580 RF  CELL  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.784      1.784  R        clock network delay " "     1.784      1.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.764     -0.020           clock pessimism removed " "     1.764     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.764      0.000           clock uncertainty " "     1.764      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854      0.090      uTh  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0 " "     1.854      0.090      uTh  Reg_N:IDEX\|dffg:\\NBit_Reg:115:dffI\|altshift_taps:s_Q_rtl_0\|shift_taps_ckm:auto_generated\|altsyncram_t861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.698 " "Data Arrival Time  :     2.698" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.854 " "Data Required Time :     1.854" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.844  " "Slack              :     0.844 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1699482093720 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699482093720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699482094128 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699482094139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699482094234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  8 16:21:34 2023 " "Processing ended: Wed Nov  8 16:21:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699482094234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699482094234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699482094234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699482094234 ""}
