Loading plugins phase: Elapsed time ==> 1s.078ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\LucaSpenglerPSoC5Serial.cyprj -d CY8C5888LTI-LP097 -s C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.417ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.057ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  LucaSpenglerPSoC5Serial.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\LucaSpenglerPSoC5Serial.cyprj -dcpsoc3 LucaSpenglerPSoC5Serial.v -verilog
======================================================================

======================================================================
Compiling:  LucaSpenglerPSoC5Serial.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\LucaSpenglerPSoC5Serial.cyprj -dcpsoc3 LucaSpenglerPSoC5Serial.v -verilog
======================================================================

======================================================================
Compiling:  LucaSpenglerPSoC5Serial.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\LucaSpenglerPSoC5Serial.cyprj -dcpsoc3 -verilog LucaSpenglerPSoC5Serial.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Apr 11 15:41:09 2024


======================================================================
Compiling:  LucaSpenglerPSoC5Serial.v
Program  :   vpp
Options  :    -yv2 -q10 LucaSpenglerPSoC5Serial.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Apr 11 15:41:09 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'LucaSpenglerPSoC5Serial.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  LucaSpenglerPSoC5Serial.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\LucaSpenglerPSoC5Serial.cyprj -dcpsoc3 -verilog LucaSpenglerPSoC5Serial.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Apr 11 15:41:10 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\codegentemp\LucaSpenglerPSoC5Serial.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\codegentemp\LucaSpenglerPSoC5Serial.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  LucaSpenglerPSoC5Serial.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\LucaSpenglerPSoC5Serial.cyprj -dcpsoc3 -verilog LucaSpenglerPSoC5Serial.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Apr 11 15:41:10 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\codegentemp\LucaSpenglerPSoC5Serial.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\codegentemp\LucaSpenglerPSoC5Serial.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	\UART_1:BUART:reset_sr\
	Net_114
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_105
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_7:lt\
	\UART_1:BUART:sRX:MODULE_7:eq\
	\UART_1:BUART:sRX:MODULE_7:gt\
	\UART_1:BUART:sRX:MODULE_7:gte\
	\UART_1:BUART:sRX:MODULE_7:lte\
	\I2C_1:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_1:bI2C_UDB:scl_went_high\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C_1:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_119
	\I2C_1:Net_973\
	Net_120
	\I2C_1:Net_974\
	\I2C_1:timeout_clk\
	Net_125
	\I2C_1:Net_975\
	Net_123
	Net_124
	\SPIM_1:BSPIM:mosi_after_ld\
	\SPIM_1:BSPIM:so_send\
	Net_127
	\SPIM_1:BSPIM:mosi_fin\
	\SPIM_1:BSPIM:mosi_cpha_0\
	\SPIM_1:BSPIM:mosi_cpha_1\
	\SPIM_1:BSPIM:pre_mosi\
	\SPIM_1:BSPIM:dpcounter_zero\
	\SPIM_1:BSPIM:control_7\
	\SPIM_1:BSPIM:control_6\
	\SPIM_1:BSPIM:control_5\
	\SPIM_1:BSPIM:control_4\
	\SPIM_1:BSPIM:control_3\
	\SPIM_1:BSPIM:control_2\
	\SPIM_1:BSPIM:control_1\
	\SPIM_1:BSPIM:control_0\
	\SPIM_1:Net_294\


Deleted 92 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing tmpOE__Vin_net_0 to \ADC_DelSig_1:soc\
Aliasing one to \ADC_DelSig_1:soc\
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ADC_DelSig_1:soc\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \ADC_DelSig_1:soc\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to \ADC_DelSig_1:soc\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to \ADC_DelSig_1:soc\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to \ADC_DelSig_1:soc\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to \ADC_DelSig_1:soc\
Aliasing tmpOE__Rx_1_net_0 to \ADC_DelSig_1:soc\
Aliasing tmpOE__Tx_1_net_0 to \ADC_DelSig_1:soc\
Aliasing tmpOE__Button_net_0 to \ADC_DelSig_1:soc\
Aliasing tmpOE__ledOut_net_0 to \ADC_DelSig_1:soc\
Aliasing \I2C_1:bI2C_UDB:status_6\ to zero
Aliasing \I2C_1:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C_1:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C_1:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C_1:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C_1:sda_x_wire\
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to \ADC_DelSig_1:soc\
Aliasing \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to \ADC_DelSig_1:soc\
Aliasing \I2C_1:scl_x_wire\ to \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C_1:Net_969\ to \ADC_DelSig_1:soc\
Aliasing \I2C_1:Net_968\ to \ADC_DelSig_1:soc\
Aliasing tmpOE__sda_pin_net_0 to \ADC_DelSig_1:soc\
Aliasing tmpOE__scl_pin_net_0 to \ADC_DelSig_1:soc\
Aliasing \SPIM_1:BSPIM:pol_supprt\ to zero
Aliasing \SPIM_1:BSPIM:tx_status_3\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \SPIM_1:BSPIM:tx_status_6\ to zero
Aliasing \SPIM_1:BSPIM:tx_status_5\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_3\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_2\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_1\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_0\ to zero
Aliasing \SPIM_1:Net_289\ to zero
Aliasing tmpOE__miso_pin_net_0 to \ADC_DelSig_1:soc\
Aliasing tmpOE__sclk_pin_net_0 to \ADC_DelSig_1:soc\
Aliasing tmpOE__cs_pin_net_0 to \ADC_DelSig_1:soc\
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \I2C_1:bI2C_UDB:scl_in_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C_1:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \SPIM_1:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM_1:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM_1:BSPIM:dpcounter_one_reg\\D\ to \SPIM_1:BSPIM:load_rx_data\
Removing Rhs of wire \ADC_DelSig_1:Net_488\[13] = \ADC_DelSig_1:Net_250\[49]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[16] = zero[10]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[17] = zero[10]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[51] = zero[10]
Removing Rhs of wire tmpOE__Vin_net_0[57] = \ADC_DelSig_1:soc\[53]
Removing Lhs of wire one[61] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:Net_61\[65] = \UART_1:Net_9\[64]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[69] = zero[10]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[70] = zero[10]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[71] = zero[10]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[72] = zero[10]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[73] = zero[10]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[74] = zero[10]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[75] = zero[10]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[76] = zero[10]
Removing Rhs of wire Net_109[83] = \UART_1:BUART:rx_interrupt_out\[84]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[88] = \UART_1:BUART:tx_bitclk_dp\[124]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[134] = \UART_1:BUART:tx_counter_dp\[125]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[135] = zero[10]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[136] = zero[10]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[137] = zero[10]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[139] = \UART_1:BUART:tx_fifo_empty\[102]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[141] = \UART_1:BUART:tx_fifo_notfull\[101]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[201] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[209] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[220]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[211] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[221]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[212] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[237]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[213] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[251]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[214] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[215]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[215] = \UART_1:BUART:pollcount_1\[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[216] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[217]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[217] = \UART_1:BUART:pollcount_0\[210]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[223] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[224] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[225] = \UART_1:BUART:pollcount_1\[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[226] = \UART_1:BUART:pollcount_1\[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[227] = \UART_1:BUART:pollcount_0\[210]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[228] = \UART_1:BUART:pollcount_0\[210]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[229] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[230] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[231] = \UART_1:BUART:pollcount_1\[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[232] = \UART_1:BUART:pollcount_0\[210]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[233] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[234] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[239] = \UART_1:BUART:pollcount_1\[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[240] = \UART_1:BUART:pollcount_1\[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[241] = \UART_1:BUART:pollcount_0\[210]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[242] = \UART_1:BUART:pollcount_0\[210]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[243] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[244] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[245] = \UART_1:BUART:pollcount_1\[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[246] = \UART_1:BUART:pollcount_0\[210]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[247] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[248] = zero[10]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[255] = zero[10]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[256] = \UART_1:BUART:rx_parity_error_status\[257]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[258] = \UART_1:BUART:rx_stop_bit_error\[259]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[269] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[318]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\[273] = \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\[340]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[274] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[275] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[276] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[277] = \UART_1:BUART:sRX:MODIN4_6\[278]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[278] = \UART_1:BUART:rx_count_6\[196]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[279] = \UART_1:BUART:sRX:MODIN4_5\[280]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[280] = \UART_1:BUART:rx_count_5\[197]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[281] = \UART_1:BUART:sRX:MODIN4_4\[282]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[282] = \UART_1:BUART:rx_count_4\[198]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[283] = \UART_1:BUART:sRX:MODIN4_3\[284]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[284] = \UART_1:BUART:rx_count_3\[199]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[285] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[286] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[287] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[288] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[289] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[290] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[291] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[292] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[293] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[294] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[295] = \UART_1:BUART:rx_count_6\[196]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[296] = \UART_1:BUART:rx_count_5\[197]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[297] = \UART_1:BUART:rx_count_4\[198]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[298] = \UART_1:BUART:rx_count_3\[199]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[299] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[300] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[301] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[302] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[303] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[304] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[305] = zero[10]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\[320] = \UART_1:BUART:rx_postpoll\[155]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\[321] = \UART_1:BUART:rx_parity_bit\[272]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\[322] = \UART_1:BUART:rx_postpoll\[155]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\[323] = \UART_1:BUART:rx_parity_bit\[272]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[324] = \UART_1:BUART:rx_postpoll\[155]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[325] = \UART_1:BUART:rx_parity_bit\[272]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[327] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[328] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[326]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[329] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[326]
Removing Lhs of wire tmpOE__Rx_1_net_0[351] = tmpOE__Vin_net_0[57]
Removing Lhs of wire tmpOE__Tx_1_net_0[356] = tmpOE__Vin_net_0[57]
Removing Lhs of wire tmpOE__Button_net_0[362] = tmpOE__Vin_net_0[57]
Removing Lhs of wire tmpOE__ledOut_net_0[369] = tmpOE__Vin_net_0[57]
Removing Rhs of wire \I2C_1:sda_x_wire\[374] = \I2C_1:Net_643_4\[375]
Removing Rhs of wire \I2C_1:sda_x_wire\[374] = \I2C_1:bI2C_UDB:m_sda_out_reg\[587]
Removing Rhs of wire \I2C_1:Net_697\[377] = \I2C_1:Net_643_5\[378]
Removing Rhs of wire \I2C_1:Net_697\[377] = \I2C_1:bI2C_UDB:sts_irq\[401]
Removing Lhs of wire \I2C_1:udb_clk\[382] = \I2C_1:Net_970\[380]
Removing Lhs of wire \I2C_1:bI2C_UDB:status_6\[394] = zero[10]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_5\[395] = \I2C_1:bI2C_UDB:stop_detect\[483]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_3\[397] = \I2C_1:bI2C_UDB:m_address_reg\[489]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_2\[398] = \I2C_1:bI2C_UDB:master_mode_reg\[490]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_1\[399] = \I2C_1:bI2C_UDB:m_lrb_reg\[491]
Removing Rhs of wire \I2C_1:bI2C_UDB:status_0\[400] = \I2C_1:bI2C_UDB:m_byte_complete_reg\[492]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_2\[403] = zero[10]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_1\[404] = \I2C_1:bI2C_UDB:m_load_dummy\[512]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_shifter_0\[405] = \I2C_1:bI2C_UDB:m_shift_en\[525]
Removing Lhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_2\[440] = zero[10]
Removing Rhs of wire \I2C_1:bI2C_UDB:cs_addr_clkgen_0\[442] = \I2C_1:bI2C_UDB:clkgen_en\[524]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_start_gen\[475] = \I2C_1:bI2C_UDB:control_7\[385]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_stop_gen\[476] = \I2C_1:bI2C_UDB:control_6\[386]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_restart_gen\[477] = \I2C_1:bI2C_UDB:control_5\[387]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_nack\[478] = \I2C_1:bI2C_UDB:control_4\[388]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_transmit\[480] = \I2C_1:bI2C_UDB:control_2\[390]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_master_en\[481] = \I2C_1:bI2C_UDB:control_1\[391]
Removing Lhs of wire \I2C_1:bI2C_UDB:ctrl_slave_en\[482] = \I2C_1:bI2C_UDB:control_0\[392]
Removing Rhs of wire \I2C_1:Net_1109_0\[494] = \I2C_1:scl_yfb\[598]
Removing Rhs of wire \I2C_1:Net_1109_1\[497] = \I2C_1:sda_yfb\[599]
Removing Rhs of wire \I2C_1:bI2C_UDB:m_reset\[505] = \I2C_1:bI2C_UDB:master_rst_reg\[589]
Removing Lhs of wire \I2C_1:bI2C_UDB:bus_busy\[507] = zero[10]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[515] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[546]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb\[517] = zero[10]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[522] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[575]
Removing Rhs of wire \I2C_1:Net_643_3\[523] = \I2C_1:bI2C_UDB:m_scl_out_reg\[586]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[526] = \I2C_1:sda_x_wire\[374]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[527] = \I2C_1:bI2C_UDB:sda_in_reg\[406]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[528] = \I2C_1:sda_x_wire\[374]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[529] = \I2C_1:bI2C_UDB:sda_in_reg\[406]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[530] = \I2C_1:sda_x_wire\[374]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[531] = \I2C_1:bI2C_UDB:sda_in_reg\[406]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[533] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[534] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[532]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[535] = \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[532]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[556] = \I2C_1:Net_643_3\[523]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[557] = \I2C_1:Net_1109_0\[494]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[558] = \I2C_1:Net_643_3\[523]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[559] = \I2C_1:Net_1109_0\[494]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[560] = \I2C_1:Net_643_3\[523]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[561] = \I2C_1:Net_1109_0\[494]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[563] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[564] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[562]
Removing Lhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[565] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[562]
Removing Rhs of wire \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[575] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[566]
Removing Lhs of wire \I2C_1:scl_x_wire\[590] = \I2C_1:Net_643_3\[523]
Removing Lhs of wire \I2C_1:Net_969\[591] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \I2C_1:Net_968\[592] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_scl_net_0\[601] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \I2C_1:tmpOE__Bufoe_sda_net_0\[604] = tmpOE__Vin_net_0[57]
Removing Lhs of wire tmpOE__sda_pin_net_0[612] = tmpOE__Vin_net_0[57]
Removing Lhs of wire tmpOE__scl_pin_net_0[617] = tmpOE__Vin_net_0[57]
Removing Rhs of wire \SPIM_1:Net_276\[621] = \SPIM_1:Net_288\[622]
Removing Rhs of wire \SPIM_1:BSPIM:load_rx_data\[626] = \SPIM_1:BSPIM:dpcounter_one\[627]
Removing Lhs of wire \SPIM_1:BSPIM:pol_supprt\[628] = zero[10]
Removing Lhs of wire \SPIM_1:BSPIM:miso_to_dp\[629] = \SPIM_1:Net_244\[630]
Removing Lhs of wire \SPIM_1:Net_244\[630] = Net_130[772]
Removing Rhs of wire \SPIM_1:BSPIM:mosi_from_dp\[641] = \SPIM_1:BSPIM:mosi_from_dpL\[755]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_1\[657] = \SPIM_1:BSPIM:dpMOSI_fifo_empty\[658]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_2\[659] = \SPIM_1:BSPIM:dpMOSI_fifo_not_full\[660]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_3\[661] = \SPIM_1:BSPIM:load_rx_data\[626]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_4\[663] = \SPIM_1:BSPIM:dpMISO_fifo_full\[664]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_5\[665] = \SPIM_1:BSPIM:dpMISO_fifo_not_empty\[666]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_6\[668] = zero[10]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_5\[669] = zero[10]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_3\[670] = zero[10]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_2\[671] = zero[10]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_1\[672] = zero[10]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_0\[673] = zero[10]
Removing Lhs of wire \SPIM_1:Net_273\[683] = zero[10]
Removing Lhs of wire \SPIM_1:Net_289\[774] = zero[10]
Removing Lhs of wire tmpOE__miso_pin_net_0[776] = tmpOE__Vin_net_0[57]
Removing Lhs of wire tmpOE__sclk_pin_net_0[781] = tmpOE__Vin_net_0[57]
Removing Lhs of wire tmpOE__cs_pin_net_0[787] = tmpOE__Vin_net_0[57]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[792] = zero[10]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[807] = \UART_1:BUART:rx_bitclk_pre\[190]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[816] = \UART_1:BUART:rx_parity_error_pre\[267]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[817] = zero[10]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_reg\\D\[821] = \I2C_1:Net_1109_1\[497]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_reg\\D\[831] = \I2C_1:Net_1109_0\[494]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last_reg\\D\[832] = \I2C_1:bI2C_UDB:scl_in_reg\[493]
Removing Lhs of wire \I2C_1:bI2C_UDB:scl_in_last2_reg\\D\[833] = \I2C_1:bI2C_UDB:scl_in_last_reg\[495]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last_reg\\D\[834] = \I2C_1:bI2C_UDB:sda_in_reg\[406]
Removing Lhs of wire \I2C_1:bI2C_UDB:sda_in_last2_reg\\D\[835] = \I2C_1:bI2C_UDB:sda_in_last_reg\[498]
Removing Lhs of wire \I2C_1:bI2C_UDB:clk_eq_reg\\D\[842] = \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[575]
Removing Lhs of wire \SPIM_1:BSPIM:so_send_reg\\D\[847] = zero[10]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_pre_reg\\D\[853] = zero[10]
Removing Lhs of wire \SPIM_1:BSPIM:dpcounter_one_reg\\D\[855] = \SPIM_1:BSPIM:load_rx_data\[626]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_from_dp_reg\\D\[856] = \SPIM_1:BSPIM:mosi_from_dp\[641]

------------------------------------------------------
Aliased 0 equations, 198 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Vin_net_0' (cost = 0):
tmpOE__Vin_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_high\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:txdata\' (cost = 54):
\I2C_1:bI2C_UDB:txdata\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:rxdata\' (cost = 2):
\I2C_1:bI2C_UDB:rxdata\ <= ((not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_1:bI2C_UDB:sda_went_low\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_1:bI2C_UDB:scl_went_low\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:start_detect\' (cost = 2):
\I2C_1:bI2C_UDB:start_detect\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:stalled\' (cost = 16):
\I2C_1:bI2C_UDB:stalled\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:sda_in_reg\)
	OR (\I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_1:Net_1109_0\ and not \I2C_1:Net_643_3\)
	OR (\I2C_1:Net_1109_0\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\SPIM_1:BSPIM:load_rx_data\' (cost = 1):
\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:status_5\' (cost = 10):
\I2C_1:bI2C_UDB:status_5\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_1:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_1:bI2C_UDB:cnt_reset\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:sda_x_wire\)
	OR (not \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:sda_in_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_106 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_106 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_106 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_106 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_106 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\I2C_1:bI2C_UDB:contention\' (cost = 8):
\I2C_1:bI2C_UDB:contention\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 47 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \I2C_1:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[154] = \UART_1:BUART:rx_bitclk\[202]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[253] = zero[10]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[262] = zero[10]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[799] = \UART_1:BUART:tx_ctrl_mark_last\[145]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[811] = zero[10]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[812] = zero[10]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[814] = zero[10]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[815] = \UART_1:BUART:rx_markspace_pre\[266]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[820] = \UART_1:BUART:rx_parity_bit\[272]
Removing Lhs of wire \I2C_1:bI2C_UDB:lost_arb2_reg\\D\[838] = zero[10]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_106 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_106 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\LucaSpenglerPSoC5Serial.cyprj" -dcpsoc3 LucaSpenglerPSoC5Serial.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.111ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 11 April 2024 15:41:10
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\UserData\z004e6he\OneDrive - Siemens AG\Documents\PSoC Creator\PSoC\Exercise4\LucaSpenglerPSoC5Serial.cydsn\LucaSpenglerPSoC5Serial.cyprj -d CY8C5888LTI-LP097 LucaSpenglerPSoC5Serial.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \I2C_1:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:mosi_pre_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'SPIM_1_IntClock'. Fanout=1, Signal=\SPIM_1:Net_276\
    Digital Clock 2: Automatic-assigning  clock 'I2C_1_IntClock'. Fanout=1, Signal=\I2C_1:Net_970\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \I2C_1:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIM_1:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Vin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin(0)__PA ,
            analog_term => Net_101 ,
            pad => Vin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_106 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_110 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(0)__PA ,
            pad => Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ledOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ledOut(0)__PA ,
            pad => ledOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sda_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sda_pin(0)__PA ,
            fb => \I2C_1:Net_1109_1\ ,
            pin_input => \I2C_1:sda_x_wire\ ,
            pad => sda_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = scl_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => scl_pin(0)__PA ,
            fb => \I2C_1:Net_1109_0\ ,
            pin_input => \I2C_1:Net_643_3\ ,
            pad => scl_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = miso_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => miso_pin(0)__PA ,
            fb => Net_130 ,
            pad => miso_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sclk_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sclk_pin(0)__PA ,
            pin_input => Net_128 ,
            pad => sclk_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cs_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => cs_pin(0)__PA ,
            pin_input => Net_129 ,
            pad => cs_pin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=Net_110, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_110 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_106 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_106
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_106 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_106 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_106
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_106 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_106 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_106
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_106
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:Net_1109_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:Net_1109_1\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_1109_0\ * !\I2C_1:Net_643_3\
            + \I2C_1:Net_1109_0\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\SPIM_1:BSPIM:mosi_reg\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\SPIM_1:BSPIM:mosi_reg\ * !\SPIM_1:BSPIM:state_2\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:mosi_from_dp\
            + !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = \SPIM_1:BSPIM:mosi_reg\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:ld_ident\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=Net_129, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * !Net_129
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !Net_129
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * !Net_129
        );
        Output = Net_129 (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_128, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * Net_128
        );
        Output = Net_128 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            route_si => Net_130 ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            chain_out => \SPIM_1:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM_1:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            route_si => Net_130 ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ ,
            chain_in => \SPIM_1:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000001111111000000001111111111111111000000000010001100001000111000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM_1:BSPIM:sR16:Dp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_109 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            status_5 => \I2C_1:bI2C_UDB:status_5\ ,
            status_4 => \I2C_1:bI2C_UDB:status_4\ ,
            status_3 => \I2C_1:bI2C_UDB:status_3\ ,
            status_2 => \I2C_1:bI2C_UDB:status_2\ ,
            status_1 => \I2C_1:bI2C_UDB:status_1\ ,
            status_0 => \I2C_1:bI2C_UDB:status_0\ ,
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_1:BSPIM:tx_status_0\ ,
            interrupt => Net_135 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C_1:Net_970\ ,
            control_7 => \I2C_1:bI2C_UDB:control_7\ ,
            control_6 => \I2C_1:bI2C_UDB:control_6\ ,
            control_5 => \I2C_1:bI2C_UDB:control_5\ ,
            control_4 => \I2C_1:bI2C_UDB:control_4\ ,
            control_3 => \I2C_1:bI2C_UDB:control_3\ ,
            control_2 => \I2C_1:bI2C_UDB:control_2\ ,
            control_1 => \I2C_1:bI2C_UDB:control_1\ ,
            control_0 => \I2C_1:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIM_1:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            enable => \SPIM_1:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_1:BSPIM:count_6\ ,
            count_5 => \SPIM_1:BSPIM:count_5\ ,
            count_4 => \SPIM_1:BSPIM:count_4\ ,
            count_3 => \SPIM_1:BSPIM:count_3\ ,
            count_2 => \SPIM_1:BSPIM:count_2\ ,
            count_1 => \SPIM_1:BSPIM:count_1\ ,
            count_0 => \SPIM_1:BSPIM:count_0\ ,
            tc => \SPIM_1:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011101"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_96 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =rx_isr
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\SPIM_1:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_135 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   13 :   35 :   48 : 27.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   71 :  121 :  192 : 36.98 %
  Unique P-terms              :  175 :  209 :  384 : 45.57 %
  Total P-terms               :  191 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.157ms
Tech Mapping phase: Elapsed time ==> 0s.236ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : Button(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Vin(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : cs_pin(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : ledOut(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : miso_pin(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : scl_pin(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : sclk_pin(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : sda_pin(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : Button(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Vin(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : cs_pin(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : ledOut(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : miso_pin(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : scl_pin(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : sclk_pin(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : sda_pin(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_1:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_35\ {
  }
  Net: Net_101 {
    dsm_0_vplus
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_101
  agl4_x_dsm_0_vplus                               -> Net_101
  agl4                                             -> Net_101
  agl4_x_p0_0                                      -> Net_101
  p0_0                                             -> Net_101
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_20\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_20\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.291ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   29 :   19 :   48 :  60.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.28
                   Pterms :            6.21
               Macrocells :            2.45
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :      12.75 :       4.44
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_106 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_106
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_106 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_106 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_106 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_129, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * !Net_129
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !Net_129
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * !Net_129
        );
        Output = Net_129 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_106
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_106
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_106
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        route_si => Net_130 ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ ,
        chain_in => \SPIM_1:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000001111111000000001111111111111111000000000010001100001000111000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM_1:BSPIM:sR16:Dp:u0\

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_128, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * Net_128
        );
        Output = Net_128 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_106 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:mosi_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\SPIM_1:BSPIM:mosi_reg\ * !\SPIM_1:BSPIM:state_2\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:mosi_from_dp\
            + !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = \SPIM_1:BSPIM:mosi_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_1\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_1:BSPIM:tx_status_0\ ,
        interrupt => Net_135 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM_1:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        route_si => Net_130 ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        chain_out => \SPIM_1:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM_1:BSPIM:sR16:Dp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:ld_ident\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C_1:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_1:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_1:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_1:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:Net_643_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:clkgen_cl1\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:Net_1109_0\ * !\I2C_1:Net_643_3\
            + \I2C_1:Net_1109_0\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              \I2C_1:Net_1109_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:Net_1109_1\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:status_1\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_1:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        cs_addr_1 => \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_1:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_1:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_1:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_1:bI2C_UDB:status_0\ * !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_1:bI2C_UDB:control_1\
        );
        Output = \I2C_1:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

count7cell: Name =\SPIM_1:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        enable => \SPIM_1:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_1:BSPIM:count_6\ ,
        count_5 => \SPIM_1:BSPIM:count_5\ ,
        count_4 => \SPIM_1:BSPIM:count_4\ ,
        count_3 => \SPIM_1:BSPIM:count_3\ ,
        count_2 => \SPIM_1:BSPIM:count_2\ ,
        count_1 => \SPIM_1:BSPIM:count_1\ ,
        count_0 => \SPIM_1:BSPIM:count_0\ ,
        tc => \SPIM_1:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011101"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:scl_in_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
            + \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:Net_643_3\
        );
        Output = \I2C_1:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_1:bI2C_UDB:clkgen_tc\ * !\I2C_1:bI2C_UDB:cnt_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_109 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_3\ * 
              !\I2C_1:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_1:bI2C_UDB:status_3\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_3\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\
            + \I2C_1:bI2C_UDB:status_2\ * \I2C_1:bI2C_UDB:m_reset\
        );
        Output = \I2C_1:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last2_reg\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:bus_busy_reg\
            + \I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_1:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:scl_in_reg\ * \I2C_1:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_1:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_1:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_1:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_1:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_1:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_1:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\I2C_1:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        status_5 => \I2C_1:bI2C_UDB:status_5\ ,
        status_4 => \I2C_1:bI2C_UDB:status_4\ ,
        status_3 => \I2C_1:bI2C_UDB:status_3\ ,
        status_2 => \I2C_1:bI2C_UDB:status_2\ ,
        status_1 => \I2C_1:bI2C_UDB:status_1\ ,
        status_0 => \I2C_1:bI2C_UDB:status_0\ ,
        interrupt => \I2C_1:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_1:Net_1109_0\
        );
        Output = \I2C_1:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_110, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_110 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * \I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_1:bI2C_UDB:control_7\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:control_5\ * \I2C_1:bI2C_UDB:control_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_3\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              !\I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_1:bI2C_UDB:control_6\ * !\I2C_1:bI2C_UDB:control_5\ * 
              \I2C_1:bI2C_UDB:control_2\ * !\I2C_1:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:tx_reg_empty\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * \I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_reset\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              \I2C_1:bI2C_UDB:m_state_1\ * \I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * \I2C_1:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_1:bI2C_UDB:tx_reg_empty\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
            + !\I2C_1:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_1:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_1:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\
        );
        Output = \I2C_1:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_1:sda_x_wire\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_1:sda_x_wire\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_state_2\ * 
              !\I2C_1:bI2C_UDB:m_state_1\ * !\I2C_1:bI2C_UDB:m_state_0\ * 
              !\I2C_1:bI2C_UDB:m_reset\ * !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:shift_data_out\ * !\I2C_1:bI2C_UDB:m_state_4\ * 
              \I2C_1:bI2C_UDB:m_state_3\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              !\I2C_1:bI2C_UDB:lost_arb_reg\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * \I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_1:bI2C_UDB:m_state_4\ * !\I2C_1:bI2C_UDB:m_state_3\ * 
              \I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              \I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\ * 
              \I2C_1:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_1:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_1:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_1:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_1:bI2C_UDB:control_4\ * \I2C_1:bI2C_UDB:m_state_4\ * 
              !\I2C_1:bI2C_UDB:m_state_2\ * !\I2C_1:bI2C_UDB:m_state_1\ * 
              !\I2C_1:bI2C_UDB:m_state_0\ * !\I2C_1:bI2C_UDB:m_reset\
            + \I2C_1:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_1:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C_1:Net_970\ ,
        control_7 => \I2C_1:bI2C_UDB:control_7\ ,
        control_6 => \I2C_1:bI2C_UDB:control_6\ ,
        control_5 => \I2C_1:bI2C_UDB:control_5\ ,
        control_4 => \I2C_1:bI2C_UDB:control_4\ ,
        control_3 => \I2C_1:bI2C_UDB:control_3\ ,
        control_2 => \I2C_1:bI2C_UDB:control_2\ ,
        control_1 => \I2C_1:bI2C_UDB:control_1\ ,
        control_0 => \I2C_1:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\I2C_1:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_1:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\SPIM_1:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_135 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =rx_isr
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_96 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Vin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin(0)__PA ,
        analog_term => Net_101 ,
        pad => Vin(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = ledOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ledOut(0)__PA ,
        pad => ledOut(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(0)__PA ,
        pad => Button(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = scl_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => scl_pin(0)__PA ,
        fb => \I2C_1:Net_1109_0\ ,
        pin_input => \I2C_1:Net_643_3\ ,
        pad => scl_pin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = sda_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sda_pin(0)__PA ,
        fb => \I2C_1:Net_1109_1\ ,
        pin_input => \I2C_1:sda_x_wire\ ,
        pad => sda_pin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = cs_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => cs_pin(0)__PA ,
        pin_input => Net_129 ,
        pad => cs_pin(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = miso_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => miso_pin(0)__PA ,
        fb => Net_130 ,
        pad => miso_pin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = sclk_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sclk_pin(0)__PA ,
        pin_input => Net_128 ,
        pad => sclk_pin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_106 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_110 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            dclk_glb_1 => \SPIM_1:Net_276\ ,
            dclk_1 => \SPIM_1:Net_276_local\ ,
            dclk_glb_2 => \I2C_1:Net_970\ ,
            dclk_2 => \I2C_1:Net_970_local\ ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_101 ,
            vminus => \ADC_DelSig_1:Net_20\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_96 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_35\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |      Vin(0) | Analog(Net_101)
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |   ledOut(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |   Button(0) | 
-----+-----+-------+-----------+------------------+-------------+-----------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |  scl_pin(0) | FB(\I2C_1:Net_1109_0\), In(\I2C_1:Net_643_3\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |  sda_pin(0) | FB(\I2C_1:Net_1109_1\), In(\I2C_1:sda_x_wire\)
     |   3 |     * |      NONE |         CMOS_OUT |   cs_pin(0) | In(Net_129)
     |   4 |     * |      NONE |      RES_PULL_UP | miso_pin(0) | FB(Net_130)
     |   5 |     * |      NONE |         CMOS_OUT | sclk_pin(0) | In(Net_128)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |     Rx_1(0) | FB(Net_106)
     |   7 |     * |      NONE |         CMOS_OUT |     Tx_1(0) | In(Net_110)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.071ms
Digital Placement phase: Elapsed time ==> 1s.686ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "LucaSpenglerPSoC5Serial_r.vh2" --pcf-path "LucaSpenglerPSoC5Serial.pco" --des-name "LucaSpenglerPSoC5Serial" --dsf-path "LucaSpenglerPSoC5Serial.dsf" --sdc-path "LucaSpenglerPSoC5Serial.sdc" --lib-path "LucaSpenglerPSoC5Serial_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.172ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.193ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in LucaSpenglerPSoC5Serial_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.476ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.206ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.424ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.425ms
API generation phase: Elapsed time ==> 2s.798ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.001ms
