// Seed: 763955424
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    access,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_19 = module_0;
endmodule
module module_1 #(
    parameter id_15 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16
);
  output wire id_16;
  input wire _id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input logic [7:0] id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout uwire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4,
      id_4,
      id_9,
      id_4,
      id_2,
      id_4,
      id_4,
      id_13,
      id_9,
      id_11,
      id_8,
      id_8,
      id_8,
      id_12,
      id_4,
      id_4
  );
  input wire id_1;
  tri1  id_17 = -1 == -1;
  logic id_18 = id_10[id_15];
  assign id_4 = id_17 !=? id_17 + -1;
  assign id_4 = -1;
endmodule
