$date
	Tue May 25 17:13:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 4 ! NBLK_out2 [3:0] $end
$var wire 4 " NBLK_out1 [3:0] $end
$var wire 4 # Latch_out [3:0] $end
$var wire 4 $ FF_out [3:0] $end
$var wire 4 % BLK_out2 [3:0] $end
$var wire 4 & BLK_out1 [3:0] $end
$var reg 4 ' BLK_in1 [3:0] $end
$var reg 4 ( D [3:0] $end
$var reg 4 ) NBLK_in1 [3:0] $end
$var reg 1 * clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5
1*
#10
b1 "
b1 $
0*
b1 (
b1 )
b1 '
#15
b1 #
b1 %
b1 &
1*
#20
b1 !
b10 "
b10 $
0*
b10 (
b10 )
b10 '
#25
b10 %
b10 &
b10 #
1*
#30
b10 !
b11 "
b11 $
0*
b11 (
b11 )
b11 '
#35
b11 #
b11 %
b11 &
1*
#40
b11 !
b100 "
b100 $
0*
b100 (
b100 )
b100 '
#45
b100 %
b100 &
b100 #
1*
#50
b100 !
b101 "
b101 $
0*
b101 (
b101 )
b101 '
#55
b101 #
b101 %
b101 &
1*
#60
b101 !
b110 "
b110 $
0*
b110 (
b110 )
b110 '
#65
b110 %
b110 &
b110 #
1*
#70
b110 !
0*
