Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap8Exp/work/sim_top2_isim_beh.exe -prj D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap8Exp/work/sim_top2_beh.prj work.sim_top2 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap8Exp/work/cache.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap8Exp/work/inst.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap8Exp/work/data_ram2.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap8Exp/work/CMU2.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap8Exp/work/top2.v" into library work
Analyzing Verilog file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap8Exp/work/sim_top2.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module inst
Compiling module data_ram2(CLK_DELAY=3)
Compiling module cache(TAG_BITS=22,LINE_WORDS_WID...
Compiling module cmu2
Compiling module top2
Compiling module sim_top2
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 7 Verilog Units
Built simulation executable D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap8Exp/work/sim_top2_isim_beh.exe
Fuse Memory Usage: 28832 KB
Fuse CPU Usage: 499 ms
