{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1380861554546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1380861554546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 12:39:14 2013 " "Processing started: Fri Oct 04 12:39:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1380861554546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1380861554546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pushshift_savemod -c pushshift_savemod " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pushshift_savemod -c pushshift_savemod" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1380861554546 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pushshift_savemod_6_1200mv_85c_slow.vho C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/ simulation " "Generated file pushshift_savemod_6_1200mv_85c_slow.vho in folder \"C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1380861555687 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pushshift_savemod_6_1200mv_0c_slow.vho C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/ simulation " "Generated file pushshift_savemod_6_1200mv_0c_slow.vho in folder \"C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1380861555765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pushshift_savemod_min_1200mv_0c_fast.vho C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/ simulation " "Generated file pushshift_savemod_min_1200mv_0c_fast.vho in folder \"C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1380861555859 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pushshift_savemod.vho C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/ simulation " "Generated file pushshift_savemod.vho in folder \"C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1380861555953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pushshift_savemod_6_1200mv_85c_vhd_slow.sdo C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/ simulation " "Generated file pushshift_savemod_6_1200mv_85c_vhd_slow.sdo in folder \"C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1380861556062 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pushshift_savemod_6_1200mv_0c_vhd_slow.sdo C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/ simulation " "Generated file pushshift_savemod_6_1200mv_0c_vhd_slow.sdo in folder \"C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1380861556156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pushshift_savemod_min_1200mv_0c_vhd_fast.sdo C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/ simulation " "Generated file pushshift_savemod_min_1200mv_0c_vhd_fast.sdo in folder \"C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1380861556234 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pushshift_savemod_vhd.sdo C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/ simulation " "Generated file pushshift_savemod_vhd.sdo in folder \"C:/FPGA_Story_Drive/Experiment/Experiment15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1380861556328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "301 " "Peak virtual memory: 301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1380861556500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 12:39:16 2013 " "Processing ended: Fri Oct 04 12:39:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1380861556500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1380861556500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1380861556500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1380861556500 ""}
