0.6
2019.1
May 24 2019
14:51:52
/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab1/lab1_task3_project/lab1_task3_project.srcs/sources_1/new/and4gate_t1.sv,1731402890,systemVerilog,,,,and4gate_t1,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab2/cx-203-lab2-t1/cx-203-lab2-t1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab2/cx-203-lab2-t1/cx-203-lab2-t1.srcs/sim_1/new/tb_and4gate_l2t1.sv,1731408523,systemVerilog,,,,tb_and4gate_l2t1,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab2/cx-203-lab2-t1/cx-203-lab2-t1.srcs/sources_1/new/and4gate_l2t1.sv,1731406402,systemVerilog,,/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab2/cx-203-lab2-t1/cx-203-lab2-t1.srcs/sources_1/new/andgate.sv,,and4gate_l2t1,,,,,,,,
/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab2/cx-203-lab2-t1/cx-203-lab2-t1.srcs/sources_1/new/andgate.sv,1731407298,systemVerilog,,/home/it/Chip_Design/CommonCore/DigitalDesign/Labs/Lab2/cx-203-lab2-t1/cx-203-lab2-t1.srcs/sim_1/new/tb_and4gate_l2t1.sv,,andgate,,,,,,,,
