(pcb "/Users/peterthomas/Documents/GitHub/bne-arduino-flight-simulator-interfaces/PCBs/OH - Upper Mixed Small PCBs/OH - Upper Mixed Small PCBs.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5-0-10_14)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  197358 -148717  98298 -148717  98298 -49784  197358 -49784
            197358 -148717)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component PT_Library_v001:Molex_1x02_P2.54mm_Vertical
      (place SW17 134705 -96392 front 0 (PN "ADI Press"))
      (place SW16 134239 -87884 front 0 (PN "ADI Reset"))
      (place SW15 189865 -53721 front 0 (PN "SPIN RECOVERY"))
      (place SW11 119761 -125222 front 0 (PN "ECM JET"))
      (place SW10 102362 -125222 front 0 (PN "AUX RELEASE"))
      (place SW7 185674 -113284 front 0 (PN "HUD-BARO"))
      (place SW5 189103 -124079 front 0 (PN "DAY-NIGHT"))
      (place SW3 119126 -76581 front 0 (PN "Master Arm"))
      (place SW2 103759 -66548 front 0 (PN "Push to Jet"))
      (place SW1 140970 -65024 front 0 (PN "BIT TEST"))
      (place J9 119634 -105791 front 0 (PN "ECM BACKLIGHT IN"))
      (place J5 153797 -65151 front 0 (PN "BIT INPUT"))
      (place J3 113792 -66802 front 0 (PN "Master Arm PCB Row"))
      (place J2 103632 -76073 front 0 (PN "Master Arm PCB Col"))
      (place D19 189611 -84328 front 0 (PN "SPIN RECOVERY LED 2"))
      (place D18 189484 -74803 front 0 (PN "SPIN RECOVERY LED1"))
      (place D5 159512 -55118 front 0 (PN "BIT WHITE"))
      (place D4 151384 -55245 front 0 (PN "BIT GREEN"))
    )
    (component PT_Library_v001:D_Signal_P7.62mm_Horizontal
      (place D21 128651 -107315 front 0 (PN D))
      (place D20 129286 -103632 front 0 (PN D))
      (place D17 185166 -51308 front 270 (PN D))
      (place D16 181229 -51308 front 270 (PN D))
      (place D15 117221 -139827 front 270 (PN D))
      (place D14 112395 -121539 front 270 (PN D))
      (place D13 115697 -121666 front 270 (PN D))
      (place D12 109347 -121539 front 270 (PN D))
      (place D11 126492 -122047 front 270 (PN D))
      (place D10 180213 -120142 front 270 (PN D))
      (place D9 173101 -120523 front 270 (PN D))
      (place D8 184531 -120142 front 270 (PN D))
      (place D7 181356 -109093 front 270 (PN D))
      (place D6 176530 -120142 front 270 (PN D))
      (place D3 148463 -62484 front 270 (PN D))
      (place D2 114173 -73660 front 270 (PN D))
      (place D1 110109 -73533 front 270 (PN D))
    )
    (component PT_Library_v001:Molex_1x06_P2.54mm_Vertical
      (place J21 103759 -88543 front 0 (PN "ENCODER OUT"))
      (place SW13 100711 -143637 front 0 (PN "ECM ROTARY"))
      (place J11 123698 -143510 front 0 (PN "PWR PEDAL ADJUST"))
      (place J8 179578 -142494 front 0 (PN "HUD INPUT"))
      (place J7 123444 -135128 front 0 (PN "PWR PEDAL ADJUST"))
      (place J4 103759 -57277 front 0 (PN "MASTER ARM"))
      (place J1 160782 -142113 front 0 (PN "HUD ANALOG"))
    )
    (component PT_Library_v001:Molex_1x03_P2.54mm_Vertical
      (place J20 123099 -96393 front 0 (PN "STNBY ANALOG"))
      (place J19 113429 -96393 front 0 (PN "STNBY ENCODER 2"))
      (place J18 121049 -88543 front 0 (PN "STNBY ENCODER 1"))
      (place J17 103759 -96393 front 0 (PN "STNBY ANALOG"))
      (place SW14 177038 -74295 front 0 (PN "AV COOL"))
      (place SW12 130429 -113919 front 0 (PN "PEDAL ADJUST"))
      (place SW9 130683 -124714 front 0 (PN DISPENSOR))
      (place SW8 186944 -133731 front 0 (PN "HUD-ATT"))
      (place SW6 172593 -114300 front 0 (PN "HUD-WB"))
      (place SW4 177165 -133604 front 0 (PN "HUD-REJ"))
      (place RV5 177165 -83693 front 0 (PN "SPIN HMD BRIGHT"))
      (place RV4 160655 -133477 front 0 (PN "HUD BAL"))
      (place RV3 160147 -106426 front 0 (PN "BLK LVL"))
      (place RV2 160147 -116078 front 0 (PN "HUD AOA"))
      (place RV1 160274 -125095 front 0 (PN "HUD BRT"))
      (place J16 176403 -64770 front 0 (PN "SPIN HMD BRIGHT"))
      (place J15 177673 -91948 front 0 (PN "SPIN LED"))
      (place J6 140462 -55118 front 0 (PN "BIT LED"))
    )
    (component PT_Library_v001:Molex_1x04_P2.54mm_Vertical
      (place J14 186817 -64897 front 0 (PN "SPIN INPUTS"))
      (place J10 104394 -105664 front 0 (PN "CABIN ALTIMETER STEPPER"))
    )
    (component PT_Library_v001:Molex_1x08_P2.54mm_Vertical
      (place J13 100838 -135001 front 0 (PN ECM))
      (place J12 103632 -114554 front 0 (PN "CABIN ALTIMETER"))
    )
  )
  (library
    (image PT_Library_v001:Molex_1x02_P2.54mm_Vertical
      (outline (path signal 50  4310 3420  -1770 3420))
      (outline (path signal 50  4310 -3380  4310 3420))
      (outline (path signal 50  -1770 -3380  4310 -3380))
      (outline (path signal 50  -1770 3420  -1770 -3380))
      (outline (path signal 120  3340 2430  3340 3030))
      (outline (path signal 120  1740 2430  3340 2430))
      (outline (path signal 120  1740 3030  1740 2430))
      (outline (path signal 120  800 2430  800 3030))
      (outline (path signal 120  -800 2430  800 2430))
      (outline (path signal 120  -800 3030  -800 2430))
      (outline (path signal 120  2290 -2990  2290 -1990))
      (outline (path signal 120  250 -2990  250 -1990))
      (outline (path signal 120  2290 -1460  2540 -1990))
      (outline (path signal 120  250 -1460  2290 -1460))
      (outline (path signal 120  0 -1990  250 -1460))
      (outline (path signal 120  2540 -1990  2540 -2990))
      (outline (path signal 120  0 -1990  2540 -1990))
      (outline (path signal 120  0 -2990  0 -1990))
      (outline (path signal 100  -562.893 0  -1270 -500))
      (outline (path signal 100  -1270 500  -562.893 0))
      (outline (path signal 120  -1670 2000  -1670 -2000))
      (outline (path signal 120  3920 3030  -1380 3030))
      (outline (path signal 120  3920 -2990  3920 3030))
      (outline (path signal 120  -1380 -2990  3920 -2990))
      (outline (path signal 120  -1380 3030  -1380 -2990))
      (outline (path signal 100  3810 2920  -1270 2920))
      (outline (path signal 100  3810 -2880  3810 2920))
      (outline (path signal 100  -1270 -2880  3810 -2880))
      (outline (path signal 100  -1270 2920  -1270 -2880))
      (pin Oval[A]Pad_1740x2200_um 2 2540 0)
      (pin RoundRect[A]Pad_1740x2200_250.95_um 1 0 0)
    )
    (image PT_Library_v001:D_Signal_P7.62mm_Horizontal
      (outline (path signal 50  8670 1250  -1050 1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image PT_Library_v001:Molex_1x06_P2.54mm_Vertical
      (outline (path signal 50  14470 3420  -1770 3420))
      (outline (path signal 50  14470 -3380  14470 3420))
      (outline (path signal 50  -1770 -3380  14470 -3380))
      (outline (path signal 50  -1770 3420  -1770 -3380))
      (outline (path signal 120  13500 2430  13500 3030))
      (outline (path signal 120  11900 2430  13500 2430))
      (outline (path signal 120  11900 3030  11900 2430))
      (outline (path signal 120  10960 2430  10960 3030))
      (outline (path signal 120  9360 2430  10960 2430))
      (outline (path signal 120  9360 3030  9360 2430))
      (outline (path signal 120  8420 2430  8420 3030))
      (outline (path signal 120  6820 2430  8420 2430))
      (outline (path signal 120  6820 3030  6820 2430))
      (outline (path signal 120  5880 2430  5880 3030))
      (outline (path signal 120  4280 2430  5880 2430))
      (outline (path signal 120  4280 3030  4280 2430))
      (outline (path signal 120  3340 2430  3340 3030))
      (outline (path signal 120  1740 2430  3340 2430))
      (outline (path signal 120  1740 3030  1740 2430))
      (outline (path signal 120  800 2430  800 3030))
      (outline (path signal 120  -800 2430  800 2430))
      (outline (path signal 120  -800 3030  -800 2430))
      (outline (path signal 120  12450 -2990  12450 -1990))
      (outline (path signal 120  250 -2990  250 -1990))
      (outline (path signal 120  12450 -1460  12700 -1990))
      (outline (path signal 120  250 -1460  12450 -1460))
      (outline (path signal 120  0 -1990  250 -1460))
      (outline (path signal 120  12700 -1990  12700 -2990))
      (outline (path signal 120  0 -1990  12700 -1990))
      (outline (path signal 120  0 -2990  0 -1990))
      (outline (path signal 100  -562.893 0  -1270 -500))
      (outline (path signal 100  -1270 500  -562.893 0))
      (outline (path signal 120  -1670 2000  -1670 -2000))
      (outline (path signal 120  14080 3030  -1380 3030))
      (outline (path signal 120  14080 -2990  14080 3030))
      (outline (path signal 120  -1380 -2990  14080 -2990))
      (outline (path signal 120  -1380 3030  -1380 -2990))
      (outline (path signal 100  13970 2920  -1270 2920))
      (outline (path signal 100  13970 -2880  13970 2920))
      (outline (path signal 100  -1270 -2880  13970 -2880))
      (outline (path signal 100  -1270 2920  -1270 -2880))
      (pin Oval[A]Pad_1740x2200_um 6 12700 0)
      (pin Oval[A]Pad_1740x2200_um 5 10160 0)
      (pin Oval[A]Pad_1740x2200_um 4 7620 0)
      (pin Oval[A]Pad_1740x2200_um 3 5080 0)
      (pin Oval[A]Pad_1740x2200_um 2 2540 0)
      (pin RoundRect[A]Pad_1740x2200_250.95_um 1 0 0)
    )
    (image PT_Library_v001:Molex_1x03_P2.54mm_Vertical
      (outline (path signal 50  6850 3420  -1770 3420))
      (outline (path signal 50  6850 -3380  6850 3420))
      (outline (path signal 50  -1770 -3380  6850 -3380))
      (outline (path signal 50  -1770 3420  -1770 -3380))
      (outline (path signal 120  5880 2430  5880 3030))
      (outline (path signal 120  4280 2430  5880 2430))
      (outline (path signal 120  4280 3030  4280 2430))
      (outline (path signal 120  3340 2430  3340 3030))
      (outline (path signal 120  1740 2430  3340 2430))
      (outline (path signal 120  1740 3030  1740 2430))
      (outline (path signal 120  800 2430  800 3030))
      (outline (path signal 120  -800 2430  800 2430))
      (outline (path signal 120  -800 3030  -800 2430))
      (outline (path signal 120  4830 -2990  4830 -1990))
      (outline (path signal 120  250 -2990  250 -1990))
      (outline (path signal 120  4830 -1460  5080 -1990))
      (outline (path signal 120  250 -1460  4830 -1460))
      (outline (path signal 120  0 -1990  250 -1460))
      (outline (path signal 120  5080 -1990  5080 -2990))
      (outline (path signal 120  0 -1990  5080 -1990))
      (outline (path signal 120  0 -2990  0 -1990))
      (outline (path signal 100  -562.893 0  -1270 -500))
      (outline (path signal 100  -1270 500  -562.893 0))
      (outline (path signal 120  -1670 2000  -1670 -2000))
      (outline (path signal 120  6460 3030  -1380 3030))
      (outline (path signal 120  6460 -2990  6460 3030))
      (outline (path signal 120  -1380 -2990  6460 -2990))
      (outline (path signal 120  -1380 3030  -1380 -2990))
      (outline (path signal 100  6350 2920  -1270 2920))
      (outline (path signal 100  6350 -2880  6350 2920))
      (outline (path signal 100  -1270 -2880  6350 -2880))
      (outline (path signal 100  -1270 2920  -1270 -2880))
      (pin Oval[A]Pad_1740x2200_um 3 5080 0)
      (pin Oval[A]Pad_1740x2200_um 2 2540 0)
      (pin RoundRect[A]Pad_1740x2200_250.95_um 1 0 0)
    )
    (image PT_Library_v001:Molex_1x04_P2.54mm_Vertical
      (outline (path signal 50  9390 3420  -1770 3420))
      (outline (path signal 50  9390 -3380  9390 3420))
      (outline (path signal 50  -1770 -3380  9390 -3380))
      (outline (path signal 50  -1770 3420  -1770 -3380))
      (outline (path signal 120  8420 2430  8420 3030))
      (outline (path signal 120  6820 2430  8420 2430))
      (outline (path signal 120  6820 3030  6820 2430))
      (outline (path signal 120  5880 2430  5880 3030))
      (outline (path signal 120  4280 2430  5880 2430))
      (outline (path signal 120  4280 3030  4280 2430))
      (outline (path signal 120  3340 2430  3340 3030))
      (outline (path signal 120  1740 2430  3340 2430))
      (outline (path signal 120  1740 3030  1740 2430))
      (outline (path signal 120  800 2430  800 3030))
      (outline (path signal 120  -800 2430  800 2430))
      (outline (path signal 120  -800 3030  -800 2430))
      (outline (path signal 120  7370 -2990  7370 -1990))
      (outline (path signal 120  250 -2990  250 -1990))
      (outline (path signal 120  7370 -1460  7620 -1990))
      (outline (path signal 120  250 -1460  7370 -1460))
      (outline (path signal 120  0 -1990  250 -1460))
      (outline (path signal 120  7620 -1990  7620 -2990))
      (outline (path signal 120  0 -1990  7620 -1990))
      (outline (path signal 120  0 -2990  0 -1990))
      (outline (path signal 100  -562.893 0  -1270 -500))
      (outline (path signal 100  -1270 500  -562.893 0))
      (outline (path signal 120  -1670 2000  -1670 -2000))
      (outline (path signal 120  9000 3030  -1380 3030))
      (outline (path signal 120  9000 -2990  9000 3030))
      (outline (path signal 120  -1380 -2990  9000 -2990))
      (outline (path signal 120  -1380 3030  -1380 -2990))
      (outline (path signal 100  8890 2920  -1270 2920))
      (outline (path signal 100  8890 -2880  8890 2920))
      (outline (path signal 100  -1270 -2880  8890 -2880))
      (outline (path signal 100  -1270 2920  -1270 -2880))
      (pin Oval[A]Pad_1740x2200_um 4 7620 0)
      (pin Oval[A]Pad_1740x2200_um 3 5080 0)
      (pin Oval[A]Pad_1740x2200_um 2 2540 0)
      (pin RoundRect[A]Pad_1740x2200_250.95_um 1 0 0)
    )
    (image PT_Library_v001:Molex_1x08_P2.54mm_Vertical
      (outline (path signal 50  19550 3420  -1770 3420))
      (outline (path signal 50  19550 -3380  19550 3420))
      (outline (path signal 50  -1770 -3380  19550 -3380))
      (outline (path signal 50  -1770 3420  -1770 -3380))
      (outline (path signal 120  18580 2430  18580 3030))
      (outline (path signal 120  16980 2430  18580 2430))
      (outline (path signal 120  16980 3030  16980 2430))
      (outline (path signal 120  16040 2430  16040 3030))
      (outline (path signal 120  14440 2430  16040 2430))
      (outline (path signal 120  14440 3030  14440 2430))
      (outline (path signal 120  13500 2430  13500 3030))
      (outline (path signal 120  11900 2430  13500 2430))
      (outline (path signal 120  11900 3030  11900 2430))
      (outline (path signal 120  10960 2430  10960 3030))
      (outline (path signal 120  9360 2430  10960 2430))
      (outline (path signal 120  9360 3030  9360 2430))
      (outline (path signal 120  8420 2430  8420 3030))
      (outline (path signal 120  6820 2430  8420 2430))
      (outline (path signal 120  6820 3030  6820 2430))
      (outline (path signal 120  5880 2430  5880 3030))
      (outline (path signal 120  4280 2430  5880 2430))
      (outline (path signal 120  4280 3030  4280 2430))
      (outline (path signal 120  3340 2430  3340 3030))
      (outline (path signal 120  1740 2430  3340 2430))
      (outline (path signal 120  1740 3030  1740 2430))
      (outline (path signal 120  800 2430  800 3030))
      (outline (path signal 120  -800 2430  800 2430))
      (outline (path signal 120  -800 3030  -800 2430))
      (outline (path signal 120  17530 -2990  17530 -1990))
      (outline (path signal 120  12700 -1460  12700 -1990))
      (outline (path signal 120  17530 -1460  12700 -1460))
      (outline (path signal 120  17780 -1990  17530 -1460))
      (outline (path signal 120  12700 -1990  12700 -2990))
      (outline (path signal 120  17780 -1990  12700 -1990))
      (outline (path signal 120  17780 -2990  17780 -1990))
      (outline (path signal 120  250 -2990  250 -1990))
      (outline (path signal 120  5080 -1460  5080 -1990))
      (outline (path signal 120  250 -1460  5080 -1460))
      (outline (path signal 120  0 -1990  250 -1460))
      (outline (path signal 120  5080 -1990  5080 -2990))
      (outline (path signal 120  0 -1990  5080 -1990))
      (outline (path signal 120  0 -2990  0 -1990))
      (outline (path signal 100  -562.893 0  -1270 -500))
      (outline (path signal 100  -1270 500  -562.893 0))
      (outline (path signal 120  -1670 2000  -1670 -2000))
      (outline (path signal 120  19160 3030  -1380 3030))
      (outline (path signal 120  19160 -2990  19160 3030))
      (outline (path signal 120  -1380 -2990  19160 -2990))
      (outline (path signal 120  -1380 3030  -1380 -2990))
      (outline (path signal 100  19050 2920  -1270 2920))
      (outline (path signal 100  19050 -2880  19050 2920))
      (outline (path signal 100  -1270 -2880  19050 -2880))
      (outline (path signal 100  -1270 2920  -1270 -2880))
      (pin Oval[A]Pad_1740x2200_um 8 17780 0)
      (pin Oval[A]Pad_1740x2200_um 7 15240 0)
      (pin Oval[A]Pad_1740x2200_um 6 12700 0)
      (pin Oval[A]Pad_1740x2200_um 5 10160 0)
      (pin Oval[A]Pad_1740x2200_um 4 7620 0)
      (pin Oval[A]Pad_1740x2200_um 3 5080 0)
      (pin Oval[A]Pad_1740x2200_um 2 2540 0)
      (pin RoundRect[A]Pad_1740x2200_250.95_um 1 0 0)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1740x2200_um
      (shape (path F.Cu 1740  0 -230  0 230))
      (shape (path B.Cu 1740  0 -230  0 230))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1740x2200_250.95_um
      (shape (polygon F.Cu 0  663.578 1097.14  705.831 1085.82  745.476 1067.33  781.309 1042.24
            812.24 1011.31  837.33 975.476  855.817 935.831  867.139 893.578
            870.951 850.001  870.951 -850.001  867.139 -893.578  855.817 -935.831
            837.33 -975.476  812.24 -1011.31  781.309 -1042.24  745.476 -1067.33
            705.831 -1085.82  663.578 -1097.14  620.001 -1100.95  -620.001 -1100.95
            -663.578 -1097.14  -705.831 -1085.82  -745.476 -1067.33  -781.309 -1042.24
            -812.24 -1011.31  -837.33 -975.476  -855.817 -935.831  -867.139 -893.578
            -870.951 -850.001  -870.951 850.001  -867.139 893.578  -855.817 935.831
            -837.33 975.476  -812.24 1011.31  -781.309 1042.24  -745.476 1067.33
            -705.831 1085.82  -663.578 1097.14  -620.001 1100.95  620.001 1100.95
            663.578 1097.14))
      (shape (polygon B.Cu 0  663.578 1097.14  705.831 1085.82  745.476 1067.33  781.309 1042.24
            812.24 1011.31  837.33 975.476  855.817 935.831  867.139 893.578
            870.951 850.001  870.951 -850.001  867.139 -893.578  855.817 -935.831
            837.33 -975.476  812.24 -1011.31  781.309 -1042.24  745.476 -1067.33
            705.831 -1085.82  663.578 -1097.14  620.001 -1100.95  -620.001 -1100.95
            -663.578 -1097.14  -705.831 -1085.82  -745.476 -1067.33  -781.309 -1042.24
            -812.24 -1011.31  -837.33 -975.476  -855.817 -935.831  -867.139 -893.578
            -870.951 -850.001  -870.951 850.001  -867.139 893.578  -855.817 935.831
            -837.33 975.476  -812.24 1011.31  -781.309 1042.24  -745.476 1067.33
            -705.831 1085.82  -663.578 1097.14  -620.001 1100.95  620.001 1100.95
            663.578 1097.14))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "/PCB-COL-2"
      (pins J4-2 J2-2 D1-2)
    )
    (net "Net-(D1-Pad1)"
      (pins SW3-1 D1-1)
    )
    (net "/PCB-COL-1"
      (pins J4-1 J2-1 D2-2)
    )
    (net "Net-(D2-Pad1)"
      (pins SW2-1 D2-1)
    )
    (net "/BIT-COL"
      (pins J5-1 D3-2)
    )
    (net "Net-(D3-Pad1)"
      (pins SW1-1 D3-1)
    )
    (net "/HUD-COL-3"
      (pins J8-3 D7-2 D6-2)
    )
    (net "Net-(D6-Pad1)"
      (pins SW4-2 D6-1)
    )
    (net "Net-(D7-Pad1)"
      (pins SW5-1 D7-1)
    )
    (net "/HUD-COL-1"
      (pins J8-1 D10-2 D8-2)
    )
    (net "Net-(D8-Pad1)"
      (pins SW8-2 D8-1)
    )
    (net "/HUD-COL-2"
      (pins J8-2 D9-2)
    )
    (net "Net-(D9-Pad1)"
      (pins SW6-2 D9-1)
    )
    (net "Net-(D10-Pad1)"
      (pins SW7-1 D10-1)
    )
    (net "/ECM-COL-2"
      (pins J13-2 D13-2 D12-2 D11-2)
    )
    (net "Net-(D11-Pad1)"
      (pins SW9-2 D11-1)
    )
    (net "Net-(D12-Pad1)"
      (pins SW10-1 D12-1)
    )
    (net "Net-(D13-Pad1)"
      (pins SW11-1 D13-1)
    )
    (net "/ECM-COL-3"
      (pins D21-2 D20-2 J13-3 D14-2)
    )
    (net "Net-(D14-Pad1)"
      (pins SW12-2 D14-1)
    )
    (net "/ECM-COL-1"
      (pins J13-1 D15-2)
    )
    (net "Net-(D15-Pad1)"
      (pins SW13-6 D15-1)
    )
    (net "/SPIN-COL1"
      (pins J14-1 D16-2)
    )
    (net "Net-(D16-Pad1)"
      (pins SW15-1 D16-1)
    )
    (net "/SPIN-COL2"
      (pins J14-2 D17-2)
    )
    (net "Net-(D17-Pad1)"
      (pins SW14-2 D17-1)
    )
    (net "/SPIN-LED-ANNODE-1"
      (pins J15-1 D18-2)
    )
    (net "/SPIN-LED-CATHODE"
      (pins J15-3 D19-1 D18-1)
    )
    (net "/SPIN-LED-ANNODE-2"
      (pins J15-2 D19-2)
    )
    (net "/HUD-BAL"
      (pins RV4-2 J1-6)
    )
    (net "/BLK-LVL"
      (pins RV3-2 J1-5)
    )
    (net "/HUD-A0A"
      (pins RV2-2 J1-4)
    )
    (net "/HUD-BRT"
      (pins RV1-2 J1-3)
    )
    (net "/HUD-ANA-GND"
      (pins RV4-3 RV3-3 RV2-3 RV1-3 J1-2)
    )
    (net "/HUD-ANA+5V"
      (pins RV4-1 RV3-1 RV2-1 RV1-1 J1-1)
    )
    (net "/PCB-ROW-2"
      (pins J4-4 J3-2)
    )
    (net "/PCB-ROW-1"
      (pins J4-3 J3-1)
    )
    (net "/ARM-ROW3"
      (pins SW3-2 SW2-2 J4-5)
    )
    (net "/BIT-ROW"
      (pins SW1-2 J5-2)
    )
    (net "Net-(J11-Pad6)"
      (pins J11-6 J7-6)
    )
    (net "Net-(J11-Pad5)"
      (pins J11-5 J7-5)
    )
    (net "Net-(J11-Pad4)"
      (pins J11-4 J7-4)
    )
    (net "Net-(J11-Pad3)"
      (pins J11-3 J7-3)
    )
    (net "Net-(J11-Pad2)"
      (pins J11-2 J7-2)
    )
    (net "Net-(J11-Pad1)"
      (pins J11-1 J7-1)
    )
    (net "/HUD-ROW-3"
      (pins SW7-2 SW5-2 J8-6)
    )
    (net "/HUD-ROW-2"
      (pins SW8-3 SW6-3 SW4-3 J8-5)
    )
    (net "/HUD-ROW-1"
      (pins SW8-1 SW6-1 SW4-1 J8-4)
    )
    (net "Net-(J12-Pad6)"
      (pins J12-6 J9-2)
    )
    (net "Net-(J12-Pad5)"
      (pins J12-5 J9-1)
    )
    (net "Net-(J10-Pad4)"
      (pins J12-4 J10-4)
    )
    (net "Net-(J10-Pad3)"
      (pins J12-3 J10-3)
    )
    (net "Net-(J10-Pad2)"
      (pins J12-2 J10-2)
    )
    (net "Net-(J10-Pad1)"
      (pins J12-1 J10-1)
    )
    (net "/ECM-ROW-5"
      (pins SW13-5 J13-8)
    )
    (net "/ECM-ROW-4"
      (pins SW17-2 SW13-4 SW11-2 J13-7)
    )
    (net "/ECM-ROW-3"
      (pins SW16-2 SW13-3 SW10-2 J13-6)
    )
    (net "/ECM-ROW-2"
      (pins SW13-2 SW12-3 SW9-3 J13-5)
    )
    (net "/ECM-ROW-1"
      (pins SW13-1 SW12-1 SW9-1 J13-4)
    )
    (net "/SPIN-ROW2"
      (pins SW14-3 J14-4)
    )
    (net "/SPIN-ROW1"
      (pins SW15-2 SW14-1 J14-3)
    )
    (net "Net-(J16-Pad3)"
      (pins RV5-3 J16-3)
    )
    (net "Net-(J16-Pad2)"
      (pins RV5-2 J16-2)
    )
    (net "Net-(J16-Pad1)"
      (pins RV5-1 J16-1)
    )
    (net "Net-(J17-Pad3)"
      (pins J20-3 J17-3)
    )
    (net "Net-(J17-Pad2)"
      (pins J20-2 J17-2)
    )
    (net "Net-(J17-Pad1)"
      (pins J20-1 J17-1)
    )
    (net "Net-(J18-Pad3)"
      (pins J21-6 J18-3)
    )
    (net "Net-(J18-Pad2)"
      (pins J21-5 J18-2)
    )
    (net "Net-(J18-Pad1)"
      (pins J21-4 J18-1)
    )
    (net "Net-(J19-Pad3)"
      (pins J21-3 J19-3)
    )
    (net "Net-(J19-Pad2)"
      (pins J21-2 J19-2)
    )
    (net "Net-(J19-Pad1)"
      (pins J21-1 J19-1)
    )
    (net "Net-(D20-Pad1)"
      (pins SW16-1 D20-1)
    )
    (net "Net-(D21-Pad1)"
      (pins SW17-1 D21-1)
    )
    (net "/BIT-LED-COL-1"
      (pins J6-1 D4-2)
    )
    (net "/BIT-LED-ROW-1"
      (pins J6-3 D5-1 D4-1)
    )
    (net "/BIT-LED-COL-2"
      (pins J6-2 D5-2)
    )
    (class kicad_default "" "/ARM-ROW3" "/BIT-COL" "/BIT-LED-ANNODE-1" "/BIT-LED-ANNODE-2"
      "/BIT-LED-CATHODE-1" "/BIT-LED-COL-1" "/BIT-LED-COL-2" "/BIT-LED-ROW-1"
      "/BIT-ROW" "/BLK-LVL" "/ECM-COL-1" "/ECM-COL-2" "/ECM-COL-3" "/ECM-ROW-1"
      "/ECM-ROW-2" "/ECM-ROW-3" "/ECM-ROW-4" "/ECM-ROW-5" "/HUD-A0A" "/HUD-ANA+5V"
      "/HUD-ANA-GND" "/HUD-BAL" "/HUD-BRT" "/HUD-COL-1" "/HUD-COL-2" "/HUD-COL-3"
      "/HUD-ROW-1" "/HUD-ROW-2" "/HUD-ROW-3" "/PCB-COL-1" "/PCB-COL-2" "/PCB-ROW-1"
      "/PCB-ROW-2" "/SPIN-COL1" "/SPIN-COL2" "/SPIN-LED-ANNODE-1" "/SPIN-LED-ANNODE-2"
      "/SPIN-LED-CATHODE" "/SPIN-ROW1" "/SPIN-ROW2" "Net-(D1-Pad1)" "Net-(D10-Pad1)"
      "Net-(D11-Pad1)" "Net-(D12-Pad1)" "Net-(D13-Pad1)" "Net-(D14-Pad1)"
      "Net-(D15-Pad1)" "Net-(D16-Pad1)" "Net-(D17-Pad1)" "Net-(D2-Pad1)" "Net-(D20-Pad1)"
      "Net-(D21-Pad1)" "Net-(D3-Pad1)" "Net-(D6-Pad1)" "Net-(D7-Pad1)" "Net-(D8-Pad1)"
      "Net-(D9-Pad1)" "Net-(J10-Pad1)" "Net-(J10-Pad2)" "Net-(J10-Pad3)" "Net-(J10-Pad4)"
      "Net-(J11-Pad1)" "Net-(J11-Pad2)" "Net-(J11-Pad3)" "Net-(J11-Pad4)"
      "Net-(J11-Pad5)" "Net-(J11-Pad6)" "Net-(J12-Pad5)" "Net-(J12-Pad6)"
      "Net-(J12-Pad7)" "Net-(J12-Pad8)" "Net-(J16-Pad1)" "Net-(J16-Pad2)"
      "Net-(J16-Pad3)" "Net-(J17-Pad1)" "Net-(J17-Pad2)" "Net-(J17-Pad3)"
      "Net-(J18-Pad1)" "Net-(J18-Pad2)" "Net-(J18-Pad3)" "Net-(J19-Pad1)"
      "Net-(J19-Pad2)" "Net-(J19-Pad3)" "Net-(J4-Pad6)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
