INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/biubiubiu/Desktop/test/test.srcs/sources_1/new/clk_1s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/biubiubiu/Desktop/test/test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
