// Seed: 2867268578
module module_0;
  assign id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    input  tri0 id_2
);
  tri0 id_4 = 1;
  module_0 modCall_1 ();
  assign id_0 = id_4;
  tri id_5 = (id_1);
endmodule
module module_2 ();
  id_1(
      .id_0(1), .id_1(id_2[1] && 1), .id_2(id_2), .id_3(1)
  );
  assign id_2[1] = id_2;
  wire id_3;
  module_0 modCall_1 ();
endmodule
