// Seed: 786127994
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign id_3 = id_4;
  wire id_9 = id_3;
  wire id_10;
  assign id_2 = id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1
);
  always_latch id_3 = ~id_0 & id_0;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
