var searchIndex = {};
searchIndex["f3"] = {"doc":"A crate to play with the [STM32F3DISCOVERY]","items":[[0,"examples","f3","Examples",null,null],[0,"abort","f3::examples","`intrinsics::abort` triggers an exception",null,null],[0,"angle_meter","","Find the orientation of the board by integrating the angular rate",null,null],[0,"exception","","Exceptions handlers are smart! They help you find the source of crashes",null,null],[0,"fpu","","You can do fast, single precision, floating point math as well",null,null],[0,"i2c_read_multi","","I2C - read several magnetometer registers in &quot;one shot&quot;",null,null],[0,"i2c_read_single","","I2C - read one of the accelerometer registers",null,null],[0,"itm","","With the `iprint!` macros you can send `print!`-formatted messages to the\nHOST",null,null],[0,"led_compass_1","","A LED compass that points to the North, take 1",null,null],[0,"led_compass_2","","A LED compass that points to the North, take 2",null,null],[0,"led_compass_3","","A LED compass that points to the North, take 3",null,null],[0,"led_roulette","","A LED roulette!",null,null],[0,"minimal","","Minimal binary size",null,null],[0,"override_default_exception_handler","","Override the default exception handler",null,null],[0,"override_exception","","Override the hard fault (or any other) exception handler",null,null],[0,"override_init","","Override the initialization routine that runs before `main`",null,null],[0,"override_interrupt","","Override the TIM7 (or any other) interrupt handler",null,null],[0,"override_panic_fmt","","Override `panic_fmt`",null,null],[0,"panic","","`panic!`s send their messages to the ITM",null,null],[0,"serial","","Send a message over the &quot;Serial Port&quot;",null,null],[0,"spi_read_multi","","SPI - read multiple gyroscope registers in &quot;one shot&quot;",null,null],[0,"spi_read_single","","SPI - read one of the gyroscope registers",null,null],[0,"timeit","","Timing sections of code",null,null],[0,"exception","f3","Exceptions",null,null],[4,"Exception","f3::exception","Kind of exception",null,null],[13,"ThreadMode","","i.e. currently not servicing an exception",0,null],[13,"Nmi","","Non-maskable interrupt.",0,null],[13,"HardFault","","All class of fault.",0,null],[13,"MemoryManagementFault","","Memory management.",0,null],[13,"BusFault","","Pre-fetch fault, memory access fault.",0,null],[13,"UsageFault","","Undefined instruction or illegal state.",0,null],[13,"SVCall","","System service call via SWI instruction",0,null],[13,"PendSV","","Pendable request for system service",0,null],[13,"Systick","","System tick timer",0,null],[13,"Interrupt","","An interrupt",0,null],[5,"_nmi","","Non-maskable interrupt.",null,null],[5,"_hard_fault","","All class of fault.",null,null],[5,"_memmanage_fault","","Memory management.",null,null],[5,"_bus_fault","","Pre-fetch fault, memory access fault.",null,null],[5,"_usage_fault","","Undefined instruction or illegal state.",null,null],[5,"_svcall","","System service call via SWI instruction",null,null],[5,"_pendsv","","Pendable request for system service",null,null],[5,"_systick","","System tick timer",null,null],[11,"fmt","","",0,null],[11,"current","","Returns the exception that&#39;s currently being serviced",0,{"inputs":[],"output":{"name":"exception"}}],[0,"fpu","f3","Floating Point Unit (FPU)",null,null],[5,"init","f3::fpu","Initializes the FPU",null,{"inputs":[],"output":null}],[0,"i2c","f3","I2C",null,null],[3,"I2c","f3::i2c","I2C",null,null],[3,"Read","","Future returned by [I2c::read](struct.I2c.html#method.read)",null,null],[3,"ReadExact","","Future returned by [I2c::read_exact](struct.I2c.html#method.read_exact)",null,null],[3,"Stop","","Future returned by [I2c::stop](struct.I2c.html#method.stop)",null,null],[3,"Write","","Future returned by [I2c::write](struct.I2c.html#method.write)",null,null],[3,"WriteAll","","Future returned by [I2c::write_all](struct.I2c.html#method.write_all)",null,null],[3,"Flush","","Future returned by [I2c::flush](struct.I2c.html#method.flush)",null,null],[4,"Busy","","Busy bus",null,null],[4,"Free","","Free bus",null,null],[4,"Address","","Slave address",null,null],[13,"U7","","7-bit address",1,null],[13,"U10","","10-bit address",1,null],[11,"u10","","Creates a 10-bit address",1,{"inputs":[{"name":"u16"}],"output":{"name":"address"}}],[11,"u7","","Creates a 7-bit address",1,{"inputs":[{"name":"u8"}],"output":{"name":"address"}}],[11,"new","","Initializes the I2C peripheral",2,{"inputs":[],"output":{"name":"option"}}],[11,"read","","Reads a single byte from a slave with a certain `address`",2,null],[11,"read_exact","","Reads bytes from a slave with a certain `address` into a `buffer`",2,null],[11,"write","","Sends a single `byte` to a slave with a certain `address`",2,null],[11,"write_all","","Sends several `bytes` to a slave with a certain `address`",2,null],[11,"poll","","",3,null],[11,"poll","","",4,null],[11,"poll","","",5,null],[11,"poll","","",6,null],[11,"poll","","",7,null],[11,"flush","","Waits until the current transmission ends",2,null],[11,"read","","Reads a single byte from a slave into `buffer`",2,null],[11,"read_exact","","Reads several bytes from a slave into `buffer`",2,null],[11,"write","","Sends a single byte to a slave",2,null],[11,"write_all","","Sends `bytes` to a slave",2,null],[11,"stop","","Ends the I2C transmission and frees the bus",2,null],[11,"poll","","",8,null],[0,"interrupt","f3","Interrupts",null,null],[5,"_wwdg","f3::interrupt","Window Watchdog interrupt",null,null],[5,"_pvd","","PVD through EXIT Line16 detection interrupt",null,null],[5,"_tamper_stamp","","Tamper and TimeStamp interrupts through EXTI Line19",null,null],[5,"_rtc_wkup","","RTC wakeup timer interrupt through EXTI Line20",null,null],[5,"_flash","","Flash global interrupt",null,null],[5,"_rcc","","RCC global interrupt",null,null],[5,"_exti0","","EXTI Line0 interrupt",null,null],[5,"_exti1","","EXTI Line1 interrupt",null,null],[5,"_exti2_ts","","EXTI Line2 and Touch sensing interrupts",null,null],[5,"_exti3","","EXTI Line3",null,null],[5,"_exti4","","EXTI Line4",null,null],[5,"_dma1_channel1","","DMA1 channel 1 interrupt",null,null],[5,"_dma1_channel2","","DMA1 channel 2 interrupt",null,null],[5,"_dma1_channel3","","DMA1 channel 3 interrupt",null,null],[5,"_dma1_channel4","","DMA1 channel 4 interrupt",null,null],[5,"_dma1_channel5","","DMA1 channel 5 interrupt",null,null],[5,"_dma1_channel6","","DMA1 channel 6 interrupt",null,null],[5,"_dma1_channel7","","DMA1 channel 7 interrupt",null,null],[5,"_adc1_2","","ADC1 and ADC2 global interrupt",null,null],[5,"_usb_hp_can_tx","","USB High priority/CAN_TX interrupts",null,null],[5,"_usb_lp_can_rx0","","USB Low priority/CAN_RX0 interrupts",null,null],[5,"_can_rx1","","CAN_RX1 interrupt",null,null],[5,"_can_sce","","CAN_SCE interrupt",null,null],[5,"_exti9_5","","EXTI Line[9:5] interrupts",null,null],[5,"_tim1_brk_tim15","","TIM1 Break/TIM15 global interrupts",null,null],[5,"_tim1_up_tim16","","TIM1 Update/TIM16 global interrupts",null,null],[5,"_tim1_trg_com_tim17","","TIM1 trigger and commutation/TIM17 interrupts",null,null],[5,"_tim1_cc","","TIM1 capture compare interrupt",null,null],[5,"_tim2","","TIM2 global interrupt",null,null],[5,"_tim3","","TIM3 global interrupt",null,null],[5,"_tim4","","TIM4 global interrupt",null,null],[5,"_i2c1_ev","","I2C1 event interrupt &amp; EXTI Line23 interrupt",null,null],[5,"_i2c1_er","","I2C1 error interrupt",null,null],[5,"_i2c2_ev","","I2C2 event interrupt &amp; EXTI Line24 interrupt",null,null],[5,"_i2c2_er","","I2C2 error interrupt",null,null],[5,"_spi1","","SPI1 global interrupt",null,null],[5,"_spi2","","SPI2 global interrupt",null,null],[5,"_usart1","","USART1 global interrupt &amp; EXTI Line 25",null,null],[5,"_usart2","","USART2 global interrupt &amp; EXIT Line 26",null,null],[5,"_usart3","","USART3 global interrupt &amp; EXTI Line 28",null,null],[5,"_exti15_10","","EXTI Line[15:10] interrupts",null,null],[5,"_rtc_alarm","","RTC alarm interrupt",null,null],[5,"_usb_wake_up","","USB wakeup from Suspend (EXTI line 18)",null,null],[5,"_tim8_brk","","TIM8 break interrupt",null,null],[5,"_tim8_up","","TIM8 update interrupt",null,null],[5,"_tim8_trg_com","","TIM8 Trigger and communication interrupts",null,null],[5,"_tim8_cc","","TIM8 capture compare interrupt",null,null],[5,"_adc3","","ADC3 global interrupt",null,null],[5,"_fmc","","FMC global interrupt",null,null],[5,"_spi3","","SPI3 global interrupt",null,null],[5,"_uart4","","UART4 gloal and EXTI Line 34 interrupts",null,null],[5,"_uart5","","UART5 gloal and EXTI Line 35 interrupts",null,null],[5,"_tim6_dac","","TIM6 global and DAC1 underrun interrupts",null,null],[5,"_tim7","","TIM7 global interrupt",null,null],[5,"_dma2_channel1","","DMA2 channel1 global interrupt",null,null],[5,"_dma2_channel2","","DMA2 channel2 global interrupt",null,null],[5,"_dma2_channel3","","DMA2 channel3 global interrupt",null,null],[5,"_dma2_channel4","","DMA2 channel4 global interrupt",null,null],[5,"_dma2_channel5","","DMA2 channel5 global interrupt",null,null],[5,"_adc4","","ADC4 global interrupt",null,null],[5,"_comp1_2_3","","COMP1 &amp; COMP2 &amp; COMP3 interrupts combined with EXTI Lines 21,22 and 29\ninterrupts",null,null],[5,"_comp4_5_6","","COMP4 &amp; COMP5 &amp; COMP6 interrupts combined with EXTI Lines 30, 31 and 32\ninterrupts",null,null],[5,"_comp7","","COMP7 interrupt combined with EXTI Line 33 interrupt",null,null],[5,"_i2c3_ev","","I2C3 Event interrupt",null,null],[5,"_i2c3_er","","I2C3 Error interrupt",null,null],[5,"_usb_hp","","USB High priority interrupt",null,null],[5,"_usb_lp","","USB Low priority interrupt",null,null],[5,"_usb_wake_up_rmp","","USB wake up from Suspend and EXTI Line 18",null,null],[5,"_tim20_brk","","TIM20 Break interrupt",null,null],[5,"_tim20_up","","TIM20 Upgrade interrupt",null,null],[5,"_tim20_trg_com","","TIM20 Trigger and Commutation interrupt",null,null],[5,"_tim20_cc","","TIM20 Capture Control interrupt",null,null],[5,"_fpu","","Floating point interrupt",null,null],[5,"_spi4","","SPI4 Global interrupt",null,null],[0,"itm","f3","ITM (Instrumentation Trace Macrocell)",null,null],[5,"init","f3::itm","Initializes the ITM port",null,{"inputs":[],"output":null}],[0,"l3gd20","f3","L3GD20 - Gyroscope",null,null],[3,"L3gd20","f3::l3gd20","L3GD20",null,null],[3,"AngularRate","","Angular rate reading",null,null],[11,"x","","Computes the X component",9,null],[11,"y","","Computes the Y component",9,null],[11,"z","","Computes the Z component",9,null],[11,"new","","Connects to and initializes the L3GD20",10,{"inputs":[{"name":"spi"}],"output":{"name":"l3gd20"}}],[11,"angular_rate","","Reads the angular rate",10,null],[0,"led","f3","LEDs",null,null],[3,"Led","f3::led","A single LED",null,null],[4,"Direction","","An enum over the LEDs, each LED has associated to it a direction",null,null],[13,"North","","North",11,null],[13,"NorthEast","","Northeast",11,null],[13,"East","","East",11,null],[13,"SouthEast","","Southeast",11,null],[13,"South","","South",11,null],[13,"SouthWest","","Southwest",11,null],[13,"West","","West",11,null],[13,"NorthWest","","Northwest",11,null],[5,"init","","Initializes the necessary stuff to drive the LEDs on and off",null,{"inputs":[],"output":null}],[5,"all_off","","Turns off all the LEDs",null,{"inputs":[],"output":null}],[7,"LEDS","","All the LEDs in the &quot;compass&quot; starting from &quot;North&quot; and going clockwise.",null,null],[11,"off","","Turns the LED off",12,null],[11,"on","","Turns the LED on",12,null],[11,"on","","Turns on this LED",11,null],[0,"lsm303dlhc","f3","LSM303DLHC - Accelerometer + Magnetometer",null,null],[3,"Acceleration","f3::lsm303dlhc","Acceleration reading",null,null],[3,"MagneticField","","Magnetic field reading",null,null],[3,"Lsm303dlhc","","LSM303DLHC",null,null],[11,"x","","Computes the X component",13,null],[11,"y","","Computes the Y component",13,null],[11,"z","","Computes the Z component",13,null],[11,"x","","Computes the X component",14,null],[11,"y","","Computes the Y component",14,null],[11,"z","","Computes the Z component",14,null],[11,"new","","Connects to and initializes the LSM303DLHC",15,{"inputs":[{"name":"i2c"}],"output":{"name":"lsm303dlhc"}}],[11,"acceleration","","Reads the acceleration",15,null],[11,"magnetic_field","","Reads the magnetic field",15,null],[0,"serial","f3","Serial",null,null],[3,"Serial","f3::serial","Serial",null,null],[12,"rx","","Receiver",16,null],[12,"tx","","Transmitter",16,null],[3,"Rx","","Receiver",null,null],[3,"Bytes","","Infinite stream returned by [Rx::bytes](struct.Rx.html#method.bytes)",null,null],[3,"Tx","","Transmitter",null,null],[3,"Write","","Future returned by [Tx::write](struct.Tx.html#method.write)",null,null],[3,"Writerator","","Future returned by [Tx::writerator](struct.Tx.html#method.writerator)",null,null],[11,"new","","Initializes the Serial peripheral",16,{"inputs":[],"output":{"name":"option"}}],[11,"bytes","","Reads an infinite stream of bytes",17,null],[11,"poll","","",18,null],[11,"write","","Sends a single `byte`",19,null],[11,"writerator","","Sends `bytes`",19,null],[11,"poll","","",20,null],[11,"poll","","",21,null],[0,"spi","f3","SPI",null,null],[3,"Spi","f3::spi","SPI",null,null],[3,"Transfer","","Future returned by [Spi::transfer](struct.Spi.html#method.transfer)",null,null],[3,"TransferAll","","Future returned by [Spi::transfer_all](struct.Spi.html#method.transfer_all)",null,null],[11,"new","","Initializes the SPI peripheral",22,{"inputs":[],"output":{"name":"option"}}],[11,"transfer","","Sends one `byte` to the slave and returns the byte that the slave\nreturns",22,null],[11,"transfer_all","","Sends `bytes` to the slave and returns the bytes that the slave returned",22,null],[11,"poll","","",23,null],[11,"poll","","",24,null],[0,"time","f3","Temporal quantification",null,null],[3,"Instant","f3::time","A measurement of a monotonically increasing clock",null,null],[5,"init","","Initializes the necessary stuff to be able to use the `time` module",null,{"inputs":[],"output":null}],[17,"FREQUENCY","","The frequency, in Hz, of the clock that backs up this module.",null,null],[11,"clone","","",25,null],[11,"now","","Returns the instant corresponding to &quot;now&quot;.",25,{"inputs":[],"output":{"name":"self"}}],[11,"elapsed","","Returns the number of &quot;ticks&quot; that have passed since this instant was\ncreated.",25,null],[0,"timer","f3","Timers",null,null],[3,"Timer","f3::timer","A timer",null,null],[3,"OneShot","","Future returned by [Timer::oneshot](struct.Timer.html#method.oneshot)",null,null],[3,"Periodic","","Stream returned by [Timer::periodic](struct.Timer.html#method.periodic)",null,null],[11,"new","","Initializes the Timer peripheral",26,{"inputs":[],"output":{"name":"option"}}],[11,"oneshot","","Sets a one time &quot;alarm&quot;",26,null],[11,"periodic","","Sets a periodic &quot;alarm&quot;",26,null],[11,"poll","","",27,null],[11,"poll","","",28,null],[14,"bkpt","f3","Puts the processor in Debug state. Debuggers can pick this up as a &quot;breakpoint&quot;.",null,null],[14,"iprint","","Macro for sending `print!`-formatted messages to the ITM (Instrumentation\nTrace Macrocell).",null,null],[14,"iprintln","","Macro for sending `print!`-formatted messages to the ITM, with a newline",null,null],[14,"uprint","","Macro for sending `print!`-formatted messages over the Serial Port",null,null],[14,"uprintln","","Macro for sending `print!`-formatted messages over the Serial Port, with a\nnewline",null,null]],"paths":[[4,"Exception"],[4,"Address"],[3,"I2c"],[3,"Read"],[3,"ReadExact"],[3,"Stop"],[3,"Write"],[3,"WriteAll"],[3,"Flush"],[3,"AngularRate"],[3,"L3gd20"],[4,"Direction"],[3,"Led"],[3,"Acceleration"],[3,"MagneticField"],[3,"Lsm303dlhc"],[3,"Serial"],[3,"Rx"],[3,"Bytes"],[3,"Tx"],[3,"Write"],[3,"Writerator"],[3,"Spi"],[3,"Transfer"],[3,"TransferAll"],[3,"Instant"],[3,"Timer"],[3,"OneShot"],[3,"Periodic"]]};
searchIndex["stm32f30x_memory_map"] = {"doc":"Memory map for STM32F30X microcontrollers","items":[[5,"dbgmcu","stm32f30x_memory_map","DBGMCU register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"dbgmcu"}}],[5,"dbgmcu_mut","","DBGMCU register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"dbgmcu"}}],[5,"gpioa","","GPIOA register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"gpio"}}],[5,"gpioa_mut","","GPIOA register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"gpio"}}],[5,"gpiob","","GPIOB register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"gpio"}}],[5,"gpiob_mut","","GPIOB register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"gpio"}}],[5,"gpioc","","GPIOC register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"gpio"}}],[5,"gpioc_mut","","GPIOC register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"gpio"}}],[5,"gpiod","","GPIOD register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"gpio"}}],[5,"gpiod_mut","","GPIOD register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"gpio"}}],[5,"gpioe","","GPIOE register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"gpio"}}],[5,"gpioe_mut","","GPIOE register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"gpio"}}],[5,"gpiof","","GPIOF register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"gpio"}}],[5,"gpiof_mut","","GPIOF register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"gpio"}}],[5,"i2c1","","I2C1 register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"i2c"}}],[5,"i2c1_mut","","I2C1 register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"i2c"}}],[5,"rcc","","RCC register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"rcc"}}],[5,"rcc_mut","","RCC register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"rcc"}}],[5,"spi1","","SPI1 register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"spi"}}],[5,"spi1_mut","","SPI1 register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"spi"}}],[5,"tim2","","TIM2 register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"gptim"}}],[5,"tim2_mut","","TIM2 register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"gptim"}}],[5,"tim6","","TIM6 register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"btim"}}],[5,"tim6_mut","","TIM6 register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"btim"}}],[5,"tim7","","TIM7 register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"btim"}}],[5,"tim7_mut","","TIM7 register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"btim"}}],[5,"usart1","","USART1 register block (&amp;&#39;static)",null,{"inputs":[],"output":{"name":"usart"}}],[5,"usart1_mut","","USART1 register block (&amp;&#39;static mut)",null,{"inputs":[],"output":{"name":"usart"}}],[0,"btim","","",null,null],[3,"BTim","stm32f30x_memory_map::btim","Basic timers",null,null],[12,"cr1","","0x00 - control register 1",0,null],[12,"cr2","","0x04 - control register 2",0,null],[12,"dier","","0x0c - DMA/Interrupt enable register",0,null],[12,"sr","","0x10 - status register",0,null],[12,"egr","","0x14 - event generation register",0,null],[12,"cnt","","0x24 - counter",0,null],[12,"psc","","0x28 - prescaler",0,null],[12,"arr","","0x2c - auto-reload register",0,null],[3,"Cr1","","",null,null],[3,"Cr1R","","",null,null],[3,"Cr1W","","",null,null],[3,"Cr2","","",null,null],[3,"Cr2R","","",null,null],[3,"Cr2W","","",null,null],[3,"Dier","","",null,null],[3,"DierR","","",null,null],[3,"DierW","","",null,null],[3,"Sr","","",null,null],[3,"SrR","","",null,null],[3,"SrW","","",null,null],[3,"Egr","","",null,null],[3,"EgrR","","",null,null],[3,"EgrW","","",null,null],[3,"Cnt","","",null,null],[3,"CntR","","",null,null],[3,"CntW","","",null,null],[3,"Psc","","",null,null],[3,"PscR","","",null,null],[3,"PscW","","",null,null],[3,"Arr","","",null,null],[3,"ArrR","","",null,null],[3,"ArrW","","",null,null],[11,"modify","","",1,null],[11,"read","","",1,null],[11,"write","","",1,null],[11,"clone","","",2,null],[11,"cen","","Bit 0 - Counter enable",2,null],[11,"udis","","Bit 1 - Update disable",2,null],[11,"urs","","Bit 2 - Update request source",2,null],[11,"opm","","Bit 3 - One-pulse mode",2,null],[11,"arpe","","Bit 7 - Auto-reload preload enable",2,null],[11,"uifremap","","Bit 11 - UIF status bit remapping",2,null],[11,"clone","","",3,null],[11,"reset_value","","Reset value",3,{"inputs":[],"output":{"name":"self"}}],[11,"cen","","Bit 0 - Counter enable",3,null],[11,"udis","","Bit 1 - Update disable",3,null],[11,"urs","","Bit 2 - Update request source",3,null],[11,"opm","","Bit 3 - One-pulse mode",3,null],[11,"arpe","","Bit 7 - Auto-reload preload enable",3,null],[11,"uifremap","","Bit 11 - UIF status bit remapping",3,null],[11,"modify","","",4,null],[11,"read","","",4,null],[11,"write","","",4,null],[11,"clone","","",5,null],[11,"mms","","Bits 4:6 - Master mode selection",5,null],[11,"clone","","",6,null],[11,"reset_value","","Reset value",6,{"inputs":[],"output":{"name":"self"}}],[11,"mms","","Bits 4:6 - Master mode selection",6,null],[11,"modify","","",7,null],[11,"read","","",7,null],[11,"write","","",7,null],[11,"clone","","",8,null],[11,"ude","","Bit 8 - Update DMA request enable",8,null],[11,"uie","","Bit 0 - Update interrupt enable",8,null],[11,"clone","","",9,null],[11,"reset_value","","Reset value",9,{"inputs":[],"output":{"name":"self"}}],[11,"ude","","Bit 8 - Update DMA request enable",9,null],[11,"uie","","Bit 0 - Update interrupt enable",9,null],[11,"modify","","",10,null],[11,"read","","",10,null],[11,"write","","",10,null],[11,"clone","","",11,null],[11,"uif","","Bit 0 - Update interrupt flag",11,null],[11,"clone","","",12,null],[11,"reset_value","","Reset value",12,{"inputs":[],"output":{"name":"self"}}],[11,"uif","","Bit 0 - Update interrupt flag",12,null],[11,"write","","",13,null],[11,"clone","","",14,null],[11,"ug","","Bit 0 - Update generation",14,null],[11,"clone","","",15,null],[11,"reset_value","","Reset value",15,{"inputs":[],"output":{"name":"self"}}],[11,"ug","","Bit 0 - Update generation",15,null],[11,"modify","","",16,null],[11,"read","","",16,null],[11,"write","","",16,null],[11,"clone","","",17,null],[11,"cnt","","Bits 0:15 - Low counter value",17,null],[11,"uifcpy","","Bit 31 - UIF Copy",17,null],[11,"clone","","",18,null],[11,"reset_value","","Reset value",18,{"inputs":[],"output":{"name":"self"}}],[11,"cnt","","Bits 0:15 - Low counter value",18,null],[11,"modify","","",19,null],[11,"read","","",19,null],[11,"write","","",19,null],[11,"clone","","",20,null],[11,"psc","","Bits 0:15 - Prescaler value",20,null],[11,"clone","","",21,null],[11,"reset_value","","Reset value",21,{"inputs":[],"output":{"name":"self"}}],[11,"psc","","Bits 0:15 - Prescaler value",21,null],[11,"modify","","",22,null],[11,"read","","",22,null],[11,"write","","",22,null],[11,"clone","","",23,null],[11,"arr","","Bits 0:15 - Low Auto-reload value",23,null],[11,"clone","","",24,null],[11,"reset_value","","Reset value",24,{"inputs":[],"output":{"name":"self"}}],[11,"arr","","Bits 0:15 - Low Auto-reload value",24,null],[0,"dbgmcu","stm32f30x_memory_map","",null,null],[3,"Dbgmcu","stm32f30x_memory_map::dbgmcu","Debug support",null,null],[12,"idcode","","0x00 - MCU Device ID Code Register",25,null],[12,"cr","","0x04 - Debug MCU Configuration Register",25,null],[12,"apb1fz","","0x08 - APB Low Freeze Register",25,null],[12,"apb2fz","","0x0c - APB High Freeze Register",25,null],[3,"Idcode","","",null,null],[3,"IdcodeR","","",null,null],[3,"IdcodeW","","",null,null],[3,"Cr","","",null,null],[3,"CrR","","",null,null],[3,"CrW","","",null,null],[3,"Apb1fz","","",null,null],[3,"Apb1fzR","","",null,null],[3,"Apb1fzW","","",null,null],[3,"Apb2fz","","",null,null],[3,"Apb2fzR","","",null,null],[3,"Apb2fzW","","",null,null],[11,"read","","",26,null],[11,"clone","","",27,null],[11,"dev_id","","Bits 0:11 - Device Identifier",27,null],[11,"rev_id","","Bits 16:31 - Revision Identifier",27,null],[11,"clone","","",28,null],[11,"reset_value","","Reset value",28,{"inputs":[],"output":{"name":"self"}}],[11,"dev_id","","Bits 0:11 - Device Identifier",28,null],[11,"rev_id","","Bits 16:31 - Revision Identifier",28,null],[11,"modify","","",29,null],[11,"read","","",29,null],[11,"write","","",29,null],[11,"clone","","",30,null],[11,"dbg_sleep","","Bit 0 - Debug Sleep mode",30,null],[11,"dbg_stop","","Bit 1 - Debug Stop Mode",30,null],[11,"dbg_standby","","Bit 2 - Debug Standby Mode",30,null],[11,"trace_ioen","","Bit 5 - Trace pin assignment control",30,null],[11,"trace_mode","","Bits 6:7 - Trace pin assignment control",30,null],[11,"clone","","",31,null],[11,"reset_value","","Reset value",31,{"inputs":[],"output":{"name":"self"}}],[11,"dbg_sleep","","Bit 0 - Debug Sleep mode",31,null],[11,"dbg_stop","","Bit 1 - Debug Stop Mode",31,null],[11,"dbg_standby","","Bit 2 - Debug Standby Mode",31,null],[11,"trace_ioen","","Bit 5 - Trace pin assignment control",31,null],[11,"trace_mode","","Bits 6:7 - Trace pin assignment control",31,null],[11,"modify","","",32,null],[11,"read","","",32,null],[11,"write","","",32,null],[11,"clone","","",33,null],[11,"dbg_tim2_stop","","Bit 0 - Debug Timer 2 stopped when Core is halted",33,null],[11,"dbg_tim3_stop","","Bit 1 - Debug Timer 3 stopped when Core is halted",33,null],[11,"dbg_tim4_stop","","Bit 2 - Debug Timer 4 stopped when Core is halted",33,null],[11,"dbg_tim5_stop","","Bit 3 - Debug Timer 5 stopped when Core is halted",33,null],[11,"dbg_tim6_stop","","Bit 4 - Debug Timer 6 stopped when Core is halted",33,null],[11,"dbg_tim7_stop","","Bit 5 - Debug Timer 7 stopped when Core is halted",33,null],[11,"dbg_tim12_stop","","Bit 6 - Debug Timer 12 stopped when Core is halted",33,null],[11,"dbg_tim13_stop","","Bit 7 - Debug Timer 13 stopped when Core is halted",33,null],[11,"dbg_timer14_stop","","Bit 8 - Debug Timer 14 stopped when Core is halted",33,null],[11,"dbg_tim18_stop","","Bit 9 - Debug Timer 18 stopped when Core is halted",33,null],[11,"dbg_rtc_stop","","Bit 10 - Debug RTC stopped when Core is halted",33,null],[11,"dbg_wwdg_stop","","Bit 11 - Debug Window Wachdog stopped when Core is halted",33,null],[11,"dbg_iwdg_stop","","Bit 12 - Debug Independent Wachdog stopped when Core is halted",33,null],[11,"i2c1_smbus_timeout","","Bit 21 - SMBUS timeout mode stopped when Core is halted",33,null],[11,"i2c2_smbus_timeout","","Bit 22 - SMBUS timeout mode stopped when Core is halted",33,null],[11,"dbg_can_stop","","Bit 25 - Debug CAN stopped when core is halted",33,null],[11,"clone","","",34,null],[11,"reset_value","","Reset value",34,{"inputs":[],"output":{"name":"self"}}],[11,"dbg_tim2_stop","","Bit 0 - Debug Timer 2 stopped when Core is halted",34,null],[11,"dbg_tim3_stop","","Bit 1 - Debug Timer 3 stopped when Core is halted",34,null],[11,"dbg_tim4_stop","","Bit 2 - Debug Timer 4 stopped when Core is halted",34,null],[11,"dbg_tim5_stop","","Bit 3 - Debug Timer 5 stopped when Core is halted",34,null],[11,"dbg_tim6_stop","","Bit 4 - Debug Timer 6 stopped when Core is halted",34,null],[11,"dbg_tim7_stop","","Bit 5 - Debug Timer 7 stopped when Core is halted",34,null],[11,"dbg_tim12_stop","","Bit 6 - Debug Timer 12 stopped when Core is halted",34,null],[11,"dbg_tim13_stop","","Bit 7 - Debug Timer 13 stopped when Core is halted",34,null],[11,"dbg_timer14_stop","","Bit 8 - Debug Timer 14 stopped when Core is halted",34,null],[11,"dbg_tim18_stop","","Bit 9 - Debug Timer 18 stopped when Core is halted",34,null],[11,"dbg_rtc_stop","","Bit 10 - Debug RTC stopped when Core is halted",34,null],[11,"dbg_wwdg_stop","","Bit 11 - Debug Window Wachdog stopped when Core is halted",34,null],[11,"dbg_iwdg_stop","","Bit 12 - Debug Independent Wachdog stopped when Core is halted",34,null],[11,"i2c1_smbus_timeout","","Bit 21 - SMBUS timeout mode stopped when Core is halted",34,null],[11,"i2c2_smbus_timeout","","Bit 22 - SMBUS timeout mode stopped when Core is halted",34,null],[11,"dbg_can_stop","","Bit 25 - Debug CAN stopped when core is halted",34,null],[11,"modify","","",35,null],[11,"read","","",35,null],[11,"write","","",35,null],[11,"clone","","",36,null],[11,"dbg_tim15_stop","","Bit 2 - Debug Timer 15 stopped when Core is halted",36,null],[11,"dbg_tim16_stop","","Bit 3 - Debug Timer 16 stopped when Core is halted",36,null],[11,"dbg_tim17_sto","","Bit 4 - Debug Timer 17 stopped when Core is halted",36,null],[11,"dbg_tim19_stop","","Bit 5 - Debug Timer 19 stopped when Core is halted",36,null],[11,"clone","","",37,null],[11,"reset_value","","Reset value",37,{"inputs":[],"output":{"name":"self"}}],[11,"dbg_tim15_stop","","Bit 2 - Debug Timer 15 stopped when Core is halted",37,null],[11,"dbg_tim16_stop","","Bit 3 - Debug Timer 16 stopped when Core is halted",37,null],[11,"dbg_tim17_sto","","Bit 4 - Debug Timer 17 stopped when Core is halted",37,null],[11,"dbg_tim19_stop","","Bit 5 - Debug Timer 19 stopped when Core is halted",37,null],[0,"gpio","stm32f30x_memory_map","",null,null],[3,"Gpio","stm32f30x_memory_map::gpio","General-purpose I/Os",null,null],[12,"moder","","0x00 - GPIO port mode register",38,null],[12,"otyper","","0x04 - GPIO port output type register",38,null],[12,"ospeedr","","0x08 - GPIO port output speed register",38,null],[12,"pupdr","","0x0c - GPIO port pull-up/pull-down register",38,null],[12,"idr","","0x10 - GPIO port input data register",38,null],[12,"odr","","0x14 - GPIO port output data register",38,null],[12,"bsrr","","0x18 - GPIO port bit set/reset register",38,null],[12,"lckr","","0x1c - GPIO port configuration lock register",38,null],[12,"afrl","","0x20 - GPIO alternate function low register",38,null],[12,"afrh","","0x24 - GPIO alternate function high register",38,null],[12,"brr","","0x28 - Port bit reset register",38,null],[3,"Moder","","",null,null],[3,"ModerR","","",null,null],[3,"ModerW","","",null,null],[3,"Otyper","","",null,null],[3,"OtyperR","","",null,null],[3,"OtyperW","","",null,null],[3,"Ospeedr","","",null,null],[3,"OspeedrR","","",null,null],[3,"OspeedrW","","",null,null],[3,"Pupdr","","",null,null],[3,"PupdrR","","",null,null],[3,"PupdrW","","",null,null],[3,"Idr","","",null,null],[3,"IdrR","","",null,null],[3,"IdrW","","",null,null],[3,"Odr","","",null,null],[3,"OdrR","","",null,null],[3,"OdrW","","",null,null],[3,"Bsrr","","",null,null],[3,"BsrrR","","",null,null],[3,"BsrrW","","",null,null],[3,"Lckr","","",null,null],[3,"LckrR","","",null,null],[3,"LckrW","","",null,null],[3,"Afrl","","",null,null],[3,"AfrlR","","",null,null],[3,"AfrlW","","",null,null],[3,"Afrh","","",null,null],[3,"AfrhR","","",null,null],[3,"AfrhW","","",null,null],[3,"Brr","","",null,null],[3,"BrrR","","",null,null],[3,"BrrW","","",null,null],[11,"modify","","",39,null],[11,"read","","",39,null],[11,"write","","",39,null],[11,"clone","","",40,null],[11,"moder15","","Bits 30:31 - Port x configuration bits (y = 0..15)",40,null],[11,"moder14","","Bits 28:29 - Port x configuration bits (y = 0..15)",40,null],[11,"moder13","","Bits 26:27 - Port x configuration bits (y = 0..15)",40,null],[11,"moder12","","Bits 24:25 - Port x configuration bits (y = 0..15)",40,null],[11,"moder11","","Bits 22:23 - Port x configuration bits (y = 0..15)",40,null],[11,"moder10","","Bits 20:21 - Port x configuration bits (y = 0..15)",40,null],[11,"moder9","","Bits 18:19 - Port x configuration bits (y = 0..15)",40,null],[11,"moder8","","Bits 16:17 - Port x configuration bits (y = 0..15)",40,null],[11,"moder7","","Bits 14:15 - Port x configuration bits (y = 0..15)",40,null],[11,"moder6","","Bits 12:13 - Port x configuration bits (y = 0..15)",40,null],[11,"moder5","","Bits 10:11 - Port x configuration bits (y = 0..15)",40,null],[11,"moder4","","Bits 8:9 - Port x configuration bits (y = 0..15)",40,null],[11,"moder3","","Bits 6:7 - Port x configuration bits (y = 0..15)",40,null],[11,"moder2","","Bits 4:5 - Port x configuration bits (y = 0..15)",40,null],[11,"moder1","","Bits 2:3 - Port x configuration bits (y = 0..15)",40,null],[11,"moder0","","Bits 0:1 - Port x configuration bits (y = 0..15)",40,null],[11,"clone","","",41,null],[11,"reset_value","","Reset value",41,{"inputs":[],"output":{"name":"self"}}],[11,"moder15","","Bits 30:31 - Port x configuration bits (y = 0..15)",41,null],[11,"moder14","","Bits 28:29 - Port x configuration bits (y = 0..15)",41,null],[11,"moder13","","Bits 26:27 - Port x configuration bits (y = 0..15)",41,null],[11,"moder12","","Bits 24:25 - Port x configuration bits (y = 0..15)",41,null],[11,"moder11","","Bits 22:23 - Port x configuration bits (y = 0..15)",41,null],[11,"moder10","","Bits 20:21 - Port x configuration bits (y = 0..15)",41,null],[11,"moder9","","Bits 18:19 - Port x configuration bits (y = 0..15)",41,null],[11,"moder8","","Bits 16:17 - Port x configuration bits (y = 0..15)",41,null],[11,"moder7","","Bits 14:15 - Port x configuration bits (y = 0..15)",41,null],[11,"moder6","","Bits 12:13 - Port x configuration bits (y = 0..15)",41,null],[11,"moder5","","Bits 10:11 - Port x configuration bits (y = 0..15)",41,null],[11,"moder4","","Bits 8:9 - Port x configuration bits (y = 0..15)",41,null],[11,"moder3","","Bits 6:7 - Port x configuration bits (y = 0..15)",41,null],[11,"moder2","","Bits 4:5 - Port x configuration bits (y = 0..15)",41,null],[11,"moder1","","Bits 2:3 - Port x configuration bits (y = 0..15)",41,null],[11,"moder0","","Bits 0:1 - Port x configuration bits (y = 0..15)",41,null],[11,"modify","","",42,null],[11,"read","","",42,null],[11,"write","","",42,null],[11,"clone","","",43,null],[11,"ot15","","Bit 15 - Port x configuration bits (y = 0..15)",43,null],[11,"ot14","","Bit 14 - Port x configuration bits (y = 0..15)",43,null],[11,"ot13","","Bit 13 - Port x configuration bits (y = 0..15)",43,null],[11,"ot12","","Bit 12 - Port x configuration bits (y = 0..15)",43,null],[11,"ot11","","Bit 11 - Port x configuration bits (y = 0..15)",43,null],[11,"ot10","","Bit 10 - Port x configuration bits (y = 0..15)",43,null],[11,"ot9","","Bit 9 - Port x configuration bits (y = 0..15)",43,null],[11,"ot8","","Bit 8 - Port x configuration bits (y = 0..15)",43,null],[11,"ot7","","Bit 7 - Port x configuration bits (y = 0..15)",43,null],[11,"ot6","","Bit 6 - Port x configuration bits (y = 0..15)",43,null],[11,"ot5","","Bit 5 - Port x configuration bits (y = 0..15)",43,null],[11,"ot4","","Bit 4 - Port x configuration bits (y = 0..15)",43,null],[11,"ot3","","Bit 3 - Port x configuration bits (y = 0..15)",43,null],[11,"ot2","","Bit 2 - Port x configuration bits (y = 0..15)",43,null],[11,"ot1","","Bit 1 - Port x configuration bits (y = 0..15)",43,null],[11,"ot0","","Bit 0 - Port x configuration bits (y = 0..15)",43,null],[11,"clone","","",44,null],[11,"reset_value","","Reset value",44,{"inputs":[],"output":{"name":"self"}}],[11,"ot15","","Bit 15 - Port x configuration bits (y = 0..15)",44,null],[11,"ot14","","Bit 14 - Port x configuration bits (y = 0..15)",44,null],[11,"ot13","","Bit 13 - Port x configuration bits (y = 0..15)",44,null],[11,"ot12","","Bit 12 - Port x configuration bits (y = 0..15)",44,null],[11,"ot11","","Bit 11 - Port x configuration bits (y = 0..15)",44,null],[11,"ot10","","Bit 10 - Port x configuration bits (y = 0..15)",44,null],[11,"ot9","","Bit 9 - Port x configuration bits (y = 0..15)",44,null],[11,"ot8","","Bit 8 - Port x configuration bits (y = 0..15)",44,null],[11,"ot7","","Bit 7 - Port x configuration bits (y = 0..15)",44,null],[11,"ot6","","Bit 6 - Port x configuration bits (y = 0..15)",44,null],[11,"ot5","","Bit 5 - Port x configuration bits (y = 0..15)",44,null],[11,"ot4","","Bit 4 - Port x configuration bits (y = 0..15)",44,null],[11,"ot3","","Bit 3 - Port x configuration bits (y = 0..15)",44,null],[11,"ot2","","Bit 2 - Port x configuration bits (y = 0..15)",44,null],[11,"ot1","","Bit 1 - Port x configuration bits (y = 0..15)",44,null],[11,"ot0","","Bit 0 - Port x configuration bits (y = 0..15)",44,null],[11,"modify","","",45,null],[11,"read","","",45,null],[11,"write","","",45,null],[11,"clone","","",46,null],[11,"ospeedr15","","Bits 30:31 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr14","","Bits 28:29 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr13","","Bits 26:27 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr12","","Bits 24:25 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr11","","Bits 22:23 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr10","","Bits 20:21 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr9","","Bits 18:19 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr8","","Bits 16:17 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr7","","Bits 14:15 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr6","","Bits 12:13 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr5","","Bits 10:11 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr4","","Bits 8:9 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr3","","Bits 6:7 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr2","","Bits 4:5 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr1","","Bits 2:3 - Port x configuration bits (y = 0..15)",46,null],[11,"ospeedr0","","Bits 0:1 - Port x configuration bits (y = 0..15)",46,null],[11,"clone","","",47,null],[11,"reset_value","","Reset value",47,{"inputs":[],"output":{"name":"self"}}],[11,"ospeedr15","","Bits 30:31 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr14","","Bits 28:29 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr13","","Bits 26:27 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr12","","Bits 24:25 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr11","","Bits 22:23 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr10","","Bits 20:21 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr9","","Bits 18:19 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr8","","Bits 16:17 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr7","","Bits 14:15 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr6","","Bits 12:13 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr5","","Bits 10:11 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr4","","Bits 8:9 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr3","","Bits 6:7 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr2","","Bits 4:5 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr1","","Bits 2:3 - Port x configuration bits (y = 0..15)",47,null],[11,"ospeedr0","","Bits 0:1 - Port x configuration bits (y = 0..15)",47,null],[11,"modify","","",48,null],[11,"read","","",48,null],[11,"write","","",48,null],[11,"clone","","",49,null],[11,"pupdr15","","Bits 30:31 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr14","","Bits 28:29 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr13","","Bits 26:27 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr12","","Bits 24:25 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr11","","Bits 22:23 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr10","","Bits 20:21 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr9","","Bits 18:19 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr8","","Bits 16:17 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr7","","Bits 14:15 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr6","","Bits 12:13 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr5","","Bits 10:11 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr4","","Bits 8:9 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr3","","Bits 6:7 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr2","","Bits 4:5 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr1","","Bits 2:3 - Port x configuration bits (y = 0..15)",49,null],[11,"pupdr0","","Bits 0:1 - Port x configuration bits (y = 0..15)",49,null],[11,"clone","","",50,null],[11,"reset_value","","Reset value",50,{"inputs":[],"output":{"name":"self"}}],[11,"pupdr15","","Bits 30:31 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr14","","Bits 28:29 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr13","","Bits 26:27 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr12","","Bits 24:25 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr11","","Bits 22:23 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr10","","Bits 20:21 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr9","","Bits 18:19 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr8","","Bits 16:17 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr7","","Bits 14:15 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr6","","Bits 12:13 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr5","","Bits 10:11 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr4","","Bits 8:9 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr3","","Bits 6:7 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr2","","Bits 4:5 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr1","","Bits 2:3 - Port x configuration bits (y = 0..15)",50,null],[11,"pupdr0","","Bits 0:1 - Port x configuration bits (y = 0..15)",50,null],[11,"read","","",51,null],[11,"clone","","",52,null],[11,"idr15","","Bit 15 - Port input data (y = 0..15)",52,null],[11,"idr14","","Bit 14 - Port input data (y = 0..15)",52,null],[11,"idr13","","Bit 13 - Port input data (y = 0..15)",52,null],[11,"idr12","","Bit 12 - Port input data (y = 0..15)",52,null],[11,"idr11","","Bit 11 - Port input data (y = 0..15)",52,null],[11,"idr10","","Bit 10 - Port input data (y = 0..15)",52,null],[11,"idr9","","Bit 9 - Port input data (y = 0..15)",52,null],[11,"idr8","","Bit 8 - Port input data (y = 0..15)",52,null],[11,"idr7","","Bit 7 - Port input data (y = 0..15)",52,null],[11,"idr6","","Bit 6 - Port input data (y = 0..15)",52,null],[11,"idr5","","Bit 5 - Port input data (y = 0..15)",52,null],[11,"idr4","","Bit 4 - Port input data (y = 0..15)",52,null],[11,"idr3","","Bit 3 - Port input data (y = 0..15)",52,null],[11,"idr2","","Bit 2 - Port input data (y = 0..15)",52,null],[11,"idr1","","Bit 1 - Port input data (y = 0..15)",52,null],[11,"idr0","","Bit 0 - Port input data (y = 0..15)",52,null],[11,"clone","","",53,null],[11,"reset_value","","Reset value",53,{"inputs":[],"output":{"name":"self"}}],[11,"idr15","","Bit 15 - Port input data (y = 0..15)",53,null],[11,"idr14","","Bit 14 - Port input data (y = 0..15)",53,null],[11,"idr13","","Bit 13 - Port input data (y = 0..15)",53,null],[11,"idr12","","Bit 12 - Port input data (y = 0..15)",53,null],[11,"idr11","","Bit 11 - Port input data (y = 0..15)",53,null],[11,"idr10","","Bit 10 - Port input data (y = 0..15)",53,null],[11,"idr9","","Bit 9 - Port input data (y = 0..15)",53,null],[11,"idr8","","Bit 8 - Port input data (y = 0..15)",53,null],[11,"idr7","","Bit 7 - Port input data (y = 0..15)",53,null],[11,"idr6","","Bit 6 - Port input data (y = 0..15)",53,null],[11,"idr5","","Bit 5 - Port input data (y = 0..15)",53,null],[11,"idr4","","Bit 4 - Port input data (y = 0..15)",53,null],[11,"idr3","","Bit 3 - Port input data (y = 0..15)",53,null],[11,"idr2","","Bit 2 - Port input data (y = 0..15)",53,null],[11,"idr1","","Bit 1 - Port input data (y = 0..15)",53,null],[11,"idr0","","Bit 0 - Port input data (y = 0..15)",53,null],[11,"modify","","",54,null],[11,"read","","",54,null],[11,"write","","",54,null],[11,"clone","","",55,null],[11,"odr15","","Bit 15 - Port output data (y = 0..15)",55,null],[11,"odr14","","Bit 14 - Port output data (y = 0..15)",55,null],[11,"odr13","","Bit 13 - Port output data (y = 0..15)",55,null],[11,"odr12","","Bit 12 - Port output data (y = 0..15)",55,null],[11,"odr11","","Bit 11 - Port output data (y = 0..15)",55,null],[11,"odr10","","Bit 10 - Port output data (y = 0..15)",55,null],[11,"odr9","","Bit 9 - Port output data (y = 0..15)",55,null],[11,"odr8","","Bit 8 - Port output data (y = 0..15)",55,null],[11,"odr7","","Bit 7 - Port output data (y = 0..15)",55,null],[11,"odr6","","Bit 6 - Port output data (y = 0..15)",55,null],[11,"odr5","","Bit 5 - Port output data (y = 0..15)",55,null],[11,"odr4","","Bit 4 - Port output data (y = 0..15)",55,null],[11,"odr3","","Bit 3 - Port output data (y = 0..15)",55,null],[11,"odr2","","Bit 2 - Port output data (y = 0..15)",55,null],[11,"odr1","","Bit 1 - Port output data (y = 0..15)",55,null],[11,"odr0","","Bit 0 - Port output data (y = 0..15)",55,null],[11,"clone","","",56,null],[11,"reset_value","","Reset value",56,{"inputs":[],"output":{"name":"self"}}],[11,"odr15","","Bit 15 - Port output data (y = 0..15)",56,null],[11,"odr14","","Bit 14 - Port output data (y = 0..15)",56,null],[11,"odr13","","Bit 13 - Port output data (y = 0..15)",56,null],[11,"odr12","","Bit 12 - Port output data (y = 0..15)",56,null],[11,"odr11","","Bit 11 - Port output data (y = 0..15)",56,null],[11,"odr10","","Bit 10 - Port output data (y = 0..15)",56,null],[11,"odr9","","Bit 9 - Port output data (y = 0..15)",56,null],[11,"odr8","","Bit 8 - Port output data (y = 0..15)",56,null],[11,"odr7","","Bit 7 - Port output data (y = 0..15)",56,null],[11,"odr6","","Bit 6 - Port output data (y = 0..15)",56,null],[11,"odr5","","Bit 5 - Port output data (y = 0..15)",56,null],[11,"odr4","","Bit 4 - Port output data (y = 0..15)",56,null],[11,"odr3","","Bit 3 - Port output data (y = 0..15)",56,null],[11,"odr2","","Bit 2 - Port output data (y = 0..15)",56,null],[11,"odr1","","Bit 1 - Port output data (y = 0..15)",56,null],[11,"odr0","","Bit 0 - Port output data (y = 0..15)",56,null],[11,"write","","",57,null],[11,"clone","","",58,null],[11,"br15","","Bit 31 - Port x reset bit y (y = 0..15)",58,null],[11,"br14","","Bit 30 - Port x reset bit y (y = 0..15)",58,null],[11,"br13","","Bit 29 - Port x reset bit y (y = 0..15)",58,null],[11,"br12","","Bit 28 - Port x reset bit y (y = 0..15)",58,null],[11,"br11","","Bit 27 - Port x reset bit y (y = 0..15)",58,null],[11,"br10","","Bit 26 - Port x reset bit y (y = 0..15)",58,null],[11,"br9","","Bit 25 - Port x reset bit y (y = 0..15)",58,null],[11,"br8","","Bit 24 - Port x reset bit y (y = 0..15)",58,null],[11,"br7","","Bit 23 - Port x reset bit y (y = 0..15)",58,null],[11,"br6","","Bit 22 - Port x reset bit y (y = 0..15)",58,null],[11,"br5","","Bit 21 - Port x reset bit y (y = 0..15)",58,null],[11,"br4","","Bit 20 - Port x reset bit y (y = 0..15)",58,null],[11,"br3","","Bit 19 - Port x reset bit y (y = 0..15)",58,null],[11,"br2","","Bit 18 - Port x reset bit y (y = 0..15)",58,null],[11,"br1","","Bit 17 - Port x reset bit y (y = 0..15)",58,null],[11,"br0","","Bit 16 - Port x set bit y (y= 0..15)",58,null],[11,"bs15","","Bit 15 - Port x set bit y (y= 0..15)",58,null],[11,"bs14","","Bit 14 - Port x set bit y (y= 0..15)",58,null],[11,"bs13","","Bit 13 - Port x set bit y (y= 0..15)",58,null],[11,"bs12","","Bit 12 - Port x set bit y (y= 0..15)",58,null],[11,"bs11","","Bit 11 - Port x set bit y (y= 0..15)",58,null],[11,"bs10","","Bit 10 - Port x set bit y (y= 0..15)",58,null],[11,"bs9","","Bit 9 - Port x set bit y (y= 0..15)",58,null],[11,"bs8","","Bit 8 - Port x set bit y (y= 0..15)",58,null],[11,"bs7","","Bit 7 - Port x set bit y (y= 0..15)",58,null],[11,"bs6","","Bit 6 - Port x set bit y (y= 0..15)",58,null],[11,"bs5","","Bit 5 - Port x set bit y (y= 0..15)",58,null],[11,"bs4","","Bit 4 - Port x set bit y (y= 0..15)",58,null],[11,"bs3","","Bit 3 - Port x set bit y (y= 0..15)",58,null],[11,"bs2","","Bit 2 - Port x set bit y (y= 0..15)",58,null],[11,"bs1","","Bit 1 - Port x set bit y (y= 0..15)",58,null],[11,"bs0","","Bit 0 - Port x set bit y (y= 0..15)",58,null],[11,"clone","","",59,null],[11,"reset_value","","Reset value",59,{"inputs":[],"output":{"name":"self"}}],[11,"br15","","Bit 31 - Port x reset bit y (y = 0..15)",59,null],[11,"br14","","Bit 30 - Port x reset bit y (y = 0..15)",59,null],[11,"br13","","Bit 29 - Port x reset bit y (y = 0..15)",59,null],[11,"br12","","Bit 28 - Port x reset bit y (y = 0..15)",59,null],[11,"br11","","Bit 27 - Port x reset bit y (y = 0..15)",59,null],[11,"br10","","Bit 26 - Port x reset bit y (y = 0..15)",59,null],[11,"br9","","Bit 25 - Port x reset bit y (y = 0..15)",59,null],[11,"br8","","Bit 24 - Port x reset bit y (y = 0..15)",59,null],[11,"br7","","Bit 23 - Port x reset bit y (y = 0..15)",59,null],[11,"br6","","Bit 22 - Port x reset bit y (y = 0..15)",59,null],[11,"br5","","Bit 21 - Port x reset bit y (y = 0..15)",59,null],[11,"br4","","Bit 20 - Port x reset bit y (y = 0..15)",59,null],[11,"br3","","Bit 19 - Port x reset bit y (y = 0..15)",59,null],[11,"br2","","Bit 18 - Port x reset bit y (y = 0..15)",59,null],[11,"br1","","Bit 17 - Port x reset bit y (y = 0..15)",59,null],[11,"br0","","Bit 16 - Port x set bit y (y= 0..15)",59,null],[11,"bs15","","Bit 15 - Port x set bit y (y= 0..15)",59,null],[11,"bs14","","Bit 14 - Port x set bit y (y= 0..15)",59,null],[11,"bs13","","Bit 13 - Port x set bit y (y= 0..15)",59,null],[11,"bs12","","Bit 12 - Port x set bit y (y= 0..15)",59,null],[11,"bs11","","Bit 11 - Port x set bit y (y= 0..15)",59,null],[11,"bs10","","Bit 10 - Port x set bit y (y= 0..15)",59,null],[11,"bs9","","Bit 9 - Port x set bit y (y= 0..15)",59,null],[11,"bs8","","Bit 8 - Port x set bit y (y= 0..15)",59,null],[11,"bs7","","Bit 7 - Port x set bit y (y= 0..15)",59,null],[11,"bs6","","Bit 6 - Port x set bit y (y= 0..15)",59,null],[11,"bs5","","Bit 5 - Port x set bit y (y= 0..15)",59,null],[11,"bs4","","Bit 4 - Port x set bit y (y= 0..15)",59,null],[11,"bs3","","Bit 3 - Port x set bit y (y= 0..15)",59,null],[11,"bs2","","Bit 2 - Port x set bit y (y= 0..15)",59,null],[11,"bs1","","Bit 1 - Port x set bit y (y= 0..15)",59,null],[11,"bs0","","Bit 0 - Port x set bit y (y= 0..15)",59,null],[11,"modify","","",60,null],[11,"read","","",60,null],[11,"write","","",60,null],[11,"clone","","",61,null],[11,"lckk","","Bit 16 - Lok Key",61,null],[11,"lck15","","Bit 15 - Port x lock bit y (y= 0..15)",61,null],[11,"lck14","","Bit 14 - Port x lock bit y (y= 0..15)",61,null],[11,"lck13","","Bit 13 - Port x lock bit y (y= 0..15)",61,null],[11,"lck12","","Bit 12 - Port x lock bit y (y= 0..15)",61,null],[11,"lck11","","Bit 11 - Port x lock bit y (y= 0..15)",61,null],[11,"lck10","","Bit 10 - Port x lock bit y (y= 0..15)",61,null],[11,"lck9","","Bit 9 - Port x lock bit y (y= 0..15)",61,null],[11,"lck8","","Bit 8 - Port x lock bit y (y= 0..15)",61,null],[11,"lck7","","Bit 7 - Port x lock bit y (y= 0..15)",61,null],[11,"lck6","","Bit 6 - Port x lock bit y (y= 0..15)",61,null],[11,"lck5","","Bit 5 - Port x lock bit y (y= 0..15)",61,null],[11,"lck4","","Bit 4 - Port x lock bit y (y= 0..15)",61,null],[11,"lck3","","Bit 3 - Port x lock bit y (y= 0..15)",61,null],[11,"lck2","","Bit 2 - Port x lock bit y (y= 0..15)",61,null],[11,"lck1","","Bit 1 - Port x lock bit y (y= 0..15)",61,null],[11,"lck0","","Bit 0 - Port x lock bit y (y= 0..15)",61,null],[11,"clone","","",62,null],[11,"reset_value","","Reset value",62,{"inputs":[],"output":{"name":"self"}}],[11,"lckk","","Bit 16 - Lok Key",62,null],[11,"lck15","","Bit 15 - Port x lock bit y (y= 0..15)",62,null],[11,"lck14","","Bit 14 - Port x lock bit y (y= 0..15)",62,null],[11,"lck13","","Bit 13 - Port x lock bit y (y= 0..15)",62,null],[11,"lck12","","Bit 12 - Port x lock bit y (y= 0..15)",62,null],[11,"lck11","","Bit 11 - Port x lock bit y (y= 0..15)",62,null],[11,"lck10","","Bit 10 - Port x lock bit y (y= 0..15)",62,null],[11,"lck9","","Bit 9 - Port x lock bit y (y= 0..15)",62,null],[11,"lck8","","Bit 8 - Port x lock bit y (y= 0..15)",62,null],[11,"lck7","","Bit 7 - Port x lock bit y (y= 0..15)",62,null],[11,"lck6","","Bit 6 - Port x lock bit y (y= 0..15)",62,null],[11,"lck5","","Bit 5 - Port x lock bit y (y= 0..15)",62,null],[11,"lck4","","Bit 4 - Port x lock bit y (y= 0..15)",62,null],[11,"lck3","","Bit 3 - Port x lock bit y (y= 0..15)",62,null],[11,"lck2","","Bit 2 - Port x lock bit y (y= 0..15)",62,null],[11,"lck1","","Bit 1 - Port x lock bit y (y= 0..15)",62,null],[11,"lck0","","Bit 0 - Port x lock bit y (y= 0..15)",62,null],[11,"modify","","",63,null],[11,"read","","",63,null],[11,"write","","",63,null],[11,"clone","","",64,null],[11,"afrl7","","Bits 28:31 - Alternate function selection for port x bit y (y = 0..7)",64,null],[11,"afrl6","","Bits 24:27 - Alternate function selection for port x bit y (y = 0..7)",64,null],[11,"afrl5","","Bits 20:23 - Alternate function selection for port x bit y (y = 0..7)",64,null],[11,"afrl4","","Bits 16:19 - Alternate function selection for port x bit y (y = 0..7)",64,null],[11,"afrl3","","Bits 12:15 - Alternate function selection for port x bit y (y = 0..7)",64,null],[11,"afrl2","","Bits 8:11 - Alternate function selection for port x bit y (y = 0..7)",64,null],[11,"afrl1","","Bits 4:7 - Alternate function selection for port x bit y (y = 0..7)",64,null],[11,"afrl0","","Bits 0:3 - Alternate function selection for port x bit y (y = 0..7)",64,null],[11,"clone","","",65,null],[11,"reset_value","","Reset value",65,{"inputs":[],"output":{"name":"self"}}],[11,"afrl7","","Bits 28:31 - Alternate function selection for port x bit y (y = 0..7)",65,null],[11,"afrl6","","Bits 24:27 - Alternate function selection for port x bit y (y = 0..7)",65,null],[11,"afrl5","","Bits 20:23 - Alternate function selection for port x bit y (y = 0..7)",65,null],[11,"afrl4","","Bits 16:19 - Alternate function selection for port x bit y (y = 0..7)",65,null],[11,"afrl3","","Bits 12:15 - Alternate function selection for port x bit y (y = 0..7)",65,null],[11,"afrl2","","Bits 8:11 - Alternate function selection for port x bit y (y = 0..7)",65,null],[11,"afrl1","","Bits 4:7 - Alternate function selection for port x bit y (y = 0..7)",65,null],[11,"afrl0","","Bits 0:3 - Alternate function selection for port x bit y (y = 0..7)",65,null],[11,"modify","","",66,null],[11,"read","","",66,null],[11,"write","","",66,null],[11,"clone","","",67,null],[11,"afrh15","","Bits 28:31 - Alternate function selection for port x bit y (y = 8..15)",67,null],[11,"afrh14","","Bits 24:27 - Alternate function selection for port x bit y (y = 8..15)",67,null],[11,"afrh13","","Bits 20:23 - Alternate function selection for port x bit y (y = 8..15)",67,null],[11,"afrh12","","Bits 16:19 - Alternate function selection for port x bit y (y = 8..15)",67,null],[11,"afrh11","","Bits 12:15 - Alternate function selection for port x bit y (y = 8..15)",67,null],[11,"afrh10","","Bits 8:11 - Alternate function selection for port x bit y (y = 8..15)",67,null],[11,"afrh9","","Bits 4:7 - Alternate function selection for port x bit y (y = 8..15)",67,null],[11,"afrh8","","Bits 0:3 - Alternate function selection for port x bit y (y = 8..15)",67,null],[11,"clone","","",68,null],[11,"reset_value","","Reset value",68,{"inputs":[],"output":{"name":"self"}}],[11,"afrh15","","Bits 28:31 - Alternate function selection for port x bit y (y = 8..15)",68,null],[11,"afrh14","","Bits 24:27 - Alternate function selection for port x bit y (y = 8..15)",68,null],[11,"afrh13","","Bits 20:23 - Alternate function selection for port x bit y (y = 8..15)",68,null],[11,"afrh12","","Bits 16:19 - Alternate function selection for port x bit y (y = 8..15)",68,null],[11,"afrh11","","Bits 12:15 - Alternate function selection for port x bit y (y = 8..15)",68,null],[11,"afrh10","","Bits 8:11 - Alternate function selection for port x bit y (y = 8..15)",68,null],[11,"afrh9","","Bits 4:7 - Alternate function selection for port x bit y (y = 8..15)",68,null],[11,"afrh8","","Bits 0:3 - Alternate function selection for port x bit y (y = 8..15)",68,null],[11,"write","","",69,null],[11,"clone","","",70,null],[11,"br0","","Bit 0 - Port x Reset bit y",70,null],[11,"br1","","Bit 1 - Port x Reset bit y",70,null],[11,"br2","","Bit 2 - Port x Reset bit y",70,null],[11,"br3","","Bit 3 - Port x Reset bit y",70,null],[11,"br4","","Bit 4 - Port x Reset bit y",70,null],[11,"br5","","Bit 5 - Port x Reset bit y",70,null],[11,"br6","","Bit 6 - Port x Reset bit y",70,null],[11,"br7","","Bit 7 - Port x Reset bit y",70,null],[11,"br8","","Bit 8 - Port x Reset bit y",70,null],[11,"br9","","Bit 9 - Port x Reset bit y",70,null],[11,"br10","","Bit 10 - Port x Reset bit y",70,null],[11,"br11","","Bit 11 - Port x Reset bit y",70,null],[11,"br12","","Bit 12 - Port x Reset bit y",70,null],[11,"br13","","Bit 13 - Port x Reset bit y",70,null],[11,"br14","","Bit 14 - Port x Reset bit y",70,null],[11,"br15","","Bit 15 - Port x Reset bit y",70,null],[11,"clone","","",71,null],[11,"reset_value","","Reset value",71,{"inputs":[],"output":{"name":"self"}}],[11,"br0","","Bit 0 - Port x Reset bit y",71,null],[11,"br1","","Bit 1 - Port x Reset bit y",71,null],[11,"br2","","Bit 2 - Port x Reset bit y",71,null],[11,"br3","","Bit 3 - Port x Reset bit y",71,null],[11,"br4","","Bit 4 - Port x Reset bit y",71,null],[11,"br5","","Bit 5 - Port x Reset bit y",71,null],[11,"br6","","Bit 6 - Port x Reset bit y",71,null],[11,"br7","","Bit 7 - Port x Reset bit y",71,null],[11,"br8","","Bit 8 - Port x Reset bit y",71,null],[11,"br9","","Bit 9 - Port x Reset bit y",71,null],[11,"br10","","Bit 10 - Port x Reset bit y",71,null],[11,"br11","","Bit 11 - Port x Reset bit y",71,null],[11,"br12","","Bit 12 - Port x Reset bit y",71,null],[11,"br13","","Bit 13 - Port x Reset bit y",71,null],[11,"br14","","Bit 14 - Port x Reset bit y",71,null],[11,"br15","","Bit 15 - Port x Reset bit y",71,null],[0,"gptim","stm32f30x_memory_map","",null,null],[3,"GpTim","stm32f30x_memory_map::gptim","General purpose timer",null,null],[12,"cr1","","0x00 - control register 1",72,null],[12,"cr2","","0x04 - control register 2",72,null],[12,"smcr","","0x08 - slave mode control register",72,null],[12,"dier","","0x0c - DMA/Interrupt enable register",72,null],[12,"sr","","0x10 - status register",72,null],[12,"egr","","0x14 - event generation register",72,null],[12,"ccmr1_output","","0x18 - capture/compare mode register 1 (output mode)",72,null],[12,"ccmr2_output","","0x1c - capture/compare mode register 2 (output mode)",72,null],[12,"ccer","","0x20 - capture/compare enable register",72,null],[12,"cnt","","0x24 - counter",72,null],[12,"psc","","0x28 - prescaler",72,null],[12,"arr","","0x2c - auto-reload register",72,null],[12,"ccr1","","0x34 - capture/compare register 1",72,null],[12,"ccr2","","0x38 - capture/compare register 2",72,null],[12,"ccr3","","0x3c - capture/compare register 3",72,null],[12,"ccr4","","0x40 - capture/compare register 4",72,null],[12,"dcr","","0x48 - DMA control register",72,null],[12,"dmar","","0x4c - DMA address for full transfer",72,null],[3,"Cr1","","",null,null],[3,"Cr1R","","",null,null],[3,"Cr1W","","",null,null],[3,"Cr2","","",null,null],[3,"Cr2R","","",null,null],[3,"Cr2W","","",null,null],[3,"Smcr","","",null,null],[3,"SmcrR","","",null,null],[3,"SmcrW","","",null,null],[3,"Dier","","",null,null],[3,"DierR","","",null,null],[3,"DierW","","",null,null],[3,"Sr","","",null,null],[3,"SrR","","",null,null],[3,"SrW","","",null,null],[3,"Egr","","",null,null],[3,"EgrR","","",null,null],[3,"EgrW","","",null,null],[3,"Ccmr1Output","","",null,null],[3,"Ccmr1OutputR","","",null,null],[3,"Ccmr1OutputW","","",null,null],[3,"Ccmr1Input","","",null,null],[3,"Ccmr1InputR","","",null,null],[3,"Ccmr1InputW","","",null,null],[3,"Ccmr2Output","","",null,null],[3,"Ccmr2OutputR","","",null,null],[3,"Ccmr2OutputW","","",null,null],[3,"Ccmr2Input","","",null,null],[3,"Ccmr2InputR","","",null,null],[3,"Ccmr2InputW","","",null,null],[3,"Ccer","","",null,null],[3,"CcerR","","",null,null],[3,"CcerW","","",null,null],[3,"Cnt","","",null,null],[3,"CntR","","",null,null],[3,"CntW","","",null,null],[3,"Psc","","",null,null],[3,"PscR","","",null,null],[3,"PscW","","",null,null],[3,"Arr","","",null,null],[3,"ArrR","","",null,null],[3,"ArrW","","",null,null],[3,"Ccr1","","",null,null],[3,"Ccr1R","","",null,null],[3,"Ccr1W","","",null,null],[3,"Ccr2","","",null,null],[3,"Ccr2R","","",null,null],[3,"Ccr2W","","",null,null],[3,"Ccr3","","",null,null],[3,"Ccr3R","","",null,null],[3,"Ccr3W","","",null,null],[3,"Ccr4","","",null,null],[3,"Ccr4R","","",null,null],[3,"Ccr4W","","",null,null],[3,"Dcr","","",null,null],[3,"DcrR","","",null,null],[3,"DcrW","","",null,null],[3,"Dmar","","",null,null],[3,"DmarR","","",null,null],[3,"DmarW","","",null,null],[11,"modify","","",73,null],[11,"read","","",73,null],[11,"write","","",73,null],[11,"clone","","",74,null],[11,"cen","","Bit 0 - Counter enable",74,null],[11,"udis","","Bit 1 - Update disable",74,null],[11,"urs","","Bit 2 - Update request source",74,null],[11,"opm","","Bit 3 - One-pulse mode",74,null],[11,"dir","","Bit 4 - Direction",74,null],[11,"cms","","Bits 5:6 - Center-aligned mode selection",74,null],[11,"arpe","","Bit 7 - Auto-reload preload enable",74,null],[11,"ckd","","Bits 8:9 - Clock division",74,null],[11,"uifremap","","Bit 11 - UIF status bit remapping",74,null],[11,"clone","","",75,null],[11,"reset_value","","Reset value",75,{"inputs":[],"output":{"name":"self"}}],[11,"cen","","Bit 0 - Counter enable",75,null],[11,"udis","","Bit 1 - Update disable",75,null],[11,"urs","","Bit 2 - Update request source",75,null],[11,"opm","","Bit 3 - One-pulse mode",75,null],[11,"dir","","Bit 4 - Direction",75,null],[11,"cms","","Bits 5:6 - Center-aligned mode selection",75,null],[11,"arpe","","Bit 7 - Auto-reload preload enable",75,null],[11,"ckd","","Bits 8:9 - Clock division",75,null],[11,"uifremap","","Bit 11 - UIF status bit remapping",75,null],[11,"modify","","",76,null],[11,"read","","",76,null],[11,"write","","",76,null],[11,"clone","","",77,null],[11,"ti1s","","Bit 7 - TI1 selection",77,null],[11,"mms","","Bits 4:6 - Master mode selection",77,null],[11,"ccds","","Bit 3 - Capture/compare DMA selection",77,null],[11,"clone","","",78,null],[11,"reset_value","","Reset value",78,{"inputs":[],"output":{"name":"self"}}],[11,"ti1s","","Bit 7 - TI1 selection",78,null],[11,"mms","","Bits 4:6 - Master mode selection",78,null],[11,"ccds","","Bit 3 - Capture/compare DMA selection",78,null],[11,"modify","","",79,null],[11,"read","","",79,null],[11,"write","","",79,null],[11,"clone","","",80,null],[11,"sms","","Bits 0:2 - Slave mode selection",80,null],[11,"occs","","Bit 3 - OCREF clear selection",80,null],[11,"ts","","Bits 4:6 - Trigger selection",80,null],[11,"msm","","Bit 7 - Master/Slave mode",80,null],[11,"etf","","Bits 8:11 - External trigger filter",80,null],[11,"etps","","Bits 12:13 - External trigger prescaler",80,null],[11,"ece","","Bit 14 - External clock enable",80,null],[11,"etp","","Bit 15 - External trigger polarity",80,null],[11,"sms_3","","Bit 16 - Slave mode selection bit3",80,null],[11,"clone","","",81,null],[11,"reset_value","","Reset value",81,{"inputs":[],"output":{"name":"self"}}],[11,"sms","","Bits 0:2 - Slave mode selection",81,null],[11,"occs","","Bit 3 - OCREF clear selection",81,null],[11,"ts","","Bits 4:6 - Trigger selection",81,null],[11,"msm","","Bit 7 - Master/Slave mode",81,null],[11,"etf","","Bits 8:11 - External trigger filter",81,null],[11,"etps","","Bits 12:13 - External trigger prescaler",81,null],[11,"ece","","Bit 14 - External clock enable",81,null],[11,"etp","","Bit 15 - External trigger polarity",81,null],[11,"sms_3","","Bit 16 - Slave mode selection bit3",81,null],[11,"modify","","",82,null],[11,"read","","",82,null],[11,"write","","",82,null],[11,"clone","","",83,null],[11,"tde","","Bit 14 - Trigger DMA request enable",83,null],[11,"cc4de","","Bit 12 - Capture/Compare 4 DMA request enable",83,null],[11,"cc3de","","Bit 11 - Capture/Compare 3 DMA request enable",83,null],[11,"cc2de","","Bit 10 - Capture/Compare 2 DMA request enable",83,null],[11,"cc1de","","Bit 9 - Capture/Compare 1 DMA request enable",83,null],[11,"ude","","Bit 8 - Update DMA request enable",83,null],[11,"tie","","Bit 6 - Trigger interrupt enable",83,null],[11,"cc4ie","","Bit 4 - Capture/Compare 4 interrupt enable",83,null],[11,"cc3ie","","Bit 3 - Capture/Compare 3 interrupt enable",83,null],[11,"cc2ie","","Bit 2 - Capture/Compare 2 interrupt enable",83,null],[11,"cc1ie","","Bit 1 - Capture/Compare 1 interrupt enable",83,null],[11,"uie","","Bit 0 - Update interrupt enable",83,null],[11,"clone","","",84,null],[11,"reset_value","","Reset value",84,{"inputs":[],"output":{"name":"self"}}],[11,"tde","","Bit 14 - Trigger DMA request enable",84,null],[11,"cc4de","","Bit 12 - Capture/Compare 4 DMA request enable",84,null],[11,"cc3de","","Bit 11 - Capture/Compare 3 DMA request enable",84,null],[11,"cc2de","","Bit 10 - Capture/Compare 2 DMA request enable",84,null],[11,"cc1de","","Bit 9 - Capture/Compare 1 DMA request enable",84,null],[11,"ude","","Bit 8 - Update DMA request enable",84,null],[11,"tie","","Bit 6 - Trigger interrupt enable",84,null],[11,"cc4ie","","Bit 4 - Capture/Compare 4 interrupt enable",84,null],[11,"cc3ie","","Bit 3 - Capture/Compare 3 interrupt enable",84,null],[11,"cc2ie","","Bit 2 - Capture/Compare 2 interrupt enable",84,null],[11,"cc1ie","","Bit 1 - Capture/Compare 1 interrupt enable",84,null],[11,"uie","","Bit 0 - Update interrupt enable",84,null],[11,"modify","","",85,null],[11,"read","","",85,null],[11,"write","","",85,null],[11,"clone","","",86,null],[11,"cc4of","","Bit 12 - Capture/Compare 4 overcapture flag",86,null],[11,"cc3of","","Bit 11 - Capture/Compare 3 overcapture flag",86,null],[11,"cc2of","","Bit 10 - Capture/compare 2 overcapture flag",86,null],[11,"cc1of","","Bit 9 - Capture/Compare 1 overcapture flag",86,null],[11,"tif","","Bit 6 - Trigger interrupt flag",86,null],[11,"cc4if","","Bit 4 - Capture/Compare 4 interrupt flag",86,null],[11,"cc3if","","Bit 3 - Capture/Compare 3 interrupt flag",86,null],[11,"cc2if","","Bit 2 - Capture/Compare 2 interrupt flag",86,null],[11,"cc1if","","Bit 1 - Capture/compare 1 interrupt flag",86,null],[11,"uif","","Bit 0 - Update interrupt flag",86,null],[11,"clone","","",87,null],[11,"reset_value","","Reset value",87,{"inputs":[],"output":{"name":"self"}}],[11,"cc4of","","Bit 12 - Capture/Compare 4 overcapture flag",87,null],[11,"cc3of","","Bit 11 - Capture/Compare 3 overcapture flag",87,null],[11,"cc2of","","Bit 10 - Capture/compare 2 overcapture flag",87,null],[11,"cc1of","","Bit 9 - Capture/Compare 1 overcapture flag",87,null],[11,"tif","","Bit 6 - Trigger interrupt flag",87,null],[11,"cc4if","","Bit 4 - Capture/Compare 4 interrupt flag",87,null],[11,"cc3if","","Bit 3 - Capture/Compare 3 interrupt flag",87,null],[11,"cc2if","","Bit 2 - Capture/Compare 2 interrupt flag",87,null],[11,"cc1if","","Bit 1 - Capture/compare 1 interrupt flag",87,null],[11,"uif","","Bit 0 - Update interrupt flag",87,null],[11,"write","","",88,null],[11,"clone","","",89,null],[11,"tg","","Bit 6 - Trigger generation",89,null],[11,"cc4g","","Bit 4 - Capture/compare 4 generation",89,null],[11,"cc3g","","Bit 3 - Capture/compare 3 generation",89,null],[11,"cc2g","","Bit 2 - Capture/compare 2 generation",89,null],[11,"cc1g","","Bit 1 - Capture/compare 1 generation",89,null],[11,"ug","","Bit 0 - Update generation",89,null],[11,"clone","","",90,null],[11,"reset_value","","Reset value",90,{"inputs":[],"output":{"name":"self"}}],[11,"tg","","Bit 6 - Trigger generation",90,null],[11,"cc4g","","Bit 4 - Capture/compare 4 generation",90,null],[11,"cc3g","","Bit 3 - Capture/compare 3 generation",90,null],[11,"cc2g","","Bit 2 - Capture/compare 2 generation",90,null],[11,"cc1g","","Bit 1 - Capture/compare 1 generation",90,null],[11,"ug","","Bit 0 - Update generation",90,null],[11,"modify","","",91,null],[11,"read","","",91,null],[11,"write","","",91,null],[11,"clone","","",92,null],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",92,null],[11,"oc1fe","","Bit 2 - Output compare 1 fast enable",92,null],[11,"oc1pe","","Bit 3 - Output compare 1 preload enable",92,null],[11,"oc1m","","Bits 4:6 - Output compare 1 mode",92,null],[11,"oc1ce","","Bit 7 - Output compare 1 clear enable",92,null],[11,"cc2s","","Bits 8:9 - Capture/Compare 2 selection",92,null],[11,"oc2fe","","Bit 10 - Output compare 2 fast enable",92,null],[11,"oc2pe","","Bit 11 - Output compare 2 preload enable",92,null],[11,"oc2m","","Bits 12:14 - Output compare 2 mode",92,null],[11,"oc2ce","","Bit 15 - Output compare 2 clear enable",92,null],[11,"oc1m_3","","Bit 16 - Output compare 1 mode bit 3",92,null],[11,"oc2m_3","","Bit 24 - Output compare 2 mode bit 3",92,null],[11,"clone","","",93,null],[11,"reset_value","","Reset value",93,{"inputs":[],"output":{"name":"self"}}],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",93,null],[11,"oc1fe","","Bit 2 - Output compare 1 fast enable",93,null],[11,"oc1pe","","Bit 3 - Output compare 1 preload enable",93,null],[11,"oc1m","","Bits 4:6 - Output compare 1 mode",93,null],[11,"oc1ce","","Bit 7 - Output compare 1 clear enable",93,null],[11,"cc2s","","Bits 8:9 - Capture/Compare 2 selection",93,null],[11,"oc2fe","","Bit 10 - Output compare 2 fast enable",93,null],[11,"oc2pe","","Bit 11 - Output compare 2 preload enable",93,null],[11,"oc2m","","Bits 12:14 - Output compare 2 mode",93,null],[11,"oc2ce","","Bit 15 - Output compare 2 clear enable",93,null],[11,"oc1m_3","","Bit 16 - Output compare 1 mode bit 3",93,null],[11,"oc2m_3","","Bit 24 - Output compare 2 mode bit 3",93,null],[11,"modify","","",94,null],[11,"read","","",94,null],[11,"write","","",94,null],[11,"clone","","",95,null],[11,"ic2f","","Bits 12:15 - Input capture 2 filter",95,null],[11,"ic2psc","","Bits 10:11 - Input capture 2 prescaler",95,null],[11,"cc2s","","Bits 8:9 - Capture/compare 2 selection",95,null],[11,"ic1f","","Bits 4:7 - Input capture 1 filter",95,null],[11,"ic1psc","","Bits 2:3 - Input capture 1 prescaler",95,null],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",95,null],[11,"clone","","",96,null],[11,"reset_value","","Reset value",96,{"inputs":[],"output":{"name":"self"}}],[11,"ic2f","","Bits 12:15 - Input capture 2 filter",96,null],[11,"ic2psc","","Bits 10:11 - Input capture 2 prescaler",96,null],[11,"cc2s","","Bits 8:9 - Capture/compare 2 selection",96,null],[11,"ic1f","","Bits 4:7 - Input capture 1 filter",96,null],[11,"ic1psc","","Bits 2:3 - Input capture 1 prescaler",96,null],[11,"cc1s","","Bits 0:1 - Capture/Compare 1 selection",96,null],[11,"modify","","",97,null],[11,"read","","",97,null],[11,"write","","",97,null],[11,"clone","","",98,null],[11,"cc3s","","Bits 0:1 - Capture/Compare 3 selection",98,null],[11,"oc3fe","","Bit 2 - Output compare 3 fast enable",98,null],[11,"oc3pe","","Bit 3 - Output compare 3 preload enable",98,null],[11,"oc3m","","Bits 4:6 - Output compare 3 mode",98,null],[11,"oc3ce","","Bit 7 - Output compare 3 clear enable",98,null],[11,"cc4s","","Bits 8:9 - Capture/Compare 4 selection",98,null],[11,"oc4fe","","Bit 10 - Output compare 4 fast enable",98,null],[11,"oc4pe","","Bit 11 - Output compare 4 preload enable",98,null],[11,"oc4m","","Bits 12:14 - Output compare 4 mode",98,null],[11,"o24ce","","Bit 15 - Output compare 4 clear enable",98,null],[11,"oc3m_3","","Bit 16 - Output compare 3 mode bit3",98,null],[11,"oc4m_3","","Bit 24 - Output compare 4 mode bit3",98,null],[11,"clone","","",99,null],[11,"reset_value","","Reset value",99,{"inputs":[],"output":{"name":"self"}}],[11,"cc3s","","Bits 0:1 - Capture/Compare 3 selection",99,null],[11,"oc3fe","","Bit 2 - Output compare 3 fast enable",99,null],[11,"oc3pe","","Bit 3 - Output compare 3 preload enable",99,null],[11,"oc3m","","Bits 4:6 - Output compare 3 mode",99,null],[11,"oc3ce","","Bit 7 - Output compare 3 clear enable",99,null],[11,"cc4s","","Bits 8:9 - Capture/Compare 4 selection",99,null],[11,"oc4fe","","Bit 10 - Output compare 4 fast enable",99,null],[11,"oc4pe","","Bit 11 - Output compare 4 preload enable",99,null],[11,"oc4m","","Bits 12:14 - Output compare 4 mode",99,null],[11,"o24ce","","Bit 15 - Output compare 4 clear enable",99,null],[11,"oc3m_3","","Bit 16 - Output compare 3 mode bit3",99,null],[11,"oc4m_3","","Bit 24 - Output compare 4 mode bit3",99,null],[11,"modify","","",100,null],[11,"read","","",100,null],[11,"write","","",100,null],[11,"clone","","",101,null],[11,"ic4f","","Bits 12:15 - Input capture 4 filter",101,null],[11,"ic4psc","","Bits 10:11 - Input capture 4 prescaler",101,null],[11,"cc4s","","Bits 8:9 - Capture/Compare 4 selection",101,null],[11,"ic3f","","Bits 4:7 - Input capture 3 filter",101,null],[11,"ic3psc","","Bits 2:3 - Input capture 3 prescaler",101,null],[11,"cc3s","","Bits 0:1 - Capture/Compare 3 selection",101,null],[11,"clone","","",102,null],[11,"reset_value","","Reset value",102,{"inputs":[],"output":{"name":"self"}}],[11,"ic4f","","Bits 12:15 - Input capture 4 filter",102,null],[11,"ic4psc","","Bits 10:11 - Input capture 4 prescaler",102,null],[11,"cc4s","","Bits 8:9 - Capture/Compare 4 selection",102,null],[11,"ic3f","","Bits 4:7 - Input capture 3 filter",102,null],[11,"ic3psc","","Bits 2:3 - Input capture 3 prescaler",102,null],[11,"cc3s","","Bits 0:1 - Capture/Compare 3 selection",102,null],[11,"modify","","",103,null],[11,"read","","",103,null],[11,"write","","",103,null],[11,"clone","","",104,null],[11,"cc1e","","Bit 0 - Capture/Compare 1 output enable",104,null],[11,"cc1p","","Bit 1 - Capture/Compare 1 output Polarity",104,null],[11,"cc1np","","Bit 3 - Capture/Compare 1 output Polarity",104,null],[11,"cc2e","","Bit 4 - Capture/Compare 2 output enable",104,null],[11,"cc2p","","Bit 5 - Capture/Compare 2 output Polarity",104,null],[11,"cc2np","","Bit 7 - Capture/Compare 2 output Polarity",104,null],[11,"cc3e","","Bit 8 - Capture/Compare 3 output enable",104,null],[11,"cc3p","","Bit 9 - Capture/Compare 3 output Polarity",104,null],[11,"cc3np","","Bit 11 - Capture/Compare 3 output Polarity",104,null],[11,"cc4e","","Bit 12 - Capture/Compare 4 output enable",104,null],[11,"cc4p","","Bit 13 - Capture/Compare 3 output Polarity",104,null],[11,"cc4np","","Bit 15 - Capture/Compare 3 output Polarity",104,null],[11,"clone","","",105,null],[11,"reset_value","","Reset value",105,{"inputs":[],"output":{"name":"self"}}],[11,"cc1e","","Bit 0 - Capture/Compare 1 output enable",105,null],[11,"cc1p","","Bit 1 - Capture/Compare 1 output Polarity",105,null],[11,"cc1np","","Bit 3 - Capture/Compare 1 output Polarity",105,null],[11,"cc2e","","Bit 4 - Capture/Compare 2 output enable",105,null],[11,"cc2p","","Bit 5 - Capture/Compare 2 output Polarity",105,null],[11,"cc2np","","Bit 7 - Capture/Compare 2 output Polarity",105,null],[11,"cc3e","","Bit 8 - Capture/Compare 3 output enable",105,null],[11,"cc3p","","Bit 9 - Capture/Compare 3 output Polarity",105,null],[11,"cc3np","","Bit 11 - Capture/Compare 3 output Polarity",105,null],[11,"cc4e","","Bit 12 - Capture/Compare 4 output enable",105,null],[11,"cc4p","","Bit 13 - Capture/Compare 3 output Polarity",105,null],[11,"cc4np","","Bit 15 - Capture/Compare 3 output Polarity",105,null],[11,"modify","","",106,null],[11,"read","","",106,null],[11,"write","","",106,null],[11,"clone","","",107,null],[11,"cntl","","Bits 0:15 - Low counter value",107,null],[11,"cnth","","Bits 16:30 - High counter value",107,null],[11,"cnt_or_uifcpy","","Bit 31 - if IUFREMAP=0 than CNT with read write access else UIFCPY with read only access",107,null],[11,"clone","","",108,null],[11,"reset_value","","Reset value",108,{"inputs":[],"output":{"name":"self"}}],[11,"cntl","","Bits 0:15 - Low counter value",108,null],[11,"cnth","","Bits 16:30 - High counter value",108,null],[11,"cnt_or_uifcpy","","Bit 31 - if IUFREMAP=0 than CNT with read write access else UIFCPY with read only access",108,null],[11,"modify","","",109,null],[11,"read","","",109,null],[11,"write","","",109,null],[11,"clone","","",110,null],[11,"psc","","Bits 0:15 - Prescaler value",110,null],[11,"clone","","",111,null],[11,"reset_value","","Reset value",111,{"inputs":[],"output":{"name":"self"}}],[11,"psc","","Bits 0:15 - Prescaler value",111,null],[11,"modify","","",112,null],[11,"read","","",112,null],[11,"write","","",112,null],[11,"clone","","",113,null],[11,"arrl","","Bits 0:15 - Low Auto-reload value",113,null],[11,"arrh","","Bits 16:31 - High Auto-reload value",113,null],[11,"clone","","",114,null],[11,"reset_value","","Reset value",114,{"inputs":[],"output":{"name":"self"}}],[11,"arrl","","Bits 0:15 - Low Auto-reload value",114,null],[11,"arrh","","Bits 16:31 - High Auto-reload value",114,null],[11,"modify","","",115,null],[11,"read","","",115,null],[11,"write","","",115,null],[11,"clone","","",116,null],[11,"ccr1l","","Bits 0:15 - Low Capture/Compare 1 value",116,null],[11,"ccr1h","","Bits 16:31 - High Capture/Compare 1 value (on TIM2)",116,null],[11,"clone","","",117,null],[11,"reset_value","","Reset value",117,{"inputs":[],"output":{"name":"self"}}],[11,"ccr1l","","Bits 0:15 - Low Capture/Compare 1 value",117,null],[11,"ccr1h","","Bits 16:31 - High Capture/Compare 1 value (on TIM2)",117,null],[11,"modify","","",118,null],[11,"read","","",118,null],[11,"write","","",118,null],[11,"clone","","",119,null],[11,"ccr2l","","Bits 0:15 - Low Capture/Compare 2 value",119,null],[11,"ccr2h","","Bits 16:31 - High Capture/Compare 2 value (on TIM2)",119,null],[11,"clone","","",120,null],[11,"reset_value","","Reset value",120,{"inputs":[],"output":{"name":"self"}}],[11,"ccr2l","","Bits 0:15 - Low Capture/Compare 2 value",120,null],[11,"ccr2h","","Bits 16:31 - High Capture/Compare 2 value (on TIM2)",120,null],[11,"modify","","",121,null],[11,"read","","",121,null],[11,"write","","",121,null],[11,"clone","","",122,null],[11,"ccr3l","","Bits 0:15 - Low Capture/Compare value",122,null],[11,"ccr3h","","Bits 16:31 - High Capture/Compare value (on TIM2)",122,null],[11,"clone","","",123,null],[11,"reset_value","","Reset value",123,{"inputs":[],"output":{"name":"self"}}],[11,"ccr3l","","Bits 0:15 - Low Capture/Compare value",123,null],[11,"ccr3h","","Bits 16:31 - High Capture/Compare value (on TIM2)",123,null],[11,"modify","","",124,null],[11,"read","","",124,null],[11,"write","","",124,null],[11,"clone","","",125,null],[11,"ccr4l","","Bits 0:15 - Low Capture/Compare value",125,null],[11,"ccr4h","","Bits 16:31 - High Capture/Compare value (on TIM2)",125,null],[11,"clone","","",126,null],[11,"reset_value","","Reset value",126,{"inputs":[],"output":{"name":"self"}}],[11,"ccr4l","","Bits 0:15 - Low Capture/Compare value",126,null],[11,"ccr4h","","Bits 16:31 - High Capture/Compare value (on TIM2)",126,null],[11,"modify","","",127,null],[11,"read","","",127,null],[11,"write","","",127,null],[11,"clone","","",128,null],[11,"dbl","","Bits 8:12 - DMA burst length",128,null],[11,"dba","","Bits 0:4 - DMA base address",128,null],[11,"clone","","",129,null],[11,"reset_value","","Reset value",129,{"inputs":[],"output":{"name":"self"}}],[11,"dbl","","Bits 8:12 - DMA burst length",129,null],[11,"dba","","Bits 0:4 - DMA base address",129,null],[11,"modify","","",130,null],[11,"read","","",130,null],[11,"write","","",130,null],[11,"clone","","",131,null],[11,"dmab","","Bits 0:15 - DMA register for burst accesses",131,null],[11,"clone","","",132,null],[11,"reset_value","","Reset value",132,{"inputs":[],"output":{"name":"self"}}],[11,"dmab","","Bits 0:15 - DMA register for burst accesses",132,null],[0,"i2c","stm32f30x_memory_map","",null,null],[3,"I2c","stm32f30x_memory_map::i2c","Inter-integrated circuit",null,null],[12,"cr1","","0x00 - Control register 1",133,null],[12,"cr2","","0x04 - Control register 2",133,null],[12,"oar1","","0x08 - Own address register 1",133,null],[12,"oar2","","0x0c - Own address register 2",133,null],[12,"timingr","","0x10 - Timing register",133,null],[12,"timeoutr","","0x14 - Status register 1",133,null],[12,"isr","","0x18 - Interrupt and Status register",133,null],[12,"icr","","0x1c - Interrupt clear register",133,null],[12,"pecr","","0x20 - PEC register",133,null],[12,"rxdr","","0x24 - Receive data register",133,null],[12,"txdr","","0x28 - Transmit data register",133,null],[3,"Cr1","","",null,null],[3,"Cr1R","","",null,null],[3,"Cr1W","","",null,null],[3,"Cr2","","",null,null],[3,"Cr2R","","",null,null],[3,"Cr2W","","",null,null],[3,"Oar1","","",null,null],[3,"Oar1R","","",null,null],[3,"Oar1W","","",null,null],[3,"Oar2","","",null,null],[3,"Oar2R","","",null,null],[3,"Oar2W","","",null,null],[3,"Timingr","","",null,null],[3,"TimingrR","","",null,null],[3,"TimingrW","","",null,null],[3,"Timeoutr","","",null,null],[3,"TimeoutrR","","",null,null],[3,"TimeoutrW","","",null,null],[3,"Isr","","",null,null],[3,"IsrR","","",null,null],[3,"IsrW","","",null,null],[3,"Icr","","",null,null],[3,"IcrR","","",null,null],[3,"IcrW","","",null,null],[3,"Pecr","","",null,null],[3,"PecrR","","",null,null],[3,"PecrW","","",null,null],[3,"Rxdr","","",null,null],[3,"RxdrR","","",null,null],[3,"RxdrW","","",null,null],[3,"Txdr","","",null,null],[3,"TxdrR","","",null,null],[3,"TxdrW","","",null,null],[11,"modify","","",134,null],[11,"read","","",134,null],[11,"write","","",134,null],[11,"clone","","",135,null],[11,"pe","","Bit 0 - Peripheral enable",135,null],[11,"txie","","Bit 1 - TX Interrupt enable",135,null],[11,"rxie","","Bit 2 - RX Interrupt enable",135,null],[11,"addrie","","Bit 3 - Address match interrupt enable (slave only)",135,null],[11,"nackie","","Bit 4 - Not acknowledge received interrupt enable",135,null],[11,"stopie","","Bit 5 - STOP detection Interrupt enable",135,null],[11,"tcie","","Bit 6 - Transfer Complete interrupt enable",135,null],[11,"errie","","Bit 7 - Error interrupts enable",135,null],[11,"dnf","","Bits 8:11 - Digital noise filter",135,null],[11,"anfoff","","Bit 12 - Analog noise filter OFF",135,null],[11,"txdmaen","","Bit 14 - DMA transmission requests enable",135,null],[11,"rxdmaen","","Bit 15 - DMA reception requests enable",135,null],[11,"sbc","","Bit 16 - Slave byte control",135,null],[11,"nostretch","","Bit 17 - Clock stretching disable",135,null],[11,"wupen","","Bit 18 - Wakeup from STOP enable",135,null],[11,"gcen","","Bit 19 - General call enable",135,null],[11,"smbhen","","Bit 20 - SMBus Host address enable",135,null],[11,"smbden","","Bit 21 - SMBus Device Default address enable",135,null],[11,"alerten","","Bit 22 - SMBUS alert enable",135,null],[11,"pecen","","Bit 23 - PEC enable",135,null],[11,"clone","","",136,null],[11,"reset_value","","Reset value",136,{"inputs":[],"output":{"name":"self"}}],[11,"pe","","Bit 0 - Peripheral enable",136,null],[11,"txie","","Bit 1 - TX Interrupt enable",136,null],[11,"rxie","","Bit 2 - RX Interrupt enable",136,null],[11,"addrie","","Bit 3 - Address match interrupt enable (slave only)",136,null],[11,"nackie","","Bit 4 - Not acknowledge received interrupt enable",136,null],[11,"stopie","","Bit 5 - STOP detection Interrupt enable",136,null],[11,"tcie","","Bit 6 - Transfer Complete interrupt enable",136,null],[11,"errie","","Bit 7 - Error interrupts enable",136,null],[11,"dnf","","Bits 8:11 - Digital noise filter",136,null],[11,"anfoff","","Bit 12 - Analog noise filter OFF",136,null],[11,"swrst","","Bit 13 - Software reset",136,null],[11,"txdmaen","","Bit 14 - DMA transmission requests enable",136,null],[11,"rxdmaen","","Bit 15 - DMA reception requests enable",136,null],[11,"sbc","","Bit 16 - Slave byte control",136,null],[11,"nostretch","","Bit 17 - Clock stretching disable",136,null],[11,"wupen","","Bit 18 - Wakeup from STOP enable",136,null],[11,"gcen","","Bit 19 - General call enable",136,null],[11,"smbhen","","Bit 20 - SMBus Host address enable",136,null],[11,"smbden","","Bit 21 - SMBus Device Default address enable",136,null],[11,"alerten","","Bit 22 - SMBUS alert enable",136,null],[11,"pecen","","Bit 23 - PEC enable",136,null],[11,"modify","","",137,null],[11,"read","","",137,null],[11,"write","","",137,null],[11,"clone","","",138,null],[11,"pecbyte","","Bit 26 - Packet error checking byte",138,null],[11,"autoend","","Bit 25 - Automatic end mode (master mode)",138,null],[11,"reload","","Bit 24 - NBYTES reload mode",138,null],[11,"nbytes","","Bits 16:23 - Number of bytes",138,null],[11,"nack","","Bit 15 - NACK generation (slave mode)",138,null],[11,"stop","","Bit 14 - Stop generation (master mode)",138,null],[11,"start","","Bit 13 - Start generation",138,null],[11,"head10r","","Bit 12 - 10-bit address header only read direction (master receiver mode)",138,null],[11,"add10","","Bit 11 - 10-bit addressing mode (master mode)",138,null],[11,"rd_wrn","","Bit 10 - Transfer direction (master mode)",138,null],[11,"sadd8","","Bits 8:9 - Slave address bit 9:8 (master mode)",138,null],[11,"sadd1","","Bits 1:7 - Slave address bit 7:1 (master mode)",138,null],[11,"sadd0","","Bit 0 - Slave address bit 0 (master mode)",138,null],[11,"clone","","",139,null],[11,"reset_value","","Reset value",139,{"inputs":[],"output":{"name":"self"}}],[11,"pecbyte","","Bit 26 - Packet error checking byte",139,null],[11,"autoend","","Bit 25 - Automatic end mode (master mode)",139,null],[11,"reload","","Bit 24 - NBYTES reload mode",139,null],[11,"nbytes","","Bits 16:23 - Number of bytes",139,null],[11,"nack","","Bit 15 - NACK generation (slave mode)",139,null],[11,"stop","","Bit 14 - Stop generation (master mode)",139,null],[11,"start","","Bit 13 - Start generation",139,null],[11,"head10r","","Bit 12 - 10-bit address header only read direction (master receiver mode)",139,null],[11,"add10","","Bit 11 - 10-bit addressing mode (master mode)",139,null],[11,"rd_wrn","","Bit 10 - Transfer direction (master mode)",139,null],[11,"sadd8","","Bits 8:9 - Slave address bit 9:8 (master mode)",139,null],[11,"sadd1","","Bits 1:7 - Slave address bit 7:1 (master mode)",139,null],[11,"sadd0","","Bit 0 - Slave address bit 0 (master mode)",139,null],[11,"modify","","",140,null],[11,"read","","",140,null],[11,"write","","",140,null],[11,"clone","","",141,null],[11,"oa1_0","","Bit 0 - Interface address",141,null],[11,"oa1_1","","Bits 1:7 - Interface address",141,null],[11,"oa1_8","","Bits 8:9 - Interface address",141,null],[11,"oa1mode","","Bit 10 - Own Address 1 10-bit mode",141,null],[11,"oa1en","","Bit 15 - Own Address 1 enable",141,null],[11,"clone","","",142,null],[11,"reset_value","","Reset value",142,{"inputs":[],"output":{"name":"self"}}],[11,"oa1_0","","Bit 0 - Interface address",142,null],[11,"oa1_1","","Bits 1:7 - Interface address",142,null],[11,"oa1_8","","Bits 8:9 - Interface address",142,null],[11,"oa1mode","","Bit 10 - Own Address 1 10-bit mode",142,null],[11,"oa1en","","Bit 15 - Own Address 1 enable",142,null],[11,"modify","","",143,null],[11,"read","","",143,null],[11,"write","","",143,null],[11,"clone","","",144,null],[11,"oa2","","Bits 1:7 - Interface address",144,null],[11,"oa2msk","","Bits 8:10 - Own Address 2 masks",144,null],[11,"oa2en","","Bit 15 - Own Address 2 enable",144,null],[11,"clone","","",145,null],[11,"reset_value","","Reset value",145,{"inputs":[],"output":{"name":"self"}}],[11,"oa2","","Bits 1:7 - Interface address",145,null],[11,"oa2msk","","Bits 8:10 - Own Address 2 masks",145,null],[11,"oa2en","","Bit 15 - Own Address 2 enable",145,null],[11,"modify","","",146,null],[11,"read","","",146,null],[11,"write","","",146,null],[11,"clone","","",147,null],[11,"scll","","Bits 0:7 - SCL low period (master mode)",147,null],[11,"sclh","","Bits 8:15 - SCL high period (master mode)",147,null],[11,"sdadel","","Bits 16:19 - Data hold time",147,null],[11,"scldel","","Bits 20:23 - Data setup time",147,null],[11,"presc","","Bits 28:31 - Timing prescaler",147,null],[11,"clone","","",148,null],[11,"reset_value","","Reset value",148,{"inputs":[],"output":{"name":"self"}}],[11,"scll","","Bits 0:7 - SCL low period (master mode)",148,null],[11,"sclh","","Bits 8:15 - SCL high period (master mode)",148,null],[11,"sdadel","","Bits 16:19 - Data hold time",148,null],[11,"scldel","","Bits 20:23 - Data setup time",148,null],[11,"presc","","Bits 28:31 - Timing prescaler",148,null],[11,"modify","","",149,null],[11,"read","","",149,null],[11,"write","","",149,null],[11,"clone","","",150,null],[11,"timeouta","","Bits 0:11 - Bus timeout A",150,null],[11,"tidle","","Bit 12 - Idle clock timeout detection",150,null],[11,"timouten","","Bit 15 - Clock timeout enable",150,null],[11,"timeoutb","","Bits 16:27 - Bus timeout B",150,null],[11,"texten","","Bit 31 - Extended clock timeout enable",150,null],[11,"clone","","",151,null],[11,"reset_value","","Reset value",151,{"inputs":[],"output":{"name":"self"}}],[11,"timeouta","","Bits 0:11 - Bus timeout A",151,null],[11,"tidle","","Bit 12 - Idle clock timeout detection",151,null],[11,"timouten","","Bit 15 - Clock timeout enable",151,null],[11,"timeoutb","","Bits 16:27 - Bus timeout B",151,null],[11,"texten","","Bit 31 - Extended clock timeout enable",151,null],[11,"modify","","",152,null],[11,"read","","",152,null],[11,"write","","",152,null],[11,"clone","","",153,null],[11,"addcode","","Bits 17:23 - Address match code (Slave mode)",153,null],[11,"dir","","Bit 16 - Transfer direction (Slave mode)",153,null],[11,"busy","","Bit 15 - Bus busy",153,null],[11,"alert","","Bit 13 - SMBus alert",153,null],[11,"timeout","","Bit 12 - Timeout or t_low detection flag",153,null],[11,"pecerr","","Bit 11 - PEC Error in reception",153,null],[11,"ovr","","Bit 10 - Overrun/Underrun (slave mode)",153,null],[11,"arlo","","Bit 9 - Arbitration lost",153,null],[11,"berr","","Bit 8 - Bus error",153,null],[11,"tcr","","Bit 7 - Transfer Complete Reload",153,null],[11,"tc","","Bit 6 - Transfer Complete (master mode)",153,null],[11,"stopf","","Bit 5 - Stop detection flag",153,null],[11,"nackf","","Bit 4 - Not acknowledge received flag",153,null],[11,"addr","","Bit 3 - Address matched (slave mode)",153,null],[11,"rxne","","Bit 2 - Receive data register not empty (receivers)",153,null],[11,"txis","","Bit 1 - Transmit interrupt status (transmitters)",153,null],[11,"txe","","Bit 0 - Transmit data register empty (transmitters)",153,null],[11,"clone","","",154,null],[11,"reset_value","","Reset value",154,{"inputs":[],"output":{"name":"self"}}],[11,"txis","","Bit 1 - Transmit interrupt status (transmitters)",154,null],[11,"txe","","Bit 0 - Transmit data register empty (transmitters)",154,null],[11,"write","","",155,null],[11,"clone","","",156,null],[11,"alertcf","","Bit 13 - Alert flag clear",156,null],[11,"timoutcf","","Bit 12 - Timeout detection flag clear",156,null],[11,"peccf","","Bit 11 - PEC Error flag clear",156,null],[11,"ovrcf","","Bit 10 - Overrun/Underrun flag clear",156,null],[11,"arlocf","","Bit 9 - Arbitration lost flag clear",156,null],[11,"berrcf","","Bit 8 - Bus error flag clear",156,null],[11,"stopcf","","Bit 5 - Stop detection flag clear",156,null],[11,"nackcf","","Bit 4 - Not Acknowledge flag clear",156,null],[11,"addrcf","","Bit 3 - Address Matched flag clear",156,null],[11,"clone","","",157,null],[11,"reset_value","","Reset value",157,{"inputs":[],"output":{"name":"self"}}],[11,"alertcf","","Bit 13 - Alert flag clear",157,null],[11,"timoutcf","","Bit 12 - Timeout detection flag clear",157,null],[11,"peccf","","Bit 11 - PEC Error flag clear",157,null],[11,"ovrcf","","Bit 10 - Overrun/Underrun flag clear",157,null],[11,"arlocf","","Bit 9 - Arbitration lost flag clear",157,null],[11,"berrcf","","Bit 8 - Bus error flag clear",157,null],[11,"stopcf","","Bit 5 - Stop detection flag clear",157,null],[11,"nackcf","","Bit 4 - Not Acknowledge flag clear",157,null],[11,"addrcf","","Bit 3 - Address Matched flag clear",157,null],[11,"read","","",158,null],[11,"clone","","",159,null],[11,"pec","","Bits 0:7 - Packet error checking register",159,null],[11,"clone","","",160,null],[11,"reset_value","","Reset value",160,{"inputs":[],"output":{"name":"self"}}],[11,"pec","","Bits 0:7 - Packet error checking register",160,null],[11,"read","","",161,null],[11,"clone","","",162,null],[11,"rxdata","","Bits 0:7 - 8-bit receive data",162,null],[11,"clone","","",163,null],[11,"reset_value","","Reset value",163,{"inputs":[],"output":{"name":"self"}}],[11,"rxdata","","Bits 0:7 - 8-bit receive data",163,null],[11,"modify","","",164,null],[11,"read","","",164,null],[11,"write","","",164,null],[11,"clone","","",165,null],[11,"txdata","","Bits 0:7 - 8-bit transmit data",165,null],[11,"clone","","",166,null],[11,"reset_value","","Reset value",166,{"inputs":[],"output":{"name":"self"}}],[11,"txdata","","Bits 0:7 - 8-bit transmit data",166,null],[0,"rcc","stm32f30x_memory_map","",null,null],[3,"Rcc","stm32f30x_memory_map::rcc","Reset and clock control",null,null],[12,"cr","","0x00 - Clock control register",167,null],[12,"cfgr","","0x04 - Clock configuration register (RCC_CFGR)",167,null],[12,"cir","","0x08 - Clock interrupt register (RCC_CIR)",167,null],[12,"apb2rstr","","0x0c - APB2 peripheral reset register (RCC_APB2RSTR)",167,null],[12,"apb1rstr","","0x10 - APB1 peripheral reset register (RCC_APB1RSTR)",167,null],[12,"ahbenr","","0x14 - AHB Peripheral Clock enable register (RCC_AHBENR)",167,null],[12,"apb2enr","","0x18 - APB2 peripheral clock enable register (RCC_APB2ENR)",167,null],[12,"apb1enr","","0x1c - APB1 peripheral clock enable register (RCC_APB1ENR)",167,null],[12,"bdcr","","0x20 - Backup domain control register (RCC_BDCR)",167,null],[12,"csr","","0x24 - Control/status register (RCC_CSR)",167,null],[12,"ahbrstr","","0x28 - AHB peripheral reset register",167,null],[12,"cfgr2","","0x2c - Clock configuration register 2",167,null],[12,"cfgr3","","0x30 - Clock configuration register 3",167,null],[3,"Cr","","",null,null],[3,"CrR","","",null,null],[3,"CrW","","",null,null],[3,"Cfgr","","",null,null],[3,"CfgrR","","",null,null],[3,"CfgrW","","",null,null],[3,"Cir","","",null,null],[3,"CirR","","",null,null],[3,"CirW","","",null,null],[3,"Apb2rstr","","",null,null],[3,"Apb2rstrR","","",null,null],[3,"Apb2rstrW","","",null,null],[3,"Apb1rstr","","",null,null],[3,"Apb1rstrR","","",null,null],[3,"Apb1rstrW","","",null,null],[3,"Ahbenr","","",null,null],[3,"AhbenrR","","",null,null],[3,"AhbenrW","","",null,null],[3,"Apb2enr","","",null,null],[3,"Apb2enrR","","",null,null],[3,"Apb2enrW","","",null,null],[3,"Apb1enr","","",null,null],[3,"Apb1enrR","","",null,null],[3,"Apb1enrW","","",null,null],[3,"Bdcr","","",null,null],[3,"BdcrR","","",null,null],[3,"BdcrW","","",null,null],[3,"Csr","","",null,null],[3,"CsrR","","",null,null],[3,"CsrW","","",null,null],[3,"Ahbrstr","","",null,null],[3,"AhbrstrR","","",null,null],[3,"AhbrstrW","","",null,null],[3,"Cfgr2","","",null,null],[3,"Cfgr2R","","",null,null],[3,"Cfgr2W","","",null,null],[3,"Cfgr3","","",null,null],[3,"Cfgr3R","","",null,null],[3,"Cfgr3W","","",null,null],[11,"modify","","",168,null],[11,"read","","",168,null],[11,"write","","",168,null],[11,"clone","","",169,null],[11,"hsion","","Bit 0 - Internal High Speed clock enable",169,null],[11,"hsirdy","","Bit 1 - Internal High Speed clock ready flag",169,null],[11,"hsitrim","","Bits 3:7 - Internal High Speed clock trimming",169,null],[11,"hsical","","Bits 8:15 - Internal High Speed clock Calibration",169,null],[11,"hseon","","Bit 16 - External High Speed clock enable",169,null],[11,"hserdy","","Bit 17 - External High Speed clock ready flag",169,null],[11,"hsebyp","","Bit 18 - External High Speed clock Bypass",169,null],[11,"csson","","Bit 19 - Clock Security System enable",169,null],[11,"pllon","","Bit 24 - PLL enable",169,null],[11,"pllrdy","","Bit 25 - PLL clock ready flag",169,null],[11,"clone","","",170,null],[11,"reset_value","","Reset value",170,{"inputs":[],"output":{"name":"self"}}],[11,"hsion","","Bit 0 - Internal High Speed clock enable",170,null],[11,"hsitrim","","Bits 3:7 - Internal High Speed clock trimming",170,null],[11,"hseon","","Bit 16 - External High Speed clock enable",170,null],[11,"hsebyp","","Bit 18 - External High Speed clock Bypass",170,null],[11,"csson","","Bit 19 - Clock Security System enable",170,null],[11,"pllon","","Bit 24 - PLL enable",170,null],[11,"modify","","",171,null],[11,"read","","",171,null],[11,"write","","",171,null],[11,"clone","","",172,null],[11,"sw","","Bits 0:1 - System clock Switch",172,null],[11,"sws","","Bits 2:3 - System Clock Switch Status",172,null],[11,"hpre","","Bits 4:7 - AHB prescaler",172,null],[11,"ppre1","","Bits 8:10 - APB Low speed prescaler (APB1)",172,null],[11,"ppre2","","Bits 11:13 - APB high speed prescaler (APB2)",172,null],[11,"pllsrc","","Bit 16 - PLL entry clock source",172,null],[11,"pllxtpre","","Bit 17 - HSE divider for PLL entry",172,null],[11,"pllmul","","Bits 18:21 - PLL Multiplication Factor",172,null],[11,"usbpres","","Bit 22 - USB prescaler",172,null],[11,"mco","","Bits 24:26 - Microcontroller clock output",172,null],[11,"mcof","","Bit 28 - Microcontroller Clock Output Flag",172,null],[11,"i2ssrc","","Bit 23 - I2S external clock source selection",172,null],[11,"clone","","",173,null],[11,"reset_value","","Reset value",173,{"inputs":[],"output":{"name":"self"}}],[11,"sw","","Bits 0:1 - System clock Switch",173,null],[11,"hpre","","Bits 4:7 - AHB prescaler",173,null],[11,"ppre1","","Bits 8:10 - APB Low speed prescaler (APB1)",173,null],[11,"ppre2","","Bits 11:13 - APB high speed prescaler (APB2)",173,null],[11,"pllsrc","","Bit 16 - PLL entry clock source",173,null],[11,"pllxtpre","","Bit 17 - HSE divider for PLL entry",173,null],[11,"pllmul","","Bits 18:21 - PLL Multiplication Factor",173,null],[11,"usbpres","","Bit 22 - USB prescaler",173,null],[11,"mco","","Bits 24:26 - Microcontroller clock output",173,null],[11,"i2ssrc","","Bit 23 - I2S external clock source selection",173,null],[11,"modify","","",174,null],[11,"read","","",174,null],[11,"write","","",174,null],[11,"clone","","",175,null],[11,"lsirdyf","","Bit 0 - LSI Ready Interrupt flag",175,null],[11,"lserdyf","","Bit 1 - LSE Ready Interrupt flag",175,null],[11,"hsirdyf","","Bit 2 - HSI Ready Interrupt flag",175,null],[11,"hserdyf","","Bit 3 - HSE Ready Interrupt flag",175,null],[11,"pllrdyf","","Bit 4 - PLL Ready Interrupt flag",175,null],[11,"cssf","","Bit 7 - Clock Security System Interrupt flag",175,null],[11,"lsirdyie","","Bit 8 - LSI Ready Interrupt Enable",175,null],[11,"lserdyie","","Bit 9 - LSE Ready Interrupt Enable",175,null],[11,"hsirdyie","","Bit 10 - HSI Ready Interrupt Enable",175,null],[11,"hserdyie","","Bit 11 - HSE Ready Interrupt Enable",175,null],[11,"pllrdyie","","Bit 12 - PLL Ready Interrupt Enable",175,null],[11,"clone","","",176,null],[11,"reset_value","","Reset value",176,{"inputs":[],"output":{"name":"self"}}],[11,"lsirdyie","","Bit 8 - LSI Ready Interrupt Enable",176,null],[11,"lserdyie","","Bit 9 - LSE Ready Interrupt Enable",176,null],[11,"hsirdyie","","Bit 10 - HSI Ready Interrupt Enable",176,null],[11,"hserdyie","","Bit 11 - HSE Ready Interrupt Enable",176,null],[11,"pllrdyie","","Bit 12 - PLL Ready Interrupt Enable",176,null],[11,"lsirdyc","","Bit 16 - LSI Ready Interrupt Clear",176,null],[11,"lserdyc","","Bit 17 - LSE Ready Interrupt Clear",176,null],[11,"hsirdyc","","Bit 18 - HSI Ready Interrupt Clear",176,null],[11,"hserdyc","","Bit 19 - HSE Ready Interrupt Clear",176,null],[11,"pllrdyc","","Bit 20 - PLL Ready Interrupt Clear",176,null],[11,"cssc","","Bit 23 - Clock security system interrupt clear",176,null],[11,"modify","","",177,null],[11,"read","","",177,null],[11,"write","","",177,null],[11,"clone","","",178,null],[11,"syscfgrst","","Bit 0 - SYSCFG and COMP reset",178,null],[11,"tim1rst","","Bit 11 - TIM1 timer reset",178,null],[11,"spi1rst","","Bit 12 - SPI 1 reset",178,null],[11,"tim8rst","","Bit 13 - TIM8 timer reset",178,null],[11,"usart1rst","","Bit 14 - USART1 reset",178,null],[11,"tim15rst","","Bit 16 - TIM15 timer reset",178,null],[11,"tim16rst","","Bit 17 - TIM16 timer reset",178,null],[11,"tim17rst","","Bit 18 - TIM17 timer reset",178,null],[11,"clone","","",179,null],[11,"reset_value","","Reset value",179,{"inputs":[],"output":{"name":"self"}}],[11,"syscfgrst","","Bit 0 - SYSCFG and COMP reset",179,null],[11,"tim1rst","","Bit 11 - TIM1 timer reset",179,null],[11,"spi1rst","","Bit 12 - SPI 1 reset",179,null],[11,"tim8rst","","Bit 13 - TIM8 timer reset",179,null],[11,"usart1rst","","Bit 14 - USART1 reset",179,null],[11,"tim15rst","","Bit 16 - TIM15 timer reset",179,null],[11,"tim16rst","","Bit 17 - TIM16 timer reset",179,null],[11,"tim17rst","","Bit 18 - TIM17 timer reset",179,null],[11,"modify","","",180,null],[11,"read","","",180,null],[11,"write","","",180,null],[11,"clone","","",181,null],[11,"tim2rst","","Bit 0 - Timer 2 reset",181,null],[11,"tim3rst","","Bit 1 - Timer 3 reset",181,null],[11,"tim4rst","","Bit 2 - Timer 14 reset",181,null],[11,"tim6rst","","Bit 4 - Timer 6 reset",181,null],[11,"tim7rst","","Bit 5 - Timer 7 reset",181,null],[11,"wwdgrst","","Bit 11 - Window watchdog reset",181,null],[11,"spi2rst","","Bit 14 - SPI2 reset",181,null],[11,"spi3rst","","Bit 15 - SPI3 reset",181,null],[11,"usart2rst","","Bit 17 - USART 2 reset",181,null],[11,"usart3rst","","Bit 18 - USART3 reset",181,null],[11,"uart4rst","","Bit 19 - UART 4 reset",181,null],[11,"uart5rst","","Bit 20 - UART 5 reset",181,null],[11,"i2c1rst","","Bit 21 - I2C1 reset",181,null],[11,"i2c2rst","","Bit 22 - I2C2 reset",181,null],[11,"usbrst","","Bit 23 - USB reset",181,null],[11,"canrst","","Bit 25 - CAN reset",181,null],[11,"pwrrst","","Bit 28 - Power interface reset",181,null],[11,"dacrst","","Bit 29 - DAC interface reset",181,null],[11,"clone","","",182,null],[11,"reset_value","","Reset value",182,{"inputs":[],"output":{"name":"self"}}],[11,"tim2rst","","Bit 0 - Timer 2 reset",182,null],[11,"tim3rst","","Bit 1 - Timer 3 reset",182,null],[11,"tim4rst","","Bit 2 - Timer 14 reset",182,null],[11,"tim6rst","","Bit 4 - Timer 6 reset",182,null],[11,"tim7rst","","Bit 5 - Timer 7 reset",182,null],[11,"wwdgrst","","Bit 11 - Window watchdog reset",182,null],[11,"spi2rst","","Bit 14 - SPI2 reset",182,null],[11,"spi3rst","","Bit 15 - SPI3 reset",182,null],[11,"usart2rst","","Bit 17 - USART 2 reset",182,null],[11,"usart3rst","","Bit 18 - USART3 reset",182,null],[11,"uart4rst","","Bit 19 - UART 4 reset",182,null],[11,"uart5rst","","Bit 20 - UART 5 reset",182,null],[11,"i2c1rst","","Bit 21 - I2C1 reset",182,null],[11,"i2c2rst","","Bit 22 - I2C2 reset",182,null],[11,"usbrst","","Bit 23 - USB reset",182,null],[11,"canrst","","Bit 25 - CAN reset",182,null],[11,"pwrrst","","Bit 28 - Power interface reset",182,null],[11,"dacrst","","Bit 29 - DAC interface reset",182,null],[11,"modify","","",183,null],[11,"read","","",183,null],[11,"write","","",183,null],[11,"clone","","",184,null],[11,"dmaen","","Bit 0 - DMA1 clock enable",184,null],[11,"dma2en","","Bit 1 - DMA2 clock enable",184,null],[11,"sramen","","Bit 2 - SRAM interface clock enable",184,null],[11,"flitfen","","Bit 4 - FLITF clock enable",184,null],[11,"crcen","","Bit 6 - CRC clock enable",184,null],[11,"iopaen","","Bit 17 - I/O port A clock enable",184,null],[11,"iopben","","Bit 18 - I/O port B clock enable",184,null],[11,"iopcen","","Bit 19 - I/O port C clock enable",184,null],[11,"iopden","","Bit 20 - I/O port D clock enable",184,null],[11,"iopeen","","Bit 21 - I/O port E clock enable",184,null],[11,"iopfen","","Bit 22 - I/O port F clock enable",184,null],[11,"tscen","","Bit 24 - Touch sensing controller clock enable",184,null],[11,"adc12en","","Bit 28 - ADC1 and ADC2 clock enable",184,null],[11,"adc34en","","Bit 29 - ADC3 and ADC4 clock enable",184,null],[11,"clone","","",185,null],[11,"reset_value","","Reset value",185,{"inputs":[],"output":{"name":"self"}}],[11,"dmaen","","Bit 0 - DMA1 clock enable",185,null],[11,"dma2en","","Bit 1 - DMA2 clock enable",185,null],[11,"sramen","","Bit 2 - SRAM interface clock enable",185,null],[11,"flitfen","","Bit 4 - FLITF clock enable",185,null],[11,"crcen","","Bit 6 - CRC clock enable",185,null],[11,"iopaen","","Bit 17 - I/O port A clock enable",185,null],[11,"iopben","","Bit 18 - I/O port B clock enable",185,null],[11,"iopcen","","Bit 19 - I/O port C clock enable",185,null],[11,"iopden","","Bit 20 - I/O port D clock enable",185,null],[11,"iopeen","","Bit 21 - I/O port E clock enable",185,null],[11,"iopfen","","Bit 22 - I/O port F clock enable",185,null],[11,"tscen","","Bit 24 - Touch sensing controller clock enable",185,null],[11,"adc12en","","Bit 28 - ADC1 and ADC2 clock enable",185,null],[11,"adc34en","","Bit 29 - ADC3 and ADC4 clock enable",185,null],[11,"modify","","",186,null],[11,"read","","",186,null],[11,"write","","",186,null],[11,"clone","","",187,null],[11,"syscfgen","","Bit 0 - SYSCFG clock enable",187,null],[11,"tim1en","","Bit 11 - TIM1 Timer clock enable",187,null],[11,"spi1en","","Bit 12 - SPI 1 clock enable",187,null],[11,"tim8en","","Bit 13 - TIM8 Timer clock enable",187,null],[11,"usart1en","","Bit 14 - USART1 clock enable",187,null],[11,"tim15en","","Bit 16 - TIM15 timer clock enable",187,null],[11,"tim16en","","Bit 17 - TIM16 timer clock enable",187,null],[11,"tim17en","","Bit 18 - TIM17 timer clock enable",187,null],[11,"clone","","",188,null],[11,"reset_value","","Reset value",188,{"inputs":[],"output":{"name":"self"}}],[11,"syscfgen","","Bit 0 - SYSCFG clock enable",188,null],[11,"tim1en","","Bit 11 - TIM1 Timer clock enable",188,null],[11,"spi1en","","Bit 12 - SPI 1 clock enable",188,null],[11,"tim8en","","Bit 13 - TIM8 Timer clock enable",188,null],[11,"usart1en","","Bit 14 - USART1 clock enable",188,null],[11,"tim15en","","Bit 16 - TIM15 timer clock enable",188,null],[11,"tim16en","","Bit 17 - TIM16 timer clock enable",188,null],[11,"tim17en","","Bit 18 - TIM17 timer clock enable",188,null],[11,"modify","","",189,null],[11,"read","","",189,null],[11,"write","","",189,null],[11,"clone","","",190,null],[11,"tim2en","","Bit 0 - Timer 2 clock enable",190,null],[11,"tim3en","","Bit 1 - Timer 3 clock enable",190,null],[11,"tim4en","","Bit 2 - Timer 4 clock enable",190,null],[11,"tim6en","","Bit 4 - Timer 6 clock enable",190,null],[11,"tim7en","","Bit 5 - Timer 7 clock enable",190,null],[11,"wwdgen","","Bit 11 - Window watchdog clock enable",190,null],[11,"spi2en","","Bit 14 - SPI 2 clock enable",190,null],[11,"spi3en","","Bit 15 - SPI 3 clock enable",190,null],[11,"usart2en","","Bit 17 - USART 2 clock enable",190,null],[11,"i2c1en","","Bit 21 - I2C 1 clock enable",190,null],[11,"i2c2en","","Bit 22 - I2C 2 clock enable",190,null],[11,"usben","","Bit 23 - USB clock enable",190,null],[11,"canen","","Bit 25 - CAN clock enable",190,null],[11,"pwren","","Bit 28 - Power interface clock enable",190,null],[11,"dacen","","Bit 29 - DAC interface clock enable",190,null],[11,"clone","","",191,null],[11,"reset_value","","Reset value",191,{"inputs":[],"output":{"name":"self"}}],[11,"tim2en","","Bit 0 - Timer 2 clock enable",191,null],[11,"tim3en","","Bit 1 - Timer 3 clock enable",191,null],[11,"tim4en","","Bit 2 - Timer 4 clock enable",191,null],[11,"tim6en","","Bit 4 - Timer 6 clock enable",191,null],[11,"tim7en","","Bit 5 - Timer 7 clock enable",191,null],[11,"wwdgen","","Bit 11 - Window watchdog clock enable",191,null],[11,"spi2en","","Bit 14 - SPI 2 clock enable",191,null],[11,"spi3en","","Bit 15 - SPI 3 clock enable",191,null],[11,"usart2en","","Bit 17 - USART 2 clock enable",191,null],[11,"i2c1en","","Bit 21 - I2C 1 clock enable",191,null],[11,"i2c2en","","Bit 22 - I2C 2 clock enable",191,null],[11,"usben","","Bit 23 - USB clock enable",191,null],[11,"canen","","Bit 25 - CAN clock enable",191,null],[11,"pwren","","Bit 28 - Power interface clock enable",191,null],[11,"dacen","","Bit 29 - DAC interface clock enable",191,null],[11,"modify","","",192,null],[11,"read","","",192,null],[11,"write","","",192,null],[11,"clone","","",193,null],[11,"lseon","","Bit 0 - External Low Speed oscillator enable",193,null],[11,"lserdy","","Bit 1 - External Low Speed oscillator ready",193,null],[11,"lsebyp","","Bit 2 - External Low Speed oscillator bypass",193,null],[11,"lsedrv","","Bits 3:4 - LSE oscillator drive capability",193,null],[11,"rtcsel","","Bits 8:9 - RTC clock source selection",193,null],[11,"rtcen","","Bit 15 - RTC clock enable",193,null],[11,"bdrst","","Bit 16 - Backup domain software reset",193,null],[11,"clone","","",194,null],[11,"reset_value","","Reset value",194,{"inputs":[],"output":{"name":"self"}}],[11,"lseon","","Bit 0 - External Low Speed oscillator enable",194,null],[11,"lsebyp","","Bit 2 - External Low Speed oscillator bypass",194,null],[11,"lsedrv","","Bits 3:4 - LSE oscillator drive capability",194,null],[11,"rtcsel","","Bits 8:9 - RTC clock source selection",194,null],[11,"rtcen","","Bit 15 - RTC clock enable",194,null],[11,"bdrst","","Bit 16 - Backup domain software reset",194,null],[11,"modify","","",195,null],[11,"read","","",195,null],[11,"write","","",195,null],[11,"clone","","",196,null],[11,"lsion","","Bit 0 - Internal low speed oscillator enable",196,null],[11,"lsirdy","","Bit 1 - Internal low speed oscillator ready",196,null],[11,"rmvf","","Bit 24 - Remove reset flag",196,null],[11,"oblrstf","","Bit 25 - Option byte loader reset flag",196,null],[11,"pinrstf","","Bit 26 - PIN reset flag",196,null],[11,"porrstf","","Bit 27 - POR/PDR reset flag",196,null],[11,"sftrstf","","Bit 28 - Software reset flag",196,null],[11,"iwdgrstf","","Bit 29 - Independent watchdog reset flag",196,null],[11,"wwdgrstf","","Bit 30 - Window watchdog reset flag",196,null],[11,"lpwrrstf","","Bit 31 - Low-power reset flag",196,null],[11,"clone","","",197,null],[11,"reset_value","","Reset value",197,{"inputs":[],"output":{"name":"self"}}],[11,"lsion","","Bit 0 - Internal low speed oscillator enable",197,null],[11,"rmvf","","Bit 24 - Remove reset flag",197,null],[11,"oblrstf","","Bit 25 - Option byte loader reset flag",197,null],[11,"pinrstf","","Bit 26 - PIN reset flag",197,null],[11,"porrstf","","Bit 27 - POR/PDR reset flag",197,null],[11,"sftrstf","","Bit 28 - Software reset flag",197,null],[11,"iwdgrstf","","Bit 29 - Independent watchdog reset flag",197,null],[11,"wwdgrstf","","Bit 30 - Window watchdog reset flag",197,null],[11,"lpwrrstf","","Bit 31 - Low-power reset flag",197,null],[11,"modify","","",198,null],[11,"read","","",198,null],[11,"write","","",198,null],[11,"clone","","",199,null],[11,"ioparst","","Bit 17 - I/O port A reset",199,null],[11,"iopbrst","","Bit 18 - I/O port B reset",199,null],[11,"iopcrst","","Bit 19 - I/O port C reset",199,null],[11,"iopdrst","","Bit 20 - I/O port D reset",199,null],[11,"ioperst","","Bit 21 - I/O port E reset",199,null],[11,"iopfrst","","Bit 22 - I/O port F reset",199,null],[11,"tscrst","","Bit 24 - Touch sensing controller reset",199,null],[11,"adc12rst","","Bit 28 - ADC1 and ADC2 reset",199,null],[11,"adc34rst","","Bit 29 - ADC3 and ADC4 reset",199,null],[11,"clone","","",200,null],[11,"reset_value","","Reset value",200,{"inputs":[],"output":{"name":"self"}}],[11,"ioparst","","Bit 17 - I/O port A reset",200,null],[11,"iopbrst","","Bit 18 - I/O port B reset",200,null],[11,"iopcrst","","Bit 19 - I/O port C reset",200,null],[11,"iopdrst","","Bit 20 - I/O port D reset",200,null],[11,"ioperst","","Bit 21 - I/O port E reset",200,null],[11,"iopfrst","","Bit 22 - I/O port F reset",200,null],[11,"tscrst","","Bit 24 - Touch sensing controller reset",200,null],[11,"adc12rst","","Bit 28 - ADC1 and ADC2 reset",200,null],[11,"adc34rst","","Bit 29 - ADC3 and ADC4 reset",200,null],[11,"modify","","",201,null],[11,"read","","",201,null],[11,"write","","",201,null],[11,"clone","","",202,null],[11,"prediv","","Bits 0:3 - PREDIV division factor",202,null],[11,"adc12pres","","Bits 4:8 - ADC1 and ADC2 prescaler",202,null],[11,"adc34pres","","Bits 9:13 - ADC3 and ADC4 prescaler",202,null],[11,"clone","","",203,null],[11,"reset_value","","Reset value",203,{"inputs":[],"output":{"name":"self"}}],[11,"prediv","","Bits 0:3 - PREDIV division factor",203,null],[11,"adc12pres","","Bits 4:8 - ADC1 and ADC2 prescaler",203,null],[11,"adc34pres","","Bits 9:13 - ADC3 and ADC4 prescaler",203,null],[11,"modify","","",204,null],[11,"read","","",204,null],[11,"write","","",204,null],[11,"clone","","",205,null],[11,"usart1sw","","Bits 0:1 - USART1 clock source selection",205,null],[11,"i2c1sw","","Bit 4 - I2C1 clock source selection",205,null],[11,"i2c2sw","","Bit 5 - I2C2 clock source selection",205,null],[11,"usart2sw","","Bits 16:17 - USART2 clock source selection",205,null],[11,"usart3sw","","Bits 18:19 - USART3 clock source selection",205,null],[11,"tim1sw","","Bit 8 - Timer1 clock source selection",205,null],[11,"tim8sw","","Bit 9 - Timer8 clock source selection",205,null],[11,"uart4sw","","Bits 20:21 - UART4 clock source selection",205,null],[11,"uart5sw","","Bits 22:23 - UART5 clock source selection",205,null],[11,"clone","","",206,null],[11,"reset_value","","Reset value",206,{"inputs":[],"output":{"name":"self"}}],[11,"usart1sw","","Bits 0:1 - USART1 clock source selection",206,null],[11,"i2c1sw","","Bit 4 - I2C1 clock source selection",206,null],[11,"i2c2sw","","Bit 5 - I2C2 clock source selection",206,null],[11,"usart2sw","","Bits 16:17 - USART2 clock source selection",206,null],[11,"usart3sw","","Bits 18:19 - USART3 clock source selection",206,null],[11,"tim1sw","","Bit 8 - Timer1 clock source selection",206,null],[11,"tim8sw","","Bit 9 - Timer8 clock source selection",206,null],[11,"uart4sw","","Bits 20:21 - UART4 clock source selection",206,null],[11,"uart5sw","","Bits 22:23 - UART5 clock source selection",206,null],[0,"spi","stm32f30x_memory_map","",null,null],[3,"Spi","stm32f30x_memory_map::spi","Serial peripheral interface/Inter-IC sound",null,null],[12,"cr1","","0x00 - control register 1",207,null],[12,"cr2","","0x04 - control register 2",207,null],[12,"sr","","0x08 - status register",207,null],[12,"dr","","0x0c - data register",207,null],[12,"crcpr","","0x10 - CRC polynomial register",207,null],[12,"rxcrcr","","0x14 - RX CRC register",207,null],[12,"txcrcr","","0x18 - TX CRC register",207,null],[12,"i2scfgr","","0x1c - I2S configuration register",207,null],[12,"i2spr","","0x20 - I2S prescaler register",207,null],[3,"Cr1","","",null,null],[3,"Cr1R","","",null,null],[3,"Cr1W","","",null,null],[3,"Cr2","","",null,null],[3,"Cr2R","","",null,null],[3,"Cr2W","","",null,null],[3,"Sr","","",null,null],[3,"SrR","","",null,null],[3,"SrW","","",null,null],[3,"Dr","","",null,null],[3,"DrR","","",null,null],[3,"DrW","","",null,null],[3,"Crcpr","","",null,null],[3,"CrcprR","","",null,null],[3,"CrcprW","","",null,null],[3,"Rxcrcr","","",null,null],[3,"RxcrcrR","","",null,null],[3,"RxcrcrW","","",null,null],[3,"Txcrcr","","",null,null],[3,"TxcrcrR","","",null,null],[3,"TxcrcrW","","",null,null],[3,"I2scfgr","","",null,null],[3,"I2scfgrR","","",null,null],[3,"I2scfgrW","","",null,null],[3,"I2spr","","",null,null],[3,"I2sprR","","",null,null],[3,"I2sprW","","",null,null],[11,"modify","","",208,null],[11,"read","","",208,null],[11,"write","","",208,null],[11,"clone","","",209,null],[11,"bidimode","","Bit 15 - Bidirectional data mode enable",209,null],[11,"bidioe","","Bit 14 - Output enable in bidirectional mode",209,null],[11,"crcen","","Bit 13 - Hardware CRC calculation enable",209,null],[11,"crcnext","","Bit 12 - CRC transfer next",209,null],[11,"dff","","Bit 11 - Data frame format",209,null],[11,"rxonly","","Bit 10 - Receive only",209,null],[11,"ssm","","Bit 9 - Software slave management",209,null],[11,"ssi","","Bit 8 - Internal slave select",209,null],[11,"lsbfirst","","Bit 7 - Frame format",209,null],[11,"spe","","Bit 6 - SPI enable",209,null],[11,"br","","Bits 3:5 - Baud rate control",209,null],[11,"mstr","","Bit 2 - Master selection",209,null],[11,"cpol","","Bit 1 - Clock polarity",209,null],[11,"cpha","","Bit 0 - Clock phase",209,null],[11,"clone","","",210,null],[11,"reset_value","","Reset value",210,{"inputs":[],"output":{"name":"self"}}],[11,"bidimode","","Bit 15 - Bidirectional data mode enable",210,null],[11,"bidioe","","Bit 14 - Output enable in bidirectional mode",210,null],[11,"crcen","","Bit 13 - Hardware CRC calculation enable",210,null],[11,"crcnext","","Bit 12 - CRC transfer next",210,null],[11,"dff","","Bit 11 - Data frame format",210,null],[11,"rxonly","","Bit 10 - Receive only",210,null],[11,"ssm","","Bit 9 - Software slave management",210,null],[11,"ssi","","Bit 8 - Internal slave select",210,null],[11,"lsbfirst","","Bit 7 - Frame format",210,null],[11,"spe","","Bit 6 - SPI enable",210,null],[11,"br","","Bits 3:5 - Baud rate control",210,null],[11,"mstr","","Bit 2 - Master selection",210,null],[11,"cpol","","Bit 1 - Clock polarity",210,null],[11,"cpha","","Bit 0 - Clock phase",210,null],[11,"modify","","",211,null],[11,"read","","",211,null],[11,"write","","",211,null],[11,"clone","","",212,null],[11,"rxdmaen","","Bit 0 - Rx buffer DMA enable",212,null],[11,"txdmaen","","Bit 1 - Tx buffer DMA enable",212,null],[11,"ssoe","","Bit 2 - SS output enable",212,null],[11,"nssp","","Bit 3 - NSS pulse management",212,null],[11,"frf","","Bit 4 - Frame format",212,null],[11,"errie","","Bit 5 - Error interrupt enable",212,null],[11,"rxneie","","Bit 6 - RX buffer not empty interrupt enable",212,null],[11,"txeie","","Bit 7 - Tx buffer empty interrupt enable",212,null],[11,"ds","","Bits 8:11 - Data size",212,null],[11,"frxth","","Bit 12 - FIFO reception threshold",212,null],[11,"ldma_rx","","Bit 13 - Last DMA transfer for reception",212,null],[11,"ldma_tx","","Bit 14 - Last DMA transfer for transmission",212,null],[11,"clone","","",213,null],[11,"reset_value","","Reset value",213,{"inputs":[],"output":{"name":"self"}}],[11,"rxdmaen","","Bit 0 - Rx buffer DMA enable",213,null],[11,"txdmaen","","Bit 1 - Tx buffer DMA enable",213,null],[11,"ssoe","","Bit 2 - SS output enable",213,null],[11,"nssp","","Bit 3 - NSS pulse management",213,null],[11,"frf","","Bit 4 - Frame format",213,null],[11,"errie","","Bit 5 - Error interrupt enable",213,null],[11,"rxneie","","Bit 6 - RX buffer not empty interrupt enable",213,null],[11,"txeie","","Bit 7 - Tx buffer empty interrupt enable",213,null],[11,"ds","","Bits 8:11 - Data size",213,null],[11,"frxth","","Bit 12 - FIFO reception threshold",213,null],[11,"ldma_rx","","Bit 13 - Last DMA transfer for reception",213,null],[11,"ldma_tx","","Bit 14 - Last DMA transfer for transmission",213,null],[11,"modify","","",214,null],[11,"read","","",214,null],[11,"write","","",214,null],[11,"clone","","",215,null],[11,"rxne","","Bit 0 - Receive buffer not empty",215,null],[11,"txe","","Bit 1 - Transmit buffer empty",215,null],[11,"chside","","Bit 2 - Channel side",215,null],[11,"udr","","Bit 3 - Underrun flag",215,null],[11,"crcerr","","Bit 4 - CRC error flag",215,null],[11,"modf","","Bit 5 - Mode fault",215,null],[11,"ovr","","Bit 6 - Overrun flag",215,null],[11,"bsy","","Bit 7 - Busy flag",215,null],[11,"tifrfe","","Bit 8 - TI frame format error",215,null],[11,"frlvl","","Bits 9:10 - FIFO reception level",215,null],[11,"ftlvl","","Bits 11:12 - FIFO transmission level",215,null],[11,"clone","","",216,null],[11,"reset_value","","Reset value",216,{"inputs":[],"output":{"name":"self"}}],[11,"crcerr","","Bit 4 - CRC error flag",216,null],[11,"modify","","",217,null],[11,"read","","",217,null],[11,"write","","",217,null],[11,"clone","","",218,null],[11,"dr","","Bits 0:15 - Data register",218,null],[11,"clone","","",219,null],[11,"reset_value","","Reset value",219,{"inputs":[],"output":{"name":"self"}}],[11,"dr","","Bits 0:15 - Data register",219,null],[11,"modify","","",220,null],[11,"read","","",220,null],[11,"write","","",220,null],[11,"clone","","",221,null],[11,"crcpoly","","Bits 0:15 - CRC polynomial register",221,null],[11,"clone","","",222,null],[11,"reset_value","","Reset value",222,{"inputs":[],"output":{"name":"self"}}],[11,"crcpoly","","Bits 0:15 - CRC polynomial register",222,null],[11,"read","","",223,null],[11,"clone","","",224,null],[11,"rx_crc","","Bits 0:15 - Rx CRC register",224,null],[11,"clone","","",225,null],[11,"reset_value","","Reset value",225,{"inputs":[],"output":{"name":"self"}}],[11,"rx_crc","","Bits 0:15 - Rx CRC register",225,null],[11,"read","","",226,null],[11,"clone","","",227,null],[11,"tx_crc","","Bits 0:15 - Tx CRC register",227,null],[11,"clone","","",228,null],[11,"reset_value","","Reset value",228,{"inputs":[],"output":{"name":"self"}}],[11,"tx_crc","","Bits 0:15 - Tx CRC register",228,null],[11,"modify","","",229,null],[11,"read","","",229,null],[11,"write","","",229,null],[11,"clone","","",230,null],[11,"i2smod","","Bit 11 - I2S mode selection",230,null],[11,"i2se","","Bit 10 - I2S Enable",230,null],[11,"i2scfg","","Bits 8:9 - I2S configuration mode",230,null],[11,"pcmsync","","Bit 7 - PCM frame synchronization",230,null],[11,"i2sstd","","Bits 4:5 - I2S standard selection",230,null],[11,"ckpol","","Bit 3 - Steady state clock polarity",230,null],[11,"datlen","","Bits 1:2 - Data length to be transferred",230,null],[11,"chlen","","Bit 0 - Channel length (number of bits per audio channel)",230,null],[11,"clone","","",231,null],[11,"reset_value","","Reset value",231,{"inputs":[],"output":{"name":"self"}}],[11,"i2smod","","Bit 11 - I2S mode selection",231,null],[11,"i2se","","Bit 10 - I2S Enable",231,null],[11,"i2scfg","","Bits 8:9 - I2S configuration mode",231,null],[11,"pcmsync","","Bit 7 - PCM frame synchronization",231,null],[11,"i2sstd","","Bits 4:5 - I2S standard selection",231,null],[11,"ckpol","","Bit 3 - Steady state clock polarity",231,null],[11,"datlen","","Bits 1:2 - Data length to be transferred",231,null],[11,"chlen","","Bit 0 - Channel length (number of bits per audio channel)",231,null],[11,"modify","","",232,null],[11,"read","","",232,null],[11,"write","","",232,null],[11,"clone","","",233,null],[11,"mckoe","","Bit 9 - Master clock output enable",233,null],[11,"odd","","Bit 8 - Odd factor for the prescaler",233,null],[11,"i2sdiv","","Bits 0:7 - I2S Linear prescaler",233,null],[11,"clone","","",234,null],[11,"reset_value","","Reset value",234,{"inputs":[],"output":{"name":"self"}}],[11,"mckoe","","Bit 9 - Master clock output enable",234,null],[11,"odd","","Bit 8 - Odd factor for the prescaler",234,null],[11,"i2sdiv","","Bits 0:7 - I2S Linear prescaler",234,null],[0,"usart","stm32f30x_memory_map","",null,null],[3,"Usart","stm32f30x_memory_map::usart","Universal synchronous asynchronous receiver transmitter",null,null],[12,"cr1","","0x00 - Control register 1",235,null],[12,"cr2","","0x04 - Control register 2",235,null],[12,"cr3","","0x08 - Control register 3",235,null],[12,"brr","","0x0c - Baud rate register",235,null],[12,"gtpr","","0x10 - Guard time and prescaler register",235,null],[12,"rtor","","0x14 - Receiver timeout register",235,null],[12,"rqr","","0x18 - Request register",235,null],[12,"isr","","0x1c - Interrupt &amp; status register",235,null],[12,"icr","","0x20 - Interrupt flag clear register",235,null],[12,"rdr","","0x24 - Receive data register",235,null],[12,"tdr","","0x28 - Transmit data register",235,null],[3,"Cr1","","",null,null],[3,"Cr1R","","",null,null],[3,"Cr1W","","",null,null],[3,"Cr2","","",null,null],[3,"Cr2R","","",null,null],[3,"Cr2W","","",null,null],[3,"Cr3","","",null,null],[3,"Cr3R","","",null,null],[3,"Cr3W","","",null,null],[3,"Brr","","",null,null],[3,"BrrR","","",null,null],[3,"BrrW","","",null,null],[3,"Gtpr","","",null,null],[3,"GtprR","","",null,null],[3,"GtprW","","",null,null],[3,"Rtor","","",null,null],[3,"RtorR","","",null,null],[3,"RtorW","","",null,null],[3,"Rqr","","",null,null],[3,"RqrR","","",null,null],[3,"RqrW","","",null,null],[3,"Isr","","",null,null],[3,"IsrR","","",null,null],[3,"IsrW","","",null,null],[3,"Icr","","",null,null],[3,"IcrR","","",null,null],[3,"IcrW","","",null,null],[3,"Rdr","","",null,null],[3,"RdrR","","",null,null],[3,"RdrW","","",null,null],[3,"Tdr","","",null,null],[3,"TdrR","","",null,null],[3,"TdrW","","",null,null],[11,"modify","","",236,null],[11,"read","","",236,null],[11,"write","","",236,null],[11,"clone","","",237,null],[11,"eobie","","Bit 27 - End of Block interrupt enable",237,null],[11,"rtoie","","Bit 26 - Receiver timeout interrupt enable",237,null],[11,"deat","","Bits 21:25 - Driver Enable assertion time",237,null],[11,"dedt","","Bits 16:20 - Driver Enable deassertion time",237,null],[11,"over8","","Bit 15 - Oversampling mode",237,null],[11,"cmie","","Bit 14 - Character match interrupt enable",237,null],[11,"mme","","Bit 13 - Mute mode enable",237,null],[11,"m","","Bit 12 - Word length",237,null],[11,"wake","","Bit 11 - Receiver wakeup method",237,null],[11,"pce","","Bit 10 - Parity control enable",237,null],[11,"ps","","Bit 9 - Parity selection",237,null],[11,"peie","","Bit 8 - PE interrupt enable",237,null],[11,"txeie","","Bit 7 - interrupt enable",237,null],[11,"tcie","","Bit 6 - Transmission complete interrupt enable",237,null],[11,"rxneie","","Bit 5 - RXNE interrupt enable",237,null],[11,"idleie","","Bit 4 - IDLE interrupt enable",237,null],[11,"te","","Bit 3 - Transmitter enable",237,null],[11,"re","","Bit 2 - Receiver enable",237,null],[11,"uesm","","Bit 1 - USART enable in Stop mode",237,null],[11,"ue","","Bit 0 - USART enable",237,null],[11,"clone","","",238,null],[11,"reset_value","","Reset value",238,{"inputs":[],"output":{"name":"self"}}],[11,"eobie","","Bit 27 - End of Block interrupt enable",238,null],[11,"rtoie","","Bit 26 - Receiver timeout interrupt enable",238,null],[11,"deat","","Bits 21:25 - Driver Enable assertion time",238,null],[11,"dedt","","Bits 16:20 - Driver Enable deassertion time",238,null],[11,"over8","","Bit 15 - Oversampling mode",238,null],[11,"cmie","","Bit 14 - Character match interrupt enable",238,null],[11,"mme","","Bit 13 - Mute mode enable",238,null],[11,"m","","Bit 12 - Word length",238,null],[11,"wake","","Bit 11 - Receiver wakeup method",238,null],[11,"pce","","Bit 10 - Parity control enable",238,null],[11,"ps","","Bit 9 - Parity selection",238,null],[11,"peie","","Bit 8 - PE interrupt enable",238,null],[11,"txeie","","Bit 7 - interrupt enable",238,null],[11,"tcie","","Bit 6 - Transmission complete interrupt enable",238,null],[11,"rxneie","","Bit 5 - RXNE interrupt enable",238,null],[11,"idleie","","Bit 4 - IDLE interrupt enable",238,null],[11,"te","","Bit 3 - Transmitter enable",238,null],[11,"re","","Bit 2 - Receiver enable",238,null],[11,"uesm","","Bit 1 - USART enable in Stop mode",238,null],[11,"ue","","Bit 0 - USART enable",238,null],[11,"modify","","",239,null],[11,"read","","",239,null],[11,"write","","",239,null],[11,"clone","","",240,null],[11,"add4","","Bits 28:31 - Address of the USART node",240,null],[11,"add0","","Bits 24:27 - Address of the USART node",240,null],[11,"rtoen","","Bit 23 - Receiver timeout enable",240,null],[11,"abrmod","","Bits 21:22 - Auto baud rate mode",240,null],[11,"abren","","Bit 20 - Auto baud rate enable",240,null],[11,"msbfirst","","Bit 19 - Most significant bit first",240,null],[11,"datainv","","Bit 18 - Binary data inversion",240,null],[11,"txinv","","Bit 17 - TX pin active level inversion",240,null],[11,"rxinv","","Bit 16 - RX pin active level inversion",240,null],[11,"swap","","Bit 15 - Swap TX/RX pins",240,null],[11,"linen","","Bit 14 - LIN mode enable",240,null],[11,"stop","","Bits 12:13 - STOP bits",240,null],[11,"clken","","Bit 11 - Clock enable",240,null],[11,"cpol","","Bit 10 - Clock polarity",240,null],[11,"cpha","","Bit 9 - Clock phase",240,null],[11,"lbcl","","Bit 8 - Last bit clock pulse",240,null],[11,"lbdie","","Bit 6 - LIN break detection interrupt enable",240,null],[11,"lbdl","","Bit 5 - LIN break detection length",240,null],[11,"addm7","","Bit 4 - 7-bit Address Detection/4-bit Address Detection",240,null],[11,"clone","","",241,null],[11,"reset_value","","Reset value",241,{"inputs":[],"output":{"name":"self"}}],[11,"add4","","Bits 28:31 - Address of the USART node",241,null],[11,"add0","","Bits 24:27 - Address of the USART node",241,null],[11,"rtoen","","Bit 23 - Receiver timeout enable",241,null],[11,"abrmod","","Bits 21:22 - Auto baud rate mode",241,null],[11,"abren","","Bit 20 - Auto baud rate enable",241,null],[11,"msbfirst","","Bit 19 - Most significant bit first",241,null],[11,"datainv","","Bit 18 - Binary data inversion",241,null],[11,"txinv","","Bit 17 - TX pin active level inversion",241,null],[11,"rxinv","","Bit 16 - RX pin active level inversion",241,null],[11,"swap","","Bit 15 - Swap TX/RX pins",241,null],[11,"linen","","Bit 14 - LIN mode enable",241,null],[11,"stop","","Bits 12:13 - STOP bits",241,null],[11,"clken","","Bit 11 - Clock enable",241,null],[11,"cpol","","Bit 10 - Clock polarity",241,null],[11,"cpha","","Bit 9 - Clock phase",241,null],[11,"lbcl","","Bit 8 - Last bit clock pulse",241,null],[11,"lbdie","","Bit 6 - LIN break detection interrupt enable",241,null],[11,"lbdl","","Bit 5 - LIN break detection length",241,null],[11,"addm7","","Bit 4 - 7-bit Address Detection/4-bit Address Detection",241,null],[11,"modify","","",242,null],[11,"read","","",242,null],[11,"write","","",242,null],[11,"clone","","",243,null],[11,"wufie","","Bit 22 - Wakeup from Stop mode interrupt enable",243,null],[11,"wus","","Bits 20:21 - Wakeup from Stop mode interrupt flag selection",243,null],[11,"scarcnt","","Bits 17:19 - Smartcard auto-retry count",243,null],[11,"dep","","Bit 15 - Driver enable polarity selection",243,null],[11,"dem","","Bit 14 - Driver enable mode",243,null],[11,"ddre","","Bit 13 - DMA Disable on Reception Error",243,null],[11,"ovrdis","","Bit 12 - Overrun Disable",243,null],[11,"onebit","","Bit 11 - One sample bit method enable",243,null],[11,"ctsie","","Bit 10 - CTS interrupt enable",243,null],[11,"ctse","","Bit 9 - CTS enable",243,null],[11,"rtse","","Bit 8 - RTS enable",243,null],[11,"dmat","","Bit 7 - DMA enable transmitter",243,null],[11,"dmar","","Bit 6 - DMA enable receiver",243,null],[11,"scen","","Bit 5 - Smartcard mode enable",243,null],[11,"nack","","Bit 4 - Smartcard NACK enable",243,null],[11,"hdsel","","Bit 3 - Half-duplex selection",243,null],[11,"irlp","","Bit 2 - IrDA low-power",243,null],[11,"iren","","Bit 1 - IrDA mode enable",243,null],[11,"eie","","Bit 0 - Error interrupt enable",243,null],[11,"clone","","",244,null],[11,"reset_value","","Reset value",244,{"inputs":[],"output":{"name":"self"}}],[11,"wufie","","Bit 22 - Wakeup from Stop mode interrupt enable",244,null],[11,"wus","","Bits 20:21 - Wakeup from Stop mode interrupt flag selection",244,null],[11,"scarcnt","","Bits 17:19 - Smartcard auto-retry count",244,null],[11,"dep","","Bit 15 - Driver enable polarity selection",244,null],[11,"dem","","Bit 14 - Driver enable mode",244,null],[11,"ddre","","Bit 13 - DMA Disable on Reception Error",244,null],[11,"ovrdis","","Bit 12 - Overrun Disable",244,null],[11,"onebit","","Bit 11 - One sample bit method enable",244,null],[11,"ctsie","","Bit 10 - CTS interrupt enable",244,null],[11,"ctse","","Bit 9 - CTS enable",244,null],[11,"rtse","","Bit 8 - RTS enable",244,null],[11,"dmat","","Bit 7 - DMA enable transmitter",244,null],[11,"dmar","","Bit 6 - DMA enable receiver",244,null],[11,"scen","","Bit 5 - Smartcard mode enable",244,null],[11,"nack","","Bit 4 - Smartcard NACK enable",244,null],[11,"hdsel","","Bit 3 - Half-duplex selection",244,null],[11,"irlp","","Bit 2 - IrDA low-power",244,null],[11,"iren","","Bit 1 - IrDA mode enable",244,null],[11,"eie","","Bit 0 - Error interrupt enable",244,null],[11,"modify","","",245,null],[11,"read","","",245,null],[11,"write","","",245,null],[11,"clone","","",246,null],[11,"div_mantissa","","Bits 4:15 - mantissa of USARTDIV",246,null],[11,"div_fraction","","Bits 0:3 - fraction of USARTDIV",246,null],[11,"clone","","",247,null],[11,"reset_value","","Reset value",247,{"inputs":[],"output":{"name":"self"}}],[11,"div_mantissa","","Bits 4:15 - mantissa of USARTDIV",247,null],[11,"div_fraction","","Bits 0:3 - fraction of USARTDIV",247,null],[11,"modify","","",248,null],[11,"read","","",248,null],[11,"write","","",248,null],[11,"clone","","",249,null],[11,"gt","","Bits 8:15 - Guard time value",249,null],[11,"psc","","Bits 0:7 - Prescaler value",249,null],[11,"clone","","",250,null],[11,"reset_value","","Reset value",250,{"inputs":[],"output":{"name":"self"}}],[11,"gt","","Bits 8:15 - Guard time value",250,null],[11,"psc","","Bits 0:7 - Prescaler value",250,null],[11,"modify","","",251,null],[11,"read","","",251,null],[11,"write","","",251,null],[11,"clone","","",252,null],[11,"blen","","Bits 24:31 - Block Length",252,null],[11,"rto","","Bits 0:23 - Receiver timeout value",252,null],[11,"clone","","",253,null],[11,"reset_value","","Reset value",253,{"inputs":[],"output":{"name":"self"}}],[11,"blen","","Bits 24:31 - Block Length",253,null],[11,"rto","","Bits 0:23 - Receiver timeout value",253,null],[11,"modify","","",254,null],[11,"read","","",254,null],[11,"write","","",254,null],[11,"clone","","",255,null],[11,"txfrq","","Bit 4 - Transmit data flush request",255,null],[11,"rxfrq","","Bit 3 - Receive data flush request",255,null],[11,"mmrq","","Bit 2 - Mute mode request",255,null],[11,"sbkrq","","Bit 1 - Send break request",255,null],[11,"abrrq","","Bit 0 - Auto baud rate request",255,null],[11,"clone","","",256,null],[11,"reset_value","","Reset value",256,{"inputs":[],"output":{"name":"self"}}],[11,"txfrq","","Bit 4 - Transmit data flush request",256,null],[11,"rxfrq","","Bit 3 - Receive data flush request",256,null],[11,"mmrq","","Bit 2 - Mute mode request",256,null],[11,"sbkrq","","Bit 1 - Send break request",256,null],[11,"abrrq","","Bit 0 - Auto baud rate request",256,null],[11,"read","","",257,null],[11,"clone","","",258,null],[11,"reack","","Bit 22 - Receive enable acknowledge flag",258,null],[11,"teack","","Bit 21 - Transmit enable acknowledge flag",258,null],[11,"wuf","","Bit 20 - Wakeup from Stop mode flag",258,null],[11,"rwu","","Bit 19 - Receiver wakeup from Mute mode",258,null],[11,"sbkf","","Bit 18 - Send break flag",258,null],[11,"cmf","","Bit 17 - character match flag",258,null],[11,"busy","","Bit 16 - Busy flag",258,null],[11,"abrf","","Bit 15 - Auto baud rate flag",258,null],[11,"abre","","Bit 14 - Auto baud rate error",258,null],[11,"eobf","","Bit 12 - End of block flag",258,null],[11,"rtof","","Bit 11 - Receiver timeout",258,null],[11,"cts","","Bit 10 - CTS flag",258,null],[11,"ctsif","","Bit 9 - CTS interrupt flag",258,null],[11,"lbdf","","Bit 8 - LIN break detection flag",258,null],[11,"txe","","Bit 7 - Transmit data register empty",258,null],[11,"tc","","Bit 6 - Transmission complete",258,null],[11,"rxne","","Bit 5 - Read data register not empty",258,null],[11,"idle","","Bit 4 - Idle line detected",258,null],[11,"ore","","Bit 3 - Overrun error",258,null],[11,"nf","","Bit 2 - Noise detected flag",258,null],[11,"fe","","Bit 1 - Framing error",258,null],[11,"pe","","Bit 0 - Parity error",258,null],[11,"clone","","",259,null],[11,"reset_value","","Reset value",259,{"inputs":[],"output":{"name":"self"}}],[11,"reack","","Bit 22 - Receive enable acknowledge flag",259,null],[11,"teack","","Bit 21 - Transmit enable acknowledge flag",259,null],[11,"wuf","","Bit 20 - Wakeup from Stop mode flag",259,null],[11,"rwu","","Bit 19 - Receiver wakeup from Mute mode",259,null],[11,"sbkf","","Bit 18 - Send break flag",259,null],[11,"cmf","","Bit 17 - character match flag",259,null],[11,"busy","","Bit 16 - Busy flag",259,null],[11,"abrf","","Bit 15 - Auto baud rate flag",259,null],[11,"abre","","Bit 14 - Auto baud rate error",259,null],[11,"eobf","","Bit 12 - End of block flag",259,null],[11,"rtof","","Bit 11 - Receiver timeout",259,null],[11,"cts","","Bit 10 - CTS flag",259,null],[11,"ctsif","","Bit 9 - CTS interrupt flag",259,null],[11,"lbdf","","Bit 8 - LIN break detection flag",259,null],[11,"txe","","Bit 7 - Transmit data register empty",259,null],[11,"tc","","Bit 6 - Transmission complete",259,null],[11,"rxne","","Bit 5 - Read data register not empty",259,null],[11,"idle","","Bit 4 - Idle line detected",259,null],[11,"ore","","Bit 3 - Overrun error",259,null],[11,"nf","","Bit 2 - Noise detected flag",259,null],[11,"fe","","Bit 1 - Framing error",259,null],[11,"pe","","Bit 0 - Parity error",259,null],[11,"modify","","",260,null],[11,"read","","",260,null],[11,"write","","",260,null],[11,"clone","","",261,null],[11,"wucf","","Bit 20 - Wakeup from Stop mode clear flag",261,null],[11,"cmcf","","Bit 17 - Character match clear flag",261,null],[11,"eobcf","","Bit 12 - End of timeout clear flag",261,null],[11,"rtocf","","Bit 11 - Receiver timeout clear flag",261,null],[11,"ctscf","","Bit 9 - CTS clear flag",261,null],[11,"lbdcf","","Bit 8 - LIN break detection clear flag",261,null],[11,"tccf","","Bit 6 - Transmission complete clear flag",261,null],[11,"idlecf","","Bit 4 - Idle line detected clear flag",261,null],[11,"orecf","","Bit 3 - Overrun error clear flag",261,null],[11,"ncf","","Bit 2 - Noise detected clear flag",261,null],[11,"fecf","","Bit 1 - Framing error clear flag",261,null],[11,"pecf","","Bit 0 - Parity error clear flag",261,null],[11,"clone","","",262,null],[11,"reset_value","","Reset value",262,{"inputs":[],"output":{"name":"self"}}],[11,"wucf","","Bit 20 - Wakeup from Stop mode clear flag",262,null],[11,"cmcf","","Bit 17 - Character match clear flag",262,null],[11,"eobcf","","Bit 12 - End of timeout clear flag",262,null],[11,"rtocf","","Bit 11 - Receiver timeout clear flag",262,null],[11,"ctscf","","Bit 9 - CTS clear flag",262,null],[11,"lbdcf","","Bit 8 - LIN break detection clear flag",262,null],[11,"tccf","","Bit 6 - Transmission complete clear flag",262,null],[11,"idlecf","","Bit 4 - Idle line detected clear flag",262,null],[11,"orecf","","Bit 3 - Overrun error clear flag",262,null],[11,"ncf","","Bit 2 - Noise detected clear flag",262,null],[11,"fecf","","Bit 1 - Framing error clear flag",262,null],[11,"pecf","","Bit 0 - Parity error clear flag",262,null],[11,"read","","",263,null],[11,"clone","","",264,null],[11,"rdr","","Bits 0:8 - Receive data value",264,null],[11,"clone","","",265,null],[11,"reset_value","","Reset value",265,{"inputs":[],"output":{"name":"self"}}],[11,"rdr","","Bits 0:8 - Receive data value",265,null],[11,"modify","","",266,null],[11,"read","","",266,null],[11,"write","","",266,null],[11,"clone","","",267,null],[11,"tdr","","Bits 0:8 - Transmit data value",267,null],[11,"clone","","",268,null],[11,"reset_value","","Reset value",268,{"inputs":[],"output":{"name":"self"}}],[11,"tdr","","Bits 0:8 - Transmit data value",268,null],[11,"read_u8","stm32f30x_memory_map::spi","Reads a byte (`u8`) from this register",217,null],[11,"write_u8","","Writes a byte (`u8`) to this register",217,null]],"paths":[[3,"BTim"],[3,"Cr1"],[3,"Cr1R"],[3,"Cr1W"],[3,"Cr2"],[3,"Cr2R"],[3,"Cr2W"],[3,"Dier"],[3,"DierR"],[3,"DierW"],[3,"Sr"],[3,"SrR"],[3,"SrW"],[3,"Egr"],[3,"EgrR"],[3,"EgrW"],[3,"Cnt"],[3,"CntR"],[3,"CntW"],[3,"Psc"],[3,"PscR"],[3,"PscW"],[3,"Arr"],[3,"ArrR"],[3,"ArrW"],[3,"Dbgmcu"],[3,"Idcode"],[3,"IdcodeR"],[3,"IdcodeW"],[3,"Cr"],[3,"CrR"],[3,"CrW"],[3,"Apb1fz"],[3,"Apb1fzR"],[3,"Apb1fzW"],[3,"Apb2fz"],[3,"Apb2fzR"],[3,"Apb2fzW"],[3,"Gpio"],[3,"Moder"],[3,"ModerR"],[3,"ModerW"],[3,"Otyper"],[3,"OtyperR"],[3,"OtyperW"],[3,"Ospeedr"],[3,"OspeedrR"],[3,"OspeedrW"],[3,"Pupdr"],[3,"PupdrR"],[3,"PupdrW"],[3,"Idr"],[3,"IdrR"],[3,"IdrW"],[3,"Odr"],[3,"OdrR"],[3,"OdrW"],[3,"Bsrr"],[3,"BsrrR"],[3,"BsrrW"],[3,"Lckr"],[3,"LckrR"],[3,"LckrW"],[3,"Afrl"],[3,"AfrlR"],[3,"AfrlW"],[3,"Afrh"],[3,"AfrhR"],[3,"AfrhW"],[3,"Brr"],[3,"BrrR"],[3,"BrrW"],[3,"GpTim"],[3,"Cr1"],[3,"Cr1R"],[3,"Cr1W"],[3,"Cr2"],[3,"Cr2R"],[3,"Cr2W"],[3,"Smcr"],[3,"SmcrR"],[3,"SmcrW"],[3,"Dier"],[3,"DierR"],[3,"DierW"],[3,"Sr"],[3,"SrR"],[3,"SrW"],[3,"Egr"],[3,"EgrR"],[3,"EgrW"],[3,"Ccmr1Output"],[3,"Ccmr1OutputR"],[3,"Ccmr1OutputW"],[3,"Ccmr1Input"],[3,"Ccmr1InputR"],[3,"Ccmr1InputW"],[3,"Ccmr2Output"],[3,"Ccmr2OutputR"],[3,"Ccmr2OutputW"],[3,"Ccmr2Input"],[3,"Ccmr2InputR"],[3,"Ccmr2InputW"],[3,"Ccer"],[3,"CcerR"],[3,"CcerW"],[3,"Cnt"],[3,"CntR"],[3,"CntW"],[3,"Psc"],[3,"PscR"],[3,"PscW"],[3,"Arr"],[3,"ArrR"],[3,"ArrW"],[3,"Ccr1"],[3,"Ccr1R"],[3,"Ccr1W"],[3,"Ccr2"],[3,"Ccr2R"],[3,"Ccr2W"],[3,"Ccr3"],[3,"Ccr3R"],[3,"Ccr3W"],[3,"Ccr4"],[3,"Ccr4R"],[3,"Ccr4W"],[3,"Dcr"],[3,"DcrR"],[3,"DcrW"],[3,"Dmar"],[3,"DmarR"],[3,"DmarW"],[3,"I2c"],[3,"Cr1"],[3,"Cr1R"],[3,"Cr1W"],[3,"Cr2"],[3,"Cr2R"],[3,"Cr2W"],[3,"Oar1"],[3,"Oar1R"],[3,"Oar1W"],[3,"Oar2"],[3,"Oar2R"],[3,"Oar2W"],[3,"Timingr"],[3,"TimingrR"],[3,"TimingrW"],[3,"Timeoutr"],[3,"TimeoutrR"],[3,"TimeoutrW"],[3,"Isr"],[3,"IsrR"],[3,"IsrW"],[3,"Icr"],[3,"IcrR"],[3,"IcrW"],[3,"Pecr"],[3,"PecrR"],[3,"PecrW"],[3,"Rxdr"],[3,"RxdrR"],[3,"RxdrW"],[3,"Txdr"],[3,"TxdrR"],[3,"TxdrW"],[3,"Rcc"],[3,"Cr"],[3,"CrR"],[3,"CrW"],[3,"Cfgr"],[3,"CfgrR"],[3,"CfgrW"],[3,"Cir"],[3,"CirR"],[3,"CirW"],[3,"Apb2rstr"],[3,"Apb2rstrR"],[3,"Apb2rstrW"],[3,"Apb1rstr"],[3,"Apb1rstrR"],[3,"Apb1rstrW"],[3,"Ahbenr"],[3,"AhbenrR"],[3,"AhbenrW"],[3,"Apb2enr"],[3,"Apb2enrR"],[3,"Apb2enrW"],[3,"Apb1enr"],[3,"Apb1enrR"],[3,"Apb1enrW"],[3,"Bdcr"],[3,"BdcrR"],[3,"BdcrW"],[3,"Csr"],[3,"CsrR"],[3,"CsrW"],[3,"Ahbrstr"],[3,"AhbrstrR"],[3,"AhbrstrW"],[3,"Cfgr2"],[3,"Cfgr2R"],[3,"Cfgr2W"],[3,"Cfgr3"],[3,"Cfgr3R"],[3,"Cfgr3W"],[3,"Spi"],[3,"Cr1"],[3,"Cr1R"],[3,"Cr1W"],[3,"Cr2"],[3,"Cr2R"],[3,"Cr2W"],[3,"Sr"],[3,"SrR"],[3,"SrW"],[3,"Dr"],[3,"DrR"],[3,"DrW"],[3,"Crcpr"],[3,"CrcprR"],[3,"CrcprW"],[3,"Rxcrcr"],[3,"RxcrcrR"],[3,"RxcrcrW"],[3,"Txcrcr"],[3,"TxcrcrR"],[3,"TxcrcrW"],[3,"I2scfgr"],[3,"I2scfgrR"],[3,"I2scfgrW"],[3,"I2spr"],[3,"I2sprR"],[3,"I2sprW"],[3,"Usart"],[3,"Cr1"],[3,"Cr1R"],[3,"Cr1W"],[3,"Cr2"],[3,"Cr2R"],[3,"Cr2W"],[3,"Cr3"],[3,"Cr3R"],[3,"Cr3W"],[3,"Brr"],[3,"BrrR"],[3,"BrrW"],[3,"Gtpr"],[3,"GtprR"],[3,"GtprW"],[3,"Rtor"],[3,"RtorR"],[3,"RtorW"],[3,"Rqr"],[3,"RqrR"],[3,"RqrW"],[3,"Isr"],[3,"IsrR"],[3,"IsrW"],[3,"Icr"],[3,"IcrR"],[3,"IcrW"],[3,"Rdr"],[3,"RdrR"],[3,"RdrW"],[3,"Tdr"],[3,"TdrR"],[3,"TdrW"]]};
searchIndex["compiler_builtins_snapshot"] = {"doc":"A snapshot of the `compiler-builtins` crate (https://github.com/japaric/rustc-builtins)","items":[[0,"int","compiler_builtins_snapshot","",null,null],[0,"mul","compiler_builtins_snapshot::int","",null,null],[5,"__muldi3","compiler_builtins_snapshot::int::mul","Returns `a * b`",null,{"inputs":[{"name":"u64"},{"name":"u64"}],"output":{"name":"u64"}}],[5,"__mulosi4","","Returns `a * b` and sets `*overflow = 1` if `a * b` overflows",null,{"inputs":[{"name":"i32"},{"name":"i32"},{"name":"i32"}],"output":{"name":"i32"}}],[5,"__mulodi4","","Returns `a * b` and sets `*overflow = 1` if `a * b` overflows",null,{"inputs":[{"name":"i64"},{"name":"i64"},{"name":"i32"}],"output":{"name":"i64"}}],[0,"sdiv","compiler_builtins_snapshot::int","",null,null],[5,"__divsi3","compiler_builtins_snapshot::int::sdiv","Returns `a / b`",null,{"inputs":[{"name":"i32"},{"name":"i32"}],"output":{"name":"i32"}}],[5,"__divdi3","","Returns `a / b`",null,{"inputs":[{"name":"i64"},{"name":"i64"}],"output":{"name":"i64"}}],[5,"__modsi3","","Returns `a % b`",null,{"inputs":[{"name":"i32"},{"name":"i32"}],"output":{"name":"i32"}}],[5,"__moddi3","","Returns `a % b`",null,{"inputs":[{"name":"i64"},{"name":"i64"}],"output":{"name":"i64"}}],[5,"__divmodsi4","","Returns `a / b` and sets `*rem = n % d`",null,{"inputs":[{"name":"i32"},{"name":"i32"},{"name":"i32"}],"output":{"name":"i32"}}],[5,"__divmoddi4","","Returns `a / b` and sets `*rem = n % d`",null,{"inputs":[{"name":"i64"},{"name":"i64"},{"name":"i64"}],"output":{"name":"i64"}}],[0,"shift","compiler_builtins_snapshot::int","",null,null],[5,"__ashldi3","compiler_builtins_snapshot::int::shift","Returns `a &lt;&lt; b`, requires `b &lt; $ty::bits()`",null,{"inputs":[{"name":"u64"},{"name":"u32"}],"output":{"name":"u64"}}],[5,"__ashrdi3","","Returns arithmetic `a &gt;&gt; b`, requires `b &lt; $ty::bits()`",null,{"inputs":[{"name":"i64"},{"name":"u32"}],"output":{"name":"i64"}}],[5,"__lshrdi3","","Returns logical `a &gt;&gt; b`, requires `b &lt; $ty::bits()`",null,{"inputs":[{"name":"u64"},{"name":"u32"}],"output":{"name":"u64"}}],[0,"udiv","compiler_builtins_snapshot::int","",null,null],[5,"__udivsi3","compiler_builtins_snapshot::int::udiv","Returns `n / d`",null,{"inputs":[{"name":"u32"},{"name":"u32"}],"output":{"name":"u32"}}],[5,"__umodsi3","","Returns `n % d`",null,{"inputs":[{"name":"u32"},{"name":"u32"}],"output":{"name":"u32"}}],[5,"__udivmodsi4","","Returns `n / d` and sets `*rem = n % d`",null,{"inputs":[{"name":"u32"},{"name":"u32"},{"name":"option"}],"output":{"name":"u32"}}],[5,"__udivdi3","","Returns `n / d`",null,{"inputs":[{"name":"u64"},{"name":"u64"}],"output":{"name":"u64"}}],[5,"__umoddi3","","Returns `n % d`",null,{"inputs":[{"name":"u64"},{"name":"u64"}],"output":{"name":"u64"}}],[5,"__udivmoddi4","","Returns `n / d` and sets `*rem = n % d`",null,{"inputs":[{"name":"u64"},{"name":"u64"},{"name":"option"}],"output":{"name":"u64"}}],[8,"Int","compiler_builtins_snapshot::int","Trait for some basic operations on integers",null,null],[10,"bits","","Returns the bitwidth of the int type",0,{"inputs":[],"output":{"name":"u32"}}],[8,"LargeInt","","Trait to convert an integer to/from smaller parts",null,null],[16,"LowHalf","","",1,null],[16,"HighHalf","","",1,null],[10,"low","","",1,null],[10,"high","","",1,null],[10,"from_parts","","",1,{"inputs":[{"name":"lowhalf"},{"name":"highhalf"}],"output":{"name":"self"}}],[0,"float","compiler_builtins_snapshot","",null,null],[0,"add","compiler_builtins_snapshot::float","",null,null],[5,"__addsf3","compiler_builtins_snapshot::float::add","Returns `a + b`",null,{"inputs":[{"name":"f32"},{"name":"f32"}],"output":{"name":"f32"}}],[5,"__adddf3","","Returns `a + b`",null,{"inputs":[{"name":"f64"},{"name":"f64"}],"output":{"name":"f64"}}],[0,"pow","compiler_builtins_snapshot::float","",null,null],[5,"__powisf2","compiler_builtins_snapshot::float::pow","Returns `a` raised to the power `b`",null,{"inputs":[{"name":"f32"},{"name":"i32"}],"output":{"name":"f32"}}],[5,"__powidf2","","Returns `a` raised to the power `b`",null,{"inputs":[{"name":"f64"},{"name":"i32"}],"output":{"name":"f64"}}],[8,"Float","compiler_builtins_snapshot::float","Trait for some basic operations on floats",null,null],[16,"Int","","A uint of the same with as the float",2,null],[10,"bits","","Returns the bitwidth of the float type",2,{"inputs":[],"output":{"name":"u32"}}],[10,"significand_bits","","Returns the bitwidth of the significand",2,{"inputs":[],"output":{"name":"u32"}}],[10,"repr","","Returns `self` transmuted to `Self::Int`",2,null],[10,"from_repr","","Returns a `Self::Int` transmuted back to `Self`",2,{"inputs":[{"name":"int"}],"output":{"name":"self"}}],[10,"normalize","","Returns (normalized exponent, normalized significand)",2,null],[0,"x86_64","compiler_builtins_snapshot","",null,null]],"paths":[[8,"Int"],[8,"LargeInt"],[8,"Float"]]};
searchIndex["cortex_m"] = {"doc":"Low level access to Cortex-M processors","items":[[3,"StackFrame","cortex_m","Stack frame",null,null],[12,"r0","","(General purpose) Register 0",0,null],[12,"r1","","(General purpose) Register 1",0,null],[12,"r2","","(General purpose) Register 2",0,null],[12,"r3","","(General purpose) Register 3",0,null],[12,"r12","","(General purpose) Register 12",0,null],[12,"lr","","Linker Register",0,null],[12,"pc","","Program Counter",0,null],[12,"xpsr","","Program Status Register",0,null],[3,"VectorTable","","Vector Table",null,null],[12,"sp_main","","Reset value of the Main Stack Pointer (MSP)",1,null],[12,"reset","","Reset",1,null],[12,"nmi","","Non Maskable Interrupt",1,null],[12,"hard_fault","","Hard Fault",1,null],[12,"mem_manage","","Memory Management",1,null],[12,"bus_fault","","Bus Fault",1,null],[12,"usage_fault","","Usage Fault",1,null],[12,"svcall","","Supervisor Call",1,null],[12,"debug_monitor","","Debug Monitor",1,null],[12,"pendsv","","PendSV",1,null],[12,"sys_tick","","SysTick",1,null],[12,"interrupts","","Interrupts. An IMPLEMENTATION DEFINED number of them.",1,null],[5,"vector_table","","Returns the vector table",null,{"inputs":[],"output":{"name":"vectortable"}}],[0,"asm","","Miscellaneous assembly instructions",null,null],[5,"wfe","cortex_m::asm","Wait for event",null,{"inputs":[],"output":null}],[5,"wfi","","Wait for interupt",null,{"inputs":[],"output":null}],[5,"nop","","A no-operation. Useful to stop delay loops being elided.",null,{"inputs":[],"output":null}],[0,"interrupt","cortex_m","Interrupts",null,null],[3,"Mutex","cortex_m::interrupt","A &quot;mutex&quot; based on critical sections",null,null],[5,"disable","","Disable interrupts, globally",null,{"inputs":[],"output":null}],[5,"enable","","Enable interrupts, globally",null,{"inputs":[],"output":null}],[5,"free","","Execute closure `f` in an interrupt-free context.\nThis as also known as a &quot;critical section&quot;.",null,{"inputs":[{"name":"f"}],"output":{"name":"r"}}],[11,"new","","Creates a new mutex",2,{"inputs":[{"name":"t"}],"output":{"name":"self"}}],[11,"lock","","Gets access to the inner data",2,null],[0,"peripheral","cortex_m","Core peripherals",null,null],[5,"cpuid","cortex_m::peripheral","`&amp;cpuid::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"dcb","","`&amp;dcb::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"dcb_mut","","`&amp;mut dcb::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"dwt","","`&amp;dwt::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"dwt_mut","","`&amp;mut dwt::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"fpb","","`&amp;fpb::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"fpb_mut","","`&amp;mut fpb::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"fpu","","`&amp;fpu::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"fpu_mut","","`&amp;mut fpu::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"itm","","`&amp;itm::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"itm_mut","","`&amp;mut itm::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"mpu","","`&amp;mpu::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"mpu_mut","","`&amp;mut mpu::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"nvic","","`&amp;nvic::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"nvic_mut","","`&amp;mut nvic::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"scb","","`&amp;scb::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"scb_mut","","`&amp;mut scb::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"syst","","`&amp;syst::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"syst_mut","","`&amp;mut syst::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"tpiu","","`&amp;tpiu::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[5,"tpiu_mut","","`&amp;mut tpiu::Registers`",null,{"inputs":[],"output":{"name":"registers"}}],[0,"cpuid","","CPUID",null,null],[3,"Registers","cortex_m::peripheral::cpuid","Registers",null,null],[12,"base","","CPUID base",3,null],[12,"pfr","","Processor Feature",3,null],[12,"dfr","","Debug Feature",3,null],[12,"afr","","Auxiliary Feature",3,null],[12,"mmfr","","Memory Model Feature",3,null],[12,"isar","","Instruction Set Attribute",3,null],[12,"clidr","","Cache Level ID",3,null],[12,"ctr","","Cache Type",3,null],[12,"ccsidr","","Cache Size ID",3,null],[12,"csselr","","Cache Size Selection",3,null],[0,"dcb","cortex_m::peripheral","Debug Control Block",null,null],[3,"Registers","cortex_m::peripheral::dcb","Registers",null,null],[12,"dhcsr","","Debug Halting Control and Status",4,null],[12,"dcrsr","","Debug Core Register Selector",4,null],[12,"dcrdr","","Debug Core Register Data",4,null],[12,"demcr","","Debug Exception and Monitor Control",4,null],[0,"dwt","cortex_m::peripheral","Data Watchpoint and Trace unit",null,null],[3,"Registers","cortex_m::peripheral::dwt","Registers",null,null],[12,"ctrl","","Control",5,null],[12,"cyccnt","","Cycle Count",5,null],[12,"cpicnt","","CPI Count",5,null],[12,"exccnt","","Exception Overhead Count",5,null],[12,"sleepcnt","","Sleep Count",5,null],[12,"lsucnt","","LSU Count",5,null],[12,"foldcnt","","Folded-instruction Count",5,null],[12,"pcsr","","Program Counter Sample",5,null],[12,"c","","Comparators",5,null],[12,"lar","","Lock Access",5,null],[12,"lsr","","Lock Status",5,null],[3,"Comparator","","Comparator",null,null],[12,"comp","","Comparator",6,null],[12,"mask","","Comparator Mask",6,null],[12,"function","","Comparator Function",6,null],[0,"fpb","cortex_m::peripheral","Flash Patch and Breakpoint unit",null,null],[3,"Registers","cortex_m::peripheral::fpb","Registers",null,null],[12,"ctrl","","Control",7,null],[12,"remap","","Remap",7,null],[12,"comp","","Comparator",7,null],[12,"lar","","Lock Access",7,null],[12,"lsr","","Lock Status",7,null],[0,"fpu","cortex_m::peripheral","Floating Point Unit",null,null],[3,"Registers","cortex_m::peripheral::fpu","Registers",null,null],[12,"fpccr","","Floating Point Context Control",8,null],[12,"fpcar","","Floating Point Context Address",8,null],[12,"fpdscr","","Floating Point Default Status Control",8,null],[12,"mvfr","","Media and FP Feature",8,null],[0,"itm","cortex_m::peripheral","Instrumentation Trace Macrocell",null,null],[3,"Registers","cortex_m::peripheral::itm","Registers",null,null],[12,"stim","","Stimulus Port",9,null],[12,"ter","","Trace Enable",9,null],[12,"tpr","","Trace Privilege",9,null],[12,"tcr","","Trace Control",9,null],[12,"lar","","Lock Access",9,null],[12,"lsr","","Lock Status",9,null],[3,"Stim","","Stimulus Port",null,null],[11,"write_u8","","Writes an `u8` payload into the stimulus port",10,null],[11,"write_u16","","Writes an `u16` payload into the stimulus port",10,null],[11,"write_u32","","Writes an `u32` payload into the stimulus port",10,null],[11,"is_fifo_ready","","Returns `true` if the stimulus port is ready to accept more data",10,null],[0,"mpu","cortex_m::peripheral","Memory Protection Unit",null,null],[3,"Registers","cortex_m::peripheral::mpu","Registers",null,null],[12,"_type","","Type",11,null],[12,"ctrl","","Control",11,null],[12,"rnr","","Region Number",11,null],[12,"rbar","","Region Base Address",11,null],[12,"rasr","","Region Attribute and Size",11,null],[12,"rbar_a1","","Alias 1 of RBAR",11,null],[12,"rsar_a1","","Alias 1 of RSAR",11,null],[12,"rbar_a2","","Alias 2 of RBAR",11,null],[12,"rsar_a2","","Alias 2 of RSAR",11,null],[12,"rbar_a3","","Alias 3 of RBAR",11,null],[12,"rsar_a3","","Alias 3 of RSAR",11,null],[0,"nvic","cortex_m::peripheral","Nested Vector Interrupt Controller",null,null],[3,"Registers","cortex_m::peripheral::nvic","Registers",null,null],[12,"iser","","Interrupt Set-Enable",12,null],[12,"icer","","Interrupt Clear-Enable",12,null],[12,"ispr","","Interrupt Set-Pending",12,null],[12,"icpr","","Interrupt Clear-Pending",12,null],[12,"iabr","","Interrupt Active Bit",12,null],[12,"ipr","","Interrupt Priority",12,null],[0,"scb","cortex_m::peripheral","System Control Block",null,null],[3,"Registers","cortex_m::peripheral::scb","Registers",null,null],[12,"icsr","","Interrupt Control and State",13,null],[12,"vtor","","Vector Table Offset",13,null],[12,"aircr","","Application Interrupt and Reset Control",13,null],[12,"scr","","System Control",13,null],[12,"ccr","","Configuration and Control",13,null],[12,"shpr","","System Handler Priority",13,null],[12,"shpcrs","","System Handler Control and State",13,null],[12,"cfsr","","Configurable Fault Status",13,null],[12,"hfsr","","HardFault Status",13,null],[12,"dfsr","","Debug Fault Status",13,null],[12,"mmar","","MemManage Fault Address",13,null],[12,"bfar","","BusFault Address",13,null],[12,"afsr","","Auxiliary Fault Status",13,null],[12,"cpacr","","Coprocessor Access Control",13,null],[0,"syst","cortex_m::peripheral","SysTick: System Timer",null,null],[3,"Registers","cortex_m::peripheral::syst","Registers",null,null],[12,"csr","","Control and Status",14,null],[12,"rvr","","Reload Value",14,null],[12,"cvr","","Current Value",14,null],[12,"calib","","Calibration Value",14,null],[0,"tpiu","cortex_m::peripheral","Trace Port Interface Unit",null,null],[3,"Registers","cortex_m::peripheral::tpiu","Registers",null,null],[12,"sspsr","","Supported Parallel Port Sizes",15,null],[12,"cspsr","","Current Parallel Port Size",15,null],[12,"acpr","","Asynchronous Clock Prescaler",15,null],[12,"sppr","","Selected Pin Control",15,null],[12,"lar","","Lock Access",15,null],[12,"lsr","","Lock Status",15,null],[12,"_type","","TPIU Type",15,null],[0,"register","cortex_m","Processor core registers",null,null],[0,"msp","cortex_m::register","Main Stack Pointer",null,null],[5,"read","cortex_m::register::msp","Reads the special register",null,{"inputs":[],"output":{"name":"u32"}}],[5,"write","","Writes to the special register",null,{"inputs":[{"name":"u32"}],"output":null}],[0,"psp","cortex_m::register","Process Stack Pointer",null,null],[5,"read","cortex_m::register::psp","Reads the special register",null,{"inputs":[],"output":{"name":"u32"}}],[5,"write","","Writes to the special register",null,{"inputs":[{"name":"u32"}],"output":null}],[0,"lr","cortex_m::register","Link Register",null,null],[5,"read","cortex_m::register::lr","Reads the special register",null,{"inputs":[],"output":{"name":"u32"}}],[5,"write","","Writes to the special register",null,{"inputs":[{"name":"u32"}],"output":null}],[0,"pc","cortex_m::register","Program Counter",null,null],[5,"read","cortex_m::register::pc","Reads the special register",null,{"inputs":[],"output":{"name":"u32"}}],[5,"write","","Writes to the special register",null,{"inputs":[{"name":"u32"}],"output":null}],[0,"apsr","cortex_m::register","Application Program Status Register",null,null],[5,"read","cortex_m::register::apsr","Reads the special register",null,{"inputs":[],"output":{"name":"u32"}}],[5,"write","","Writes to the special register",null,{"inputs":[{"name":"u32"}],"output":null}],[0,"ipsr","cortex_m::register","Interrupt Program Status Register",null,null],[5,"read","cortex_m::register::ipsr","Reads the special register",null,{"inputs":[],"output":{"name":"u32"}}],[0,"epsr","cortex_m::register","Exception Program Status Register",null,null],[5,"read","cortex_m::register::epsr","Reads the special register",null,{"inputs":[],"output":{"name":"u32"}}],[0,"primask","cortex_m::register","Priority Mask Register",null,null],[5,"read","cortex_m::register::primask","Reads the special register",null,{"inputs":[],"output":{"name":"u32"}}],[5,"write","","Writes to the special register",null,{"inputs":[{"name":"u32"}],"output":null}],[0,"faultmask","cortex_m::register","Fault Mask Register",null,null],[5,"read","cortex_m::register::faultmask","Reads the special register",null,{"inputs":[],"output":{"name":"u32"}}],[5,"write","","Writes to the special register",null,{"inputs":[{"name":"u32"}],"output":null}],[0,"basepri","cortex_m::register","Base Priority Mask Register",null,null],[5,"read","cortex_m::register::basepri","Reads the special register",null,{"inputs":[],"output":{"name":"u32"}}],[5,"write","","Writes to the special register",null,{"inputs":[{"name":"u32"}],"output":null}],[0,"control","cortex_m::register","Control Register",null,null],[5,"read","cortex_m::register::control","Reads the special register",null,{"inputs":[],"output":{"name":"u32"}}],[5,"write","","Writes to the special register",null,{"inputs":[{"name":"u32"}],"output":null}],[6,"Handler","cortex_m","Exception/Interrupt Handler",null,null],[14,"bkpt","","Puts the processor in Debug state. Debuggers can pick this up as a &quot;breakpoint&quot;.",null,null]],"paths":[[3,"StackFrame"],[3,"VectorTable"],[3,"Mutex"],[3,"Registers"],[3,"Registers"],[3,"Registers"],[3,"Comparator"],[3,"Registers"],[3,"Registers"],[3,"Registers"],[3,"Stim"],[3,"Registers"],[3,"Registers"],[3,"Registers"],[3,"Registers"],[3,"Registers"]]};
searchIndex["futuro"] = {"doc":"","items":[[3,"Fuse","futuro","",null,null],[3,"Map","","",null,null],[3,"Select","","",null,null],[4,"Async","","",null,null],[13,"NotReady","","",0,null],[13,"Ready","","",0,null],[4,"AndThen","","",null,null],[13,"First","","",1,null],[13,"Second","","",1,null],[13,"Done","","",1,null],[4,"Join","","",null,null],[13,"BothRunning","","",2,null],[13,"Done","","",2,null],[13,"FirstDone","","",2,null],[13,"SecondDone","","",2,null],[4,"SelectNext","","",null,null],[13,"A","","",3,null],[13,"B","","",3,null],[13,"Done","","",3,null],[0,"prelude","","",null,null],[8,"Stream","futuro::prelude","",null,null],[16,"Item","","",4,null],[10,"poll","","",4,null],[11,"wait","","",4,null],[8,"InfiniteStream","","",null,null],[16,"Item","","",5,null],[11,"and_then","","",5,null],[11,"merge","","",5,null],[11,"map","","",5,null],[10,"poll","","",5,null],[11,"wait","","",5,null],[11,"and_then","","",5,null],[11,"merge","","",5,null],[11,"map","","",5,null],[11,"wait","","",5,null],[11,"wait","","",4,null],[8,"Future","futuro","",null,null],[16,"Item","","",6,null],[10,"poll","","",6,null],[11,"and_then","","",6,null],[11,"fuse","","",6,null],[11,"join","","",6,null],[11,"map","","",6,null],[11,"select","","",6,null],[11,"wait","","",6,null],[8,"InfiniteIterator","","",null,null],[16,"Item","","",7,null],[10,"next","","",7,null],[11,"is_not_ready","","",0,null],[11,"is_ready","","",0,null],[11,"map","","",0,null],[11,"poll","","",1,null],[11,"poll","","",8,null],[11,"poll","","",2,null],[11,"poll","","",9,null],[11,"poll","","",10,null],[11,"poll","","",3,null]],"paths":[[4,"Async"],[4,"AndThen"],[4,"Join"],[4,"SelectNext"],[8,"Stream"],[8,"InfiniteStream"],[8,"Future"],[8,"InfiniteIterator"],[3,"Fuse"],[3,"Map"],[3,"Select"]]};
searchIndex["volatile_register"] = {"doc":"Volatile access to memory mapped hardware registers","items":[[3,"RO","volatile_register","Read-Only register",null,null],[3,"RW","","Read-Write register",null,null],[3,"WO","","Write-Only register",null,null],[11,"read","","Uninterruptible if `T` is a word, halfword or byte",0,null],[11,"read","","Uninterruptible if `T` is a word, halfword or byte",1,null],[11,"write","","Uninterruptible if `T` is a word, halfword or byte",1,null],[11,"modify","","Perform a read-modify-write, using `func` to perform the modification.",1,null],[11,"write","","Uninterruptible if `T` is a word, halfword or byte",2,null]],"paths":[[3,"RO"],[3,"RW"],[3,"WO"]]};
searchIndex["r0"] = {"doc":"Initialization code (&quot;crt0&quot;) written in Rust","items":[[5,"init_data","r0","Initializes the `.data` section",null,null],[5,"zero_bss","","Zeroes the `.bss` section",null,null]],"paths":[]};
searchIndex["rlibc"] = {"doc":"A bare-metal library supplying functions rustc may lower code to","items":[[5,"memcpy","rlibc","",null,null],[5,"memmove","","",null,null],[5,"memset","","",null,null],[5,"memcmp","","",null,null]],"paths":[]};
searchIndex["ref_slice"] = {"doc":"","items":[[5,"ref_slice","ref_slice","Converts a reference to `A` into a slice of length 1 (without copying).",null,null],[5,"ref_slice_mut","","Converts a reference to `A` into a slice of length 1 (without copying).",null,null],[5,"opt_slice","","Converts a reference to `Option&lt;A&gt;` into a slice of length 0 or 1 (without copying).",null,null],[5,"opt_slice_mut","","Converts a reference to `Option&lt;A&gt;` into a slice of length 0 or 1 (without copying).",null,null]],"paths":[]};
initSearch(searchIndex);
