INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sources_1/imports/Submission_4/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDER
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sources_1/imports/Submission_4/branch_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sources_1/imports/Submission_4/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sources_1/imports/Submission_4/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sources_1/imports/Submission_4/instruction_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sources_1/imports/Submission_4/instruction_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sources_1/imports/Submission_4/mux21_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21_32bit
INFO: [VRFC 10-311] analyzing module mux21_32bi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sources_1/imports/Submission_4/mux21_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux21_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sources_1/imports/Submission_4/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sources_1/imports/Submission_4/registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sources_1/imports/Submission_4/stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sources_1/imports/Submission_4/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.srcs/sim_1/imports/Submission_4/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/final_processor/final_processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
