<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register execution_state="AArch64" is_register="True" is_internal="True" is_banked="False" is_stub_entry="False">
      <reg_short_name>SPMACCESSR_EL3</reg_short_name>
        
        <reg_long_name>System Performance Monitors Access Register (EL3)</reg_long_name>



      
        <reg_condition otherwise="UNDEFINED">when FEAT_SPMU is implemented</reg_condition>
      



          <reg_reset_value>

      </reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Controls access to System PMUs from EL2, EL1 and EL0.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
          <reg_group>A group mapping that does not have a known primary</reg_group>
      </reg_groups>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>SPMACCESSR_EL3 is a 64-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        






<fields id="fieldset_0" length="64">
  <fields_instance>SPMACCESSR_EL3</fields_instance>
  <text_before_fields/>
  <field id="fieldset_0-63_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="True" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False">
    <field_name>P&lt;m&gt;</field_name>
    <field_msb>63</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>63:0</rel_range>
    <field_description order="before">
      <para>System PMU &lt;m&gt; access. Controls access to System PMU &lt;m&gt;.</para>
    </field_description>
    <field_description order="after"><para>All other values are reserved.</para>
<para>The registers trapped by this control are:</para>
<para>AArch64: <register_link state="AArch64" id="AArch64-spmcfgr_el1.xml">SPMCFGR_EL1</register_link>, <register_link state="AArch64" id="AArch64-spmcgcrn_el1.xml">SPMCGCR&lt;n&gt;_EL1</register_link>, <register_link state="AArch64" id="AArch64-spmcntenclr_el0.xml">SPMCNTENCLR_EL0</register_link>, <register_link state="AArch64" id="AArch64-spmcntenset_el0.xml">SPMCNTENSET_EL0</register_link>, <register_link state="AArch64" id="AArch64-spmcr_el0.xml">SPMCR_EL0</register_link>, <register_link state="AArch64" id="AArch64-spmdevaff_el1.xml">SPMDEVAFF_EL1</register_link>, <register_link state="AArch64" id="AArch64-spmdevarch_el1.xml">SPMDEVARCH_EL1</register_link>, <register_link state="AArch64" id="AArch64-spmevcntrn_el0.xml">SPMEVCNTR&lt;n&gt;_EL0</register_link>, <register_link state="AArch64" id="AArch64-spmevfilt2rn_el0.xml">SPMEVFILT2R&lt;n&gt;_EL0</register_link>, <register_link state="AArch64" id="AArch64-spmevfiltrn_el0.xml">SPMEVFILTR&lt;n&gt;_EL0</register_link>, <register_link state="AArch64" id="AArch64-spmevtypern_el0.xml">SPMEVTYPER&lt;n&gt;_EL0</register_link>, <register_link state="AArch64" id="AArch64-spmiidr_el1.xml">SPMIIDR_EL1</register_link>, <register_link state="AArch64" id="AArch64-spmintenclr_el1.xml">SPMINTENCLR_EL1</register_link>, <register_link state="AArch64" id="AArch64-spmintenset_el1.xml">SPMINTENSET_EL1</register_link>, <register_link state="AArch64" id="AArch64-spmovsclr_el0.xml">SPMOVSCLR_EL0</register_link>, <register_link state="AArch64" id="AArch64-spmovsset_el0.xml">SPMOVSSET_EL0</register_link>, and <register_link state="AArch64" id="AArch64-spmscr_el1.xml">SPMSCR_EL1</register_link>.</para></field_description>
    <field_array_indexes index_variable="m" element_size="2" range_specifier="2m+1:2m">
      <field_array_index>
        <field_array_start>31</field_array_start>
        <field_array_end>0</field_array_end>
      </field_array_index>
    </field_array_indexes>
    <field_values>
      <field_value_instance>
        <field_value>0b00</field_value>
        <field_value_description>
          <para><instruction>MRS</instruction> read and <instruction>MSR</instruction> write System register accesses to System PMU &lt;m&gt; at EL2, EL1, and EL0 are trapped to EL3, unless the instruction generates a higher priority exception.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b01</field_value>
        <field_value_description>
          <para><instruction>MSR</instruction> write System register accesses to System PMU &lt;m&gt; at EL2, EL1, and EL0 are trapped to EL3, unless the instruction generates a higher priority exception.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b11</field_value>
        <field_value_description>
          <para>This control does not cause any instructions to be trapped.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_resets>
      <field_reset reset_type="Warm">
        <field_reset_standard_text>AU</field_reset_standard_text>
      </field_reset>
    </field_resets>
  </field>
  <text_after_fields/>
</fields>




    
<reg_fieldset length="64">
  <fieldat id="fieldset_0-63_0" label="P31" msb="63" lsb="62"/>
  <fieldat id="fieldset_0-63_0" label="P30" msb="61" lsb="60"/>
  <fieldat id="fieldset_0-63_0" label="P29" msb="59" lsb="58"/>
  <fieldat id="fieldset_0-63_0" label="P28" msb="57" lsb="56"/>
  <fieldat id="fieldset_0-63_0" label="P27" msb="55" lsb="54"/>
  <fieldat id="fieldset_0-63_0" label="P26" msb="53" lsb="52"/>
  <fieldat id="fieldset_0-63_0" label="P25" msb="51" lsb="50"/>
  <fieldat id="fieldset_0-63_0" label="P24" msb="49" lsb="48"/>
  <fieldat id="fieldset_0-63_0" label="P23" msb="47" lsb="46"/>
  <fieldat id="fieldset_0-63_0" label="P22" msb="45" lsb="44"/>
  <fieldat id="fieldset_0-63_0" label="P21" msb="43" lsb="42"/>
  <fieldat id="fieldset_0-63_0" label="P20" msb="41" lsb="40"/>
  <fieldat id="fieldset_0-63_0" label="P19" msb="39" lsb="38"/>
  <fieldat id="fieldset_0-63_0" label="P18" msb="37" lsb="36"/>
  <fieldat id="fieldset_0-63_0" label="P17" msb="35" lsb="34"/>
  <fieldat id="fieldset_0-63_0" label="P16" msb="33" lsb="32"/>
  <fieldat id="fieldset_0-63_0" label="P15" msb="31" lsb="30"/>
  <fieldat id="fieldset_0-63_0" label="P14" msb="29" lsb="28"/>
  <fieldat id="fieldset_0-63_0" label="P13" msb="27" lsb="26"/>
  <fieldat id="fieldset_0-63_0" label="P12" msb="25" lsb="24"/>
  <fieldat id="fieldset_0-63_0" label="P11" msb="23" lsb="22"/>
  <fieldat id="fieldset_0-63_0" label="P10" msb="21" lsb="20"/>
  <fieldat id="fieldset_0-63_0" label="P9" msb="19" lsb="18"/>
  <fieldat id="fieldset_0-63_0" label="P8" msb="17" lsb="16"/>
  <fieldat id="fieldset_0-63_0" label="P7" msb="15" lsb="14"/>
  <fieldat id="fieldset_0-63_0" label="P6" msb="13" lsb="12"/>
  <fieldat id="fieldset_0-63_0" label="P5" msb="11" lsb="10"/>
  <fieldat id="fieldset_0-63_0" label="P4" msb="9" lsb="8"/>
  <fieldat id="fieldset_0-63_0" label="P3" msb="7" lsb="6"/>
  <fieldat id="fieldset_0-63_0" label="P2" msb="5" lsb="4"/>
  <fieldat id="fieldset_0-63_0" label="P1" msb="3" lsb="2"/>
  <fieldat id="fieldset_0-63_0" label="P0" msb="1" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          






        
        <access_mechanism accessor="MRS SPMACCESSR_EL3" type="SystemAccessor">
            <encoding>
            <access_instruction>MRS &lt;Xt&gt;, SPMACCESSR_EL3</access_instruction>
                
                <enc n="op0" v="0b10"/>
                
                <enc n="op1" v="0b110"/>
                
                <enc n="CRn" v="0b1001"/>
                
                <enc n="CRm" v="0b1101"/>
                
                <enc n="op2" v="0b011"/>
            </encoding>
            <access_permission>
                <ps name="MRS" sections="1" secttype="access_permission">
                <pstext>
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    X[t, 64] = SPMACCESSR_EL3;
                </pstext>
                </ps>
            </access_permission>
        </access_mechanism>
        
        <access_mechanism accessor="MSRregister SPMACCESSR_EL3" type="SystemAccessor">
            <encoding>
            <access_instruction>MSR SPMACCESSR_EL3, &lt;Xt&gt;</access_instruction>
                
                <enc n="op0" v="0b10"/>
                
                <enc n="op1" v="0b110"/>
                
                <enc n="CRn" v="0b1001"/>
                
                <enc n="CRm" v="0b1101"/>
                
                <enc n="op2" v="0b011"/>
            </encoding>
            <access_permission>
                <ps name="MSRregister" sections="1" secttype="access_permission">
                <pstext>
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    SPMACCESSR_EL3 = X[t, 64];
                </pstext>
                </ps>
            </access_permission>
        </access_mechanism>

      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</timestamp>
</register_page>