{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Web Edition " "Info: Version 4.2 Build 157 12/07/2004 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 00:03:38 2005 " "Info: Processing started: Sun May 01 00:03:38 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off seven_seg -c seven_seg " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off seven_seg -c seven_seg" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "seven_seg EPM1270T144C5ES " "Info: Selected device EPM1270T144C5ES for design \"seven_seg\"" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Info: Moving registers into LUTs to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "" "Info: Finished moving registers into LUTs" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Warning" "WCDB_MGR_CDB_UNATTACHED_ASGN" "" "Warning: Following nodes are assigned to locations or regions, but do not exist in design" { { "Warning" "WCDB_MGR_CDB_UNATTACHED_ASGN_SUB" "dip\[1\] " "Warning: Node \"dip\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "dip\[1\]" } } } }  } 0} { "Warning" "WCDB_MGR_CDB_UNATTACHED_ASGN_SUB" "dip\[2\] " "Warning: Node \"dip\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "dip\[2\]" } } } }  } 0} { "Warning" "WCDB_MGR_CDB_UNATTACHED_ASGN_SUB" "dip\[3\] " "Warning: Node \"dip\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "dip\[3\]" } } } }  } 0} { "Warning" "WCDB_MGR_CDB_UNATTACHED_ASGN_SUB" "dip\[4\] " "Warning: Node \"dip\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "dip\[4\]" } } } }  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.309 ns pin pin " "Info: Estimated most critical path is pin to pin delay of 8.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns dip\[8\] 1 PIN PIN_11 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_11; Fanout = 7; PIN Node = 'dip\[8\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/db/seven_seg_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/db/seven_seg_cmp.qrpt" Compiler "seven_seg" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/db/seven_seg.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/" "" "" { dip[8] } "NODE_NAME" } "" } } { "seven_seg.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/seven_seg.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.932 ns) 3.614 ns Mux~7 2 COMB LAB_X1_Y7 1 " "Info: 2: + IC(1.550 ns) + CELL(0.932 ns) = 3.614 ns; Loc. = LAB_X1_Y7; Fanout = 1; COMB Node = 'Mux~7'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/db/seven_seg_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/db/seven_seg_cmp.qrpt" Compiler "seven_seg" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/db/seven_seg.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/" "" "2.482 ns" { dip[8] Mux~7 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.373 ns) + CELL(2.322 ns) 8.309 ns seg_out\[6\] 3 PIN PIN_43 0 " "Info: 3: + IC(2.373 ns) + CELL(2.322 ns) = 8.309 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'seg_out\[6\]'" {  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/db/seven_seg_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/db/seven_seg_cmp.qrpt" Compiler "seven_seg" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/db/seven_seg.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/" "" "4.695 ns" { Mux~7 seg_out[6] } "NODE_NAME" } "" } } { "seven_seg.vhd" "" { Text "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/seven_seg.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.386 ns 52.79 % " "Info: Total cell delay = 4.386 ns ( 52.79 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.923 ns 47.21 % " "Info: Total interconnect delay = 3.923 ns ( 47.21 % )" {  } {  } 0}  } { { "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/db/seven_seg_cmp.qrpt" "" { Report "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/db/seven_seg_cmp.qrpt" Compiler "seven_seg" "UNKNOWN" "V1" "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/db/seven_seg.quartus_db" { Floorplan "D:/Brent/Project/GFEC_MAXII_Kit/program/seven_seg/" "" "8.309 ns" { dip[8] Mux~7 seg_out[6] } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Estimated interconnect usage is 1% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "0 " "Info: Fitter placement operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "0 " "Info: Fitter routing operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and/or routability requirements required full optimization" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 00:03:43 2005 " "Info: Processing ended: Sun May 01 00:03:43 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0}  } {  } 0}
