\hypertarget{struct_d_m_a___channel___type_def}{}\section{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___channel___type_def}\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}


D\+MA Controller.  




{\ttfamily \#include $<$stm32f030x6.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}{C\+N\+D\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}{C\+P\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}{C\+M\+AR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA Controller. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}\label{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+CR}{CCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+CR}

D\+MA channel x configuration register \mbox{\Hypertarget{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}\label{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}} 
\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}!C\+M\+AR@{C\+M\+AR}}
\index{C\+M\+AR@{C\+M\+AR}!D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+M\+AR}{CMAR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+M\+AR}

D\+MA channel x memory address register \mbox{\Hypertarget{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}\label{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}} 
\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}!C\+N\+D\+TR@{C\+N\+D\+TR}}
\index{C\+N\+D\+TR@{C\+N\+D\+TR}!D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+N\+D\+TR}{CNDTR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+N\+D\+TR}

D\+MA channel x number of data register \mbox{\Hypertarget{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}\label{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}} 
\index{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}!C\+P\+AR@{C\+P\+AR}}
\index{C\+P\+AR@{C\+P\+AR}!D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Channel\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+P\+AR}{CPAR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+P\+AR}

D\+MA channel x peripheral address register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030x6_8h}{stm32f030x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030x8_8h}{stm32f030x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030xc_8h}{stm32f030xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f031x6_8h}{stm32f031x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f038xx_8h}{stm32f038xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f042x6_8h}{stm32f042x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f048xx_8h}{stm32f048xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f051x8_8h}{stm32f051x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f058xx_8h}{stm32f058xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f070x6_8h}{stm32f070x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f070xb_8h}{stm32f070xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f071xb_8h}{stm32f071xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f078xx_8h}{stm32f078xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f091xc_8h}{stm32f091xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f098xx_8h}{stm32f098xx.\+h}\end{DoxyCompactItemize}
