# RISC-V-Processor

Lab 4 project done as a team of 4.
We are team 2 (H.A.D.E.S), each with distinct roles:
  - Elson Tho: register file, ALU & related MUX
  - Ahmed Hamid: program counter and related adders
  - Antoine Divet: testbench and verification of the whole design (via gtkwave and vbuddy)
  - Jihwan Shin: control unit, sign extension unit and the instruction memory
