
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035643                       # Number of seconds simulated
sim_ticks                                 35642794359                       # Number of ticks simulated
final_tick                               565207174296                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 267103                       # Simulator instruction rate (inst/s)
host_op_rate                                   337108                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2156183                       # Simulator tick rate (ticks/s)
host_mem_usage                               16949788                       # Number of bytes of host memory used
host_seconds                                 16530.50                       # Real time elapsed on the host
sim_insts                                  4415353464                       # Number of instructions simulated
sim_ops                                    5572571152                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       762112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1517056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       241152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       235136                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2762368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1493376                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1493376                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5954                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11852                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1884                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1837                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21581                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11667                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11667                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39503                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21381937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46685                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     42562768                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6765799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        57459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6597014                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                77501443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39503                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46685                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50277                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        57459                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             193924                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41898398                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41898398                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41898398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39503                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21381937                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46685                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     42562768                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6765799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        57459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6597014                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              119399842                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85474328                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31008307                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25434714                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018674                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13075978                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12089358                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159047                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87330                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32045054                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170364295                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31008307                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15248405                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36604844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10815688                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6495808                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15676438                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807897                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83910381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47305537     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3659076      4.36%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196749      3.81%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441648      4.10%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2995050      3.57%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574254      1.88%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027661      1.22%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2718944      3.24%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17991462     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83910381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362779                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.993163                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33707228                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6078196                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34820676                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546059                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8758213                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080062                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6577                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202049675                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51145                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8758213                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35378619                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2577691                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       795038                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33660897                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2739915                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195191772                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11155                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1715842                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748319                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          107                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271156657                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910174662                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910174662                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102897393                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33981                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17934                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7259944                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19239153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030139                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240807                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3086919                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183997661                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33942                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147808458                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287679                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61108253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186718222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1898                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83910381                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909970                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29698148     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17871052     21.30%     56.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11930868     14.22%     70.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7636491      9.10%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7555284      9.00%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4422227      5.27%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3395196      4.05%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746170      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654945      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83910381                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084650     70.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204036     13.17%     83.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260791     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121592270     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017214      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15738745     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8444207      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147808458                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729273                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549519                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010483                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381364491                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245140924                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143658092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149357977                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261911                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7027024                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          467                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1079                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2288466                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8758213                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1843011                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156857                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184031603                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       309751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19239153                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030139                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17920                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        113009                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6673                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1079                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235421                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129035                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364456                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145223026                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14789172                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585428                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22989256                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585517                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8200084                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.699025                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143804251                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143658092                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93712107                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261802453                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.680716                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357950                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61612960                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043795                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75152168                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628987                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172455                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29827030     39.69%     39.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20461135     27.23%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8391773     11.17%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295717      5.72%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3677199      4.89%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806843      2.40%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1992685      2.65%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007321      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3692465      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75152168                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3692465                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255494583                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376836251                       # The number of ROB writes
system.switch_cpus0.timesIdled                  37977                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1563947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854743                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854743                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169942                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169942                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655672114                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197065054                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189487686                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85474328                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30239062                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24575593                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2060760                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12853079                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11819126                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3193913                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87527                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30353076                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167643549                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30239062                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15013039                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36885146                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11073247                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6888566                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14868343                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       888643                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83093251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46208105     55.61%     55.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3232885      3.89%     59.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2627204      3.16%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6366715      7.66%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1738291      2.09%     72.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2221706      2.67%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1597385      1.92%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          898254      1.08%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18202706     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83093251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353779                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.961332                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31750991                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6705131                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35471317                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       239429                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8926374                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5166792                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        40367                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200472309                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        76038                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8926374                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34076799                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1400010                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1875727                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33330046                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3484287                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193383202                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28285                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1446790                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1082850                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          661                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270695691                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    902807924                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    902807924                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166062384                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104633166                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39845                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22510                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9554988                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18032260                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9176117                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146614                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2839338                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         182900877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38372                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145310206                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285580                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63140902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    192917827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83093251                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748761                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886192                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29245932     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17800708     21.42%     56.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11562246     13.91%     70.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8612643     10.37%     80.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7429715      8.94%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3844902      4.63%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3277989      3.94%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       617155      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       701961      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83093251                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         849427     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            12      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172050     14.41%     85.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172608     14.46%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121064469     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2068263      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16085      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14425555      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7735834      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145310206                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.700045                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1194097                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008218                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375193336                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    246080779                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141615215                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146504303                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       545351                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7103216                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2823                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          631                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2341079                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8926374                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         622107                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80016                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    182939251                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       398575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18032260                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9176117                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22286                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          631                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1232438                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1158867                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2391305                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143004376                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13535914                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2305826                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21065527                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20173769                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7529613                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.673068                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141709316                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141615215                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92292248                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        260572182                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.656816                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354191                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97285405                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119475784                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63464390                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2066334                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74166877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610905                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135653                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29173762     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20405472     27.51%     66.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8308531     11.20%     78.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4664856      6.29%     84.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3808957      5.14%     89.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1543659      2.08%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1832858      2.47%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       922845      1.24%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3505937      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74166877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97285405                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119475784                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17764072                       # Number of memory references committed
system.switch_cpus1.commit.loads             10929037                       # Number of loads committed
system.switch_cpus1.commit.membars              16086                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17166409                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107651963                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2432331                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3505937                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           253601114                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          374812553                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2381077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97285405                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119475784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97285405                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.878594                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.878594                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.138183                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.138183                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643345148                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195705542                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      184957554                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32172                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85474328                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31632055                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25790176                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2114585                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13345317                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12359208                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3410787                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93454                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31634576                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173696440                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31632055                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15769995                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38595840                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11240792                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5139233                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15619656                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1028933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84469860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.549374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45874020     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2552626      3.02%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4774553      5.65%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4750754      5.62%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2949391      3.49%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2344878      2.78%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1469983      1.74%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1379841      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18373814     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84469860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370077                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.032147                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32991195                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5079277                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37070686                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       228742                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9099953                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5347119                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208459583                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9099953                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35390303                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         993462                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       806578                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34854318                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3325240                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200990099                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1380309                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1021459                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    282169792                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    937671296                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    937671296                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174420028                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107749702                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35772                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17174                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9271669                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18635112                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9489153                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119411                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3468453                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         189494113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34348                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150844852                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       290521                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64177142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196454030                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84469860                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785783                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896126                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28768819     34.06%     34.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18350744     21.72%     55.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12277507     14.53%     70.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7966674      9.43%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8373710      9.91%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4065276      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3194719      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       729750      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       742661      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84469860                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         939163     72.32%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        183031     14.09%     86.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176465     13.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126198612     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2026447      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17174      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14580508      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8022111      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150844852                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764797                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1298659                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008609                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    387748743                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    253705951                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147408879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152143511                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       472851                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7264594                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2001                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2286002                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9099953                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         506412                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90278                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    189528464                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       376414                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18635112                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9489153                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17174                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70993                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1318044                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1181138                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2499182                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148857588                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13917229                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1987263                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21753184                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21109322                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7835955                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741547                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147455268                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147408879                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93968094                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269708007                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724598                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348407                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101581867                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125077047                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64451879                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2140109                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75369907                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659509                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150053                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28426334     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21193756     28.12%     65.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8800291     11.68%     77.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4382583      5.81%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4388751      5.82%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1769714      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1791954      2.38%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       952530      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3663994      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75369907                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101581867                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125077047                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18573665                       # Number of memory references committed
system.switch_cpus2.commit.loads             11370514                       # Number of loads committed
system.switch_cpus2.commit.membars              17174                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18053545                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112684798                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2579700                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3663994                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           261234839                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          388163767                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1004468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101581867                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125077047                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101581867                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841433                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841433                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188449                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188449                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       668655208                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204772673                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191424094                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34348                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85474328                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32209463                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26279572                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2149190                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13639780                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12688678                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3330345                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94584                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33372305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             174972533                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32209463                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16019023                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37929531                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11213312                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4841894                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16248980                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       831018                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85190088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.539648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.339258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47260557     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3118888      3.66%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4648717      5.46%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3232812      3.79%     68.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2260771      2.65%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2204223      2.59%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1339956      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2859190      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18264974     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85190088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376832                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.047077                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34317824                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5076679                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36220802                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       528710                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9046067                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5424455                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     209564393                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1657                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9046067                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36238774                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         499765                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1799338                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34789598                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2816541                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     203345674                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1176186                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       958102                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    285260101                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    946538697                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    946538697                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175633232                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       109626863                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36726                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17511                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8363689                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18643099                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9542493                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       114470                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3098010                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         189515777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34956                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        151404282                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       300473                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63158956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    193278892                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85190088                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.777252                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.915859                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30357900     35.64%     35.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16988971     19.94%     55.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12481213     14.65%     70.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8195030      9.62%     79.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8216821      9.65%     89.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3965384      4.65%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3522769      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       659023      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       802977      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85190088                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         825338     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        163595     14.12%     85.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       169967     14.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    126654683     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1911440      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17447      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14879198      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7941514      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     151404282                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.771342                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1158900                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007654                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    389458025                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    252710092                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    147219595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152563182                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       476147                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7230660                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2285283                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9046067                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         257708                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        49443                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    189550735                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       657050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18643099                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9542493                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17508                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         42057                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1309387                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1169659                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2479046                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    148624073                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13904889                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2780209                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21656165                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21122649                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7751276                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.738815                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             147283097                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            147219595                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         95387591                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        271020018                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.722384                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351958                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102117912                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125874693                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63676201                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34896                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2166420                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     76144020                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.653113                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.175407                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29030326     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21848621     28.69%     66.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8253299     10.84%     77.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4624369      6.07%     83.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3922164      5.15%     88.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1753129      2.30%     91.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1680995      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1142840      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3888277      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     76144020                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102117912                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125874693                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18669645                       # Number of memory references committed
system.switch_cpus3.commit.loads             11412435                       # Number of loads committed
system.switch_cpus3.commit.membars              17448                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18263055                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113319625                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2603431                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3888277                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261806637                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          388153709                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 284240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102117912                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125874693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102117912                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.837016                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.837016                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.194720                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.194720                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       667500679                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      204815053                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      192614046                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34896                       # number of misc regfile writes
system.l20.replacements                          5965                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1072733                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38733                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.695583                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11951.683364                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.996732                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3050.657844                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088131                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17750.573929                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364736                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000336                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093099                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.541705                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89166                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89166                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           36778                       # number of Writeback hits
system.l20.Writeback_hits::total                36778                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89166                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89166                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89166                       # number of overall hits
system.l20.overall_hits::total                  89166                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5954                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5965                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5954                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5965                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5954                       # number of overall misses
system.l20.overall_misses::total                 5965                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1010673652                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1011908415                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1010673652                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1011908415                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1010673652                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1011908415                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95120                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95131                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        36778                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            36778                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95120                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95131                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95120                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95131                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062595                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062703                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062595                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062703                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062595                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062703                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169747.002351                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169640.974853                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169747.002351                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169640.974853                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169747.002351                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169640.974853                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4297                       # number of writebacks
system.l20.writebacks::total                     4297                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5954                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5965                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5954                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5965                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5954                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5965                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    942801883                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    943912016                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    942801883                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    943912016                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    942801883                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    943912016                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062595                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062703                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062595                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062703                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062595                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062703                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158347.645784                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158241.746186                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158347.645784                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158241.746186                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158347.645784                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158241.746186                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11865                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          912401                       # Total number of references to valid blocks.
system.l21.sampled_refs                         44633                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.442296                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6779.360238                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.039406                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5009.825489                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            73.384230                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         20893.390637                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.206890                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000367                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.152888                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002240                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.637616                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        58914                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  58914                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23320                       # number of Writeback hits
system.l21.Writeback_hits::total                23320                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        58914                       # number of demand (read+write) hits
system.l21.demand_hits::total                   58914                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        58914                       # number of overall hits
system.l21.overall_hits::total                  58914                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11852                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11865                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11852                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11865                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11852                       # number of overall misses
system.l21.overall_misses::total                11865                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2067158                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1946889469                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1948956627                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2067158                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1946889469                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1948956627                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2067158                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1946889469                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1948956627                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        70766                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              70779                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23320                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23320                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        70766                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               70779                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        70766                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              70779                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.167482                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.167634                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.167482                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.167634                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.167482                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.167634                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 159012.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 164266.745613                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 164260.988369                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 159012.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 164266.745613                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 164260.988369                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 159012.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 164266.745613                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 164260.988369                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3855                       # number of writebacks
system.l21.writebacks::total                     3855                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11852                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11865                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11852                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11865                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11852                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11865                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1913118                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1809077222                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1810990340                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1913118                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1809077222                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1810990340                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1913118                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1809077222                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1810990340                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167482                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.167634                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.167482                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.167634                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.167482                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.167634                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 147162.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 152638.982619                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 152632.982722                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 147162.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 152638.982619                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 152632.982722                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 147162.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 152638.982619                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 152632.982722                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1898                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          469789                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34666                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.551866                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         7078.935839                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.997698                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   965.011506                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           107.111749                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         24602.943208                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.216032                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.029450                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.003269                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.750822                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        37631                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  37631                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11395                       # number of Writeback hits
system.l22.Writeback_hits::total                11395                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        37631                       # number of demand (read+write) hits
system.l22.demand_hits::total                   37631                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        37631                       # number of overall hits
system.l22.overall_hits::total                  37631                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1884                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1898                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1884                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1898                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1884                       # number of overall misses
system.l22.overall_misses::total                 1898                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    298880759                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      300828295                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    298880759                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       300828295                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    298880759                       # number of overall miss cycles
system.l22.overall_miss_latency::total      300828295                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39515                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39529                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11395                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11395                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39515                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39529                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39515                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39529                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.047678                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.048015                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.047678                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.048015                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.047678                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.048015                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 158641.591826                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 158497.521075                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 158641.591826                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 158497.521075                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 158641.591826                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 158497.521075                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1790                       # number of writebacks
system.l22.writebacks::total                     1790                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1884                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1898                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1884                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1898                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1884                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1898                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    277422212                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    279211128                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    277422212                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    279211128                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    277422212                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    279211128                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.047678                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.048015                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.047678                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.048015                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.047678                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.048015                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147251.704883                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 147108.075869                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 147251.704883                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 147108.075869                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 147251.704883                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 147108.075869                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1853                       # number of replacements
system.l23.tagsinuse                            32768                       # Cycle average of tags in use
system.l23.total_refs                          395633                       # Total number of references to valid blocks.
system.l23.sampled_refs                         34621                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.427544                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         9565.893147                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.015866                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   933.569955                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           159.681512                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         22093.839519                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.291928                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000458                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.028490                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.004873                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.674250                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31882                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31883                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10724                       # number of Writeback hits
system.l23.Writeback_hits::total                10724                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31882                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31883                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31882                       # number of overall hits
system.l23.overall_hits::total                  31883                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1837                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1853                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1837                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1853                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1837                       # number of overall misses
system.l23.overall_misses::total                 1853                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3513340                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    284994017                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      288507357                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3513340                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    284994017                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       288507357                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3513340                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    284994017                       # number of overall miss cycles
system.l23.overall_miss_latency::total      288507357                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33719                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33736                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10724                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10724                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33719                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33736                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33719                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33736                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.941176                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.054480                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.054926                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.941176                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.054480                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.054926                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.941176                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.054480                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.054926                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 219583.750000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data       155141                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 155697.440367                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 219583.750000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data       155141                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 155697.440367                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 219583.750000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data       155141                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 155697.440367                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1725                       # number of writebacks
system.l23.writebacks::total                     1725                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1837                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1853                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1837                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1853                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1837                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1853                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3332060                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    264053656                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    267385716                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3332060                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    264053656                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    267385716                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3332060                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    264053656                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    267385716                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054480                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.054926                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.941176                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.054480                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.054926                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.941176                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.054480                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.054926                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 208253.750000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 143741.783342                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 144298.821371                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 208253.750000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 143741.783342                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 144298.821371                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 208253.750000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 143741.783342                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 144298.821371                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996728                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015684088                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843346.802178                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996728                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15676427                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15676427                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15676427                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15676427                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15676427                       # number of overall hits
system.cpu0.icache.overall_hits::total       15676427                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15676438                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15676438                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15676438                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15676438                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15676438                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15676438                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95120                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191898318                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95376                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2012.018936                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.488339                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.511661                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11633971                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11633971                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709400                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17103                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19343371                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19343371                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19343371                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19343371                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       348934                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       348934                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          125                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          125                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       349059                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        349059                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       349059                       # number of overall misses
system.cpu0.dcache.overall_misses::total       349059                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10884687423                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10884687423                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     19494800                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     19494800                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10904182223                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10904182223                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10904182223                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10904182223                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11982905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11982905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19692430                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19692430                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19692430                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19692430                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029119                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029119                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017726                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017726                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017726                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017726                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31194.115285                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31194.115285                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 155958.400000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 155958.400000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31238.794081                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31238.794081                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31238.794081                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31238.794081                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36778                       # number of writebacks
system.cpu0.dcache.writebacks::total            36778                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       253814                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       253814                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       253939                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       253939                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       253939                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       253939                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95120                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95120                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95120                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95120                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95120                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95120                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1844338971                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1844338971                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1844338971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1844338971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1844338971                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1844338971                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007938                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007938                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004830                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004830                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004830                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004830                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19389.602302                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19389.602302                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19389.602302                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19389.602302                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19389.602302                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19389.602302                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996640                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019949080                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056348.951613                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996640                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14868325                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14868325                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14868325                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14868325                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14868325                       # number of overall hits
system.cpu1.icache.overall_hits::total       14868325                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2653956                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2653956                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2653956                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2653956                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2653956                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2653956                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14868343                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14868343                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14868343                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14868343                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14868343                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14868343                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       147442                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       147442                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       147442                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       147442                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       147442                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       147442                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2107498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2107498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2107498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2107498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2107498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2107498                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162115.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162115.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162115.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162115.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162115.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162115.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 70766                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180852886                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71022                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2546.434710                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.681371                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.318629                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901099                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098901                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10278420                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10278420                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6802864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6802864                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21956                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21956                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16086                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16086                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17081284                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17081284                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17081284                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17081284                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153791                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153791                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153791                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153791                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153791                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153791                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7943379712                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7943379712                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7943379712                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7943379712                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7943379712                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7943379712                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10432211                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10432211                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6802864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6802864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16086                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16086                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17235075                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17235075                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17235075                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17235075                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014742                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014742                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008923                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008923                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008923                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008923                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 51650.484827                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 51650.484827                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 51650.484827                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 51650.484827                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 51650.484827                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 51650.484827                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23320                       # number of writebacks
system.cpu1.dcache.writebacks::total            23320                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83025                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83025                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83025                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83025                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83025                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83025                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        70766                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        70766                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        70766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        70766                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        70766                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        70766                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2410313125                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2410313125                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2410313125                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2410313125                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2410313125                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2410313125                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 34060.327346                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34060.327346                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34060.327346                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34060.327346                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34060.327346                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34060.327346                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997694                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018579513                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199955.751620                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997694                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15619639                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15619639                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15619639                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15619639                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15619639                       # number of overall hits
system.cpu2.icache.overall_hits::total       15619639                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15619656                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15619656                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15619656                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15619656                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15619656                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15619656                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39515                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169920134                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39771                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4272.463202                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.844504                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.155496                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905643                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094357                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10616657                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10616657                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7169365                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7169365                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17174                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17174                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17174                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17174                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17786022                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17786022                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17786022                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17786022                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       102017                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102017                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       102017                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102017                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       102017                       # number of overall misses
system.cpu2.dcache.overall_misses::total       102017                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3642550619                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3642550619                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3642550619                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3642550619                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3642550619                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3642550619                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10718674                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10718674                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7169365                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7169365                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17174                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17174                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17888039                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17888039                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17888039                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17888039                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009518                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009518                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005703                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005703                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005703                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005703                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35705.329690                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35705.329690                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35705.329690                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35705.329690                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35705.329690                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35705.329690                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11395                       # number of writebacks
system.cpu2.dcache.writebacks::total            11395                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        62502                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        62502                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        62502                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        62502                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        62502                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        62502                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39515                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39515                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39515                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39515                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39515                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39515                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    555391884                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    555391884                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    555391884                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    555391884                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    555391884                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    555391884                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14055.216601                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14055.216601                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14055.216601                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14055.216601                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14055.216601                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14055.216601                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.015782                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022599525                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208638.282937                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.015782                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025666                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740410                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16248960                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16248960                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16248960                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16248960                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16248960                       # number of overall hits
system.cpu3.icache.overall_hits::total       16248960                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4171360                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4171360                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4171360                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4171360                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4171360                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4171360                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16248980                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16248980                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16248980                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16248980                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16248980                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16248980                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       208568                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       208568                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       208568                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       208568                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       208568                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       208568                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3533991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3533991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3533991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3533991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3533991                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3533991                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 207881.823529                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 207881.823529                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 207881.823529                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 207881.823529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 207881.823529                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 207881.823529                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33719                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164980480                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33975                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4855.937601                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.037519                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.962481                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902490                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097510                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10582536                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10582536                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7222315                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7222315                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17479                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17479                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17448                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17448                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17804851                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17804851                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17804851                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17804851                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        67802                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        67802                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        67802                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67802                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        67802                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67802                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1928860119                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1928860119                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1928860119                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1928860119                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1928860119                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1928860119                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10650338                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10650338                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7222315                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7222315                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17448                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17448                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17872653                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17872653                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17872653                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17872653                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006366                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006366                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003794                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003794                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003794                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003794                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28448.425105                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28448.425105                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28448.425105                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28448.425105                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28448.425105                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28448.425105                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10724                       # number of writebacks
system.cpu3.dcache.writebacks::total            10724                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        34083                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        34083                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        34083                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        34083                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        34083                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        34083                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33719                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33719                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33719                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33719                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33719                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33719                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    541532589                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    541532589                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    541532589                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    541532589                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    541532589                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    541532589                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16060.161600                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16060.161600                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16060.161600                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16060.161600                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16060.161600                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16060.161600                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
