ARM GAS  /tmp/ccVIFjpu.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	NMI_Handler:
  24              	.LFB66:
  25              		.file 1 "Main/stm32f1xx_it.c"
   1:Main/stm32f1xx_it.c **** /**
   2:Main/stm32f1xx_it.c ****   ******************************************************************************
   3:Main/stm32f1xx_it.c ****   * @file    Templates/Src/stm32f1xx.c
   4:Main/stm32f1xx_it.c ****   * @author  MCD Application Team
   5:Main/stm32f1xx_it.c ****   * @version V1.4.0
   6:Main/stm32f1xx_it.c ****   * @date    29-April-2016
   7:Main/stm32f1xx_it.c ****   * @brief   Main Interrupt Service Routines.
   8:Main/stm32f1xx_it.c ****   *          This file provides template for all exceptions handler and 
   9:Main/stm32f1xx_it.c ****   *          peripherals interrupt service routine.
  10:Main/stm32f1xx_it.c ****   ******************************************************************************
  11:Main/stm32f1xx_it.c ****   * @attention
  12:Main/stm32f1xx_it.c ****   *
  13:Main/stm32f1xx_it.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  14:Main/stm32f1xx_it.c ****   *
  15:Main/stm32f1xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Main/stm32f1xx_it.c ****   * are permitted provided that the following conditions are met:
  17:Main/stm32f1xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Main/stm32f1xx_it.c ****   *      this list of conditions and the following disclaimer.
  19:Main/stm32f1xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Main/stm32f1xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Main/stm32f1xx_it.c ****   *      and/or other materials provided with the distribution.
  22:Main/stm32f1xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Main/stm32f1xx_it.c ****   *      may be used to endorse or promote products derived from this software
  24:Main/stm32f1xx_it.c ****   *      without specific prior written permission.
  25:Main/stm32f1xx_it.c ****   *
  26:Main/stm32f1xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Main/stm32f1xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Main/stm32f1xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Main/stm32f1xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Main/stm32f1xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Main/stm32f1xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Main/stm32f1xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Main/stm32f1xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
ARM GAS  /tmp/ccVIFjpu.s 			page 2


  34:Main/stm32f1xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Main/stm32f1xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Main/stm32f1xx_it.c ****   *
  37:Main/stm32f1xx_it.c ****   ******************************************************************************
  38:Main/stm32f1xx_it.c ****   */
  39:Main/stm32f1xx_it.c **** 
  40:Main/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  41:Main/stm32f1xx_it.c **** #include "stm32f1xx_hal.h"
  42:Main/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  43:Main/stm32f1xx_it.c **** 
  44:Main/stm32f1xx_it.c **** #include "stm32f1_easyco.h"
  45:Main/stm32f1xx_it.c **** #include "bsp_tim.h"
  46:Main/stm32f1xx_it.c **** #include "bsp_adc.h"
  47:Main/stm32f1xx_it.c **** #include "bldc.h"   
  48:Main/stm32f1xx_it.c **** /******************************************************************************/
  49:Main/stm32f1xx_it.c **** /*            Cortex-M3 Processor Exceptions Handlers                         */
  50:Main/stm32f1xx_it.c **** /******************************************************************************/
  51:Main/stm32f1xx_it.c **** 
  52:Main/stm32f1xx_it.c **** /**
  53:Main/stm32f1xx_it.c ****   * @brief   This function handles NMI exception.
  54:Main/stm32f1xx_it.c ****   * @param  None
  55:Main/stm32f1xx_it.c ****   * @retval None
  56:Main/stm32f1xx_it.c ****   */
  57:Main/stm32f1xx_it.c **** void NMI_Handler(void)
  58:Main/stm32f1xx_it.c **** {
  26              		.loc 1 58 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  59:Main/stm32f1xx_it.c **** }
  31              		.loc 1 59 0
  32 0000 7047     		bx	lr
  33              		.cfi_endproc
  34              	.LFE66:
  36              		.section	.text.HardFault_Handler,"ax",%progbits
  37              		.align	1
  38              		.global	HardFault_Handler
  39              		.syntax unified
  40              		.thumb
  41              		.thumb_func
  42              		.fpu softvfp
  44              	HardFault_Handler:
  45              	.LFB67:
  60:Main/stm32f1xx_it.c **** 
  61:Main/stm32f1xx_it.c **** /**
  62:Main/stm32f1xx_it.c ****   * @brief  This function handles Hard Fault exception.
  63:Main/stm32f1xx_it.c ****   * @param  None
  64:Main/stm32f1xx_it.c ****   * @retval None
  65:Main/stm32f1xx_it.c ****   */
  66:Main/stm32f1xx_it.c **** void HardFault_Handler(void)
  67:Main/stm32f1xx_it.c **** {
  46              		.loc 1 67 0
  47              		.cfi_startproc
  48              		@ Volatile: function does not return.
  49              		@ args = 0, pretend = 0, frame = 0
  50              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccVIFjpu.s 			page 3


  51              		@ link register save eliminated.
  52              	.L3:
  53 0000 FEE7     		b	.L3
  54              		.cfi_endproc
  55              	.LFE67:
  57              		.section	.text.MemManage_Handler,"ax",%progbits
  58              		.align	1
  59              		.global	MemManage_Handler
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  63              		.fpu softvfp
  65              	MemManage_Handler:
  66              	.LFB68:
  68:Main/stm32f1xx_it.c ****   /* Go to infinite loop when Hard Fault exception occurs */
  69:Main/stm32f1xx_it.c ****   while (1)
  70:Main/stm32f1xx_it.c ****   {
  71:Main/stm32f1xx_it.c ****   }
  72:Main/stm32f1xx_it.c **** }
  73:Main/stm32f1xx_it.c **** 
  74:Main/stm32f1xx_it.c **** /**
  75:Main/stm32f1xx_it.c ****   * @brief  This function handles Memory Manage exception.
  76:Main/stm32f1xx_it.c ****   * @param  None
  77:Main/stm32f1xx_it.c ****   * @retval None
  78:Main/stm32f1xx_it.c ****   */
  79:Main/stm32f1xx_it.c **** void MemManage_Handler(void)
  80:Main/stm32f1xx_it.c **** {
  67              		.loc 1 80 0
  68              		.cfi_startproc
  69              		@ Volatile: function does not return.
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		@ link register save eliminated.
  73              	.L5:
  74 0000 FEE7     		b	.L5
  75              		.cfi_endproc
  76              	.LFE68:
  78              		.section	.text.BusFault_Handler,"ax",%progbits
  79              		.align	1
  80              		.global	BusFault_Handler
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  84              		.fpu softvfp
  86              	BusFault_Handler:
  87              	.LFB69:
  81:Main/stm32f1xx_it.c ****   /* Go to infinite loop when Memory Manage exception occurs */
  82:Main/stm32f1xx_it.c ****   while (1)
  83:Main/stm32f1xx_it.c ****   {
  84:Main/stm32f1xx_it.c ****   }
  85:Main/stm32f1xx_it.c **** }
  86:Main/stm32f1xx_it.c **** 
  87:Main/stm32f1xx_it.c **** /**
  88:Main/stm32f1xx_it.c ****   * @brief  This function handles Bus Fault exception.
  89:Main/stm32f1xx_it.c ****   * @param  None
  90:Main/stm32f1xx_it.c ****   * @retval None
  91:Main/stm32f1xx_it.c ****   */
ARM GAS  /tmp/ccVIFjpu.s 			page 4


  92:Main/stm32f1xx_it.c **** void BusFault_Handler(void)
  93:Main/stm32f1xx_it.c **** {
  88              		.loc 1 93 0
  89              		.cfi_startproc
  90              		@ Volatile: function does not return.
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94              	.L7:
  95 0000 FEE7     		b	.L7
  96              		.cfi_endproc
  97              	.LFE69:
  99              		.section	.text.UsageFault_Handler,"ax",%progbits
 100              		.align	1
 101              		.global	UsageFault_Handler
 102              		.syntax unified
 103              		.thumb
 104              		.thumb_func
 105              		.fpu softvfp
 107              	UsageFault_Handler:
 108              	.LFB70:
  94:Main/stm32f1xx_it.c ****   /* Go to infinite loop when Bus Fault exception occurs */
  95:Main/stm32f1xx_it.c ****   while (1)
  96:Main/stm32f1xx_it.c ****   {
  97:Main/stm32f1xx_it.c ****   }
  98:Main/stm32f1xx_it.c **** }
  99:Main/stm32f1xx_it.c **** 
 100:Main/stm32f1xx_it.c **** /**
 101:Main/stm32f1xx_it.c ****   * @brief  This function handles Usage Fault exception.
 102:Main/stm32f1xx_it.c ****   * @param  None
 103:Main/stm32f1xx_it.c ****   * @retval None
 104:Main/stm32f1xx_it.c ****   */
 105:Main/stm32f1xx_it.c **** void UsageFault_Handler(void)
 106:Main/stm32f1xx_it.c **** {
 109              		.loc 1 106 0
 110              		.cfi_startproc
 111              		@ Volatile: function does not return.
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115              	.L9:
 116 0000 FEE7     		b	.L9
 117              		.cfi_endproc
 118              	.LFE70:
 120              		.section	.text.SVC_Handler,"ax",%progbits
 121              		.align	1
 122              		.global	SVC_Handler
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 126              		.fpu softvfp
 128              	SVC_Handler:
 129              	.LFB71:
 107:Main/stm32f1xx_it.c ****   /* Go to infinite loop when Usage Fault exception occurs */
 108:Main/stm32f1xx_it.c ****   while (1)
 109:Main/stm32f1xx_it.c ****   {
 110:Main/stm32f1xx_it.c ****   }
ARM GAS  /tmp/ccVIFjpu.s 			page 5


 111:Main/stm32f1xx_it.c **** }
 112:Main/stm32f1xx_it.c **** 
 113:Main/stm32f1xx_it.c **** /**
 114:Main/stm32f1xx_it.c ****   * @brief  This function handles SVCall exception.
 115:Main/stm32f1xx_it.c ****   * @param  None
 116:Main/stm32f1xx_it.c ****   * @retval None
 117:Main/stm32f1xx_it.c ****   */
 118:Main/stm32f1xx_it.c **** void SVC_Handler(void)
 119:Main/stm32f1xx_it.c **** {
 130              		.loc 1 119 0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              		@ link register save eliminated.
 120:Main/stm32f1xx_it.c **** }
 135              		.loc 1 120 0
 136 0000 7047     		bx	lr
 137              		.cfi_endproc
 138              	.LFE71:
 140              		.section	.text.DebugMon_Handler,"ax",%progbits
 141              		.align	1
 142              		.global	DebugMon_Handler
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu softvfp
 148              	DebugMon_Handler:
 149              	.LFB72:
 121:Main/stm32f1xx_it.c **** 
 122:Main/stm32f1xx_it.c **** /**
 123:Main/stm32f1xx_it.c ****   * @brief  This function handles Debug Monitor exception.
 124:Main/stm32f1xx_it.c ****   * @param  None
 125:Main/stm32f1xx_it.c ****   * @retval None
 126:Main/stm32f1xx_it.c ****   */
 127:Main/stm32f1xx_it.c **** void DebugMon_Handler(void)
 128:Main/stm32f1xx_it.c **** {
 150              		.loc 1 128 0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		@ link register save eliminated.
 129:Main/stm32f1xx_it.c **** }
 155              		.loc 1 129 0
 156 0000 7047     		bx	lr
 157              		.cfi_endproc
 158              	.LFE72:
 160              		.section	.text.PendSV_Handler,"ax",%progbits
 161              		.align	1
 162              		.global	PendSV_Handler
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 166              		.fpu softvfp
 168              	PendSV_Handler:
 169              	.LFB73:
 130:Main/stm32f1xx_it.c **** 
 131:Main/stm32f1xx_it.c **** /**
ARM GAS  /tmp/ccVIFjpu.s 			page 6


 132:Main/stm32f1xx_it.c ****   * @brief  This function handles PendSVC exception.
 133:Main/stm32f1xx_it.c ****   * @param  None
 134:Main/stm32f1xx_it.c ****   * @retval None
 135:Main/stm32f1xx_it.c ****   */
 136:Main/stm32f1xx_it.c **** void PendSV_Handler(void)
 137:Main/stm32f1xx_it.c **** {
 170              		.loc 1 137 0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 0
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174              		@ link register save eliminated.
 138:Main/stm32f1xx_it.c **** }
 175              		.loc 1 138 0
 176 0000 7047     		bx	lr
 177              		.cfi_endproc
 178              	.LFE73:
 180              		.section	.text.SysTick_Handler,"ax",%progbits
 181              		.align	1
 182              		.global	SysTick_Handler
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 186              		.fpu softvfp
 188              	SysTick_Handler:
 189              	.LFB74:
 139:Main/stm32f1xx_it.c **** 
 140:Main/stm32f1xx_it.c **** /**
 141:Main/stm32f1xx_it.c ****   * @brief  This function handles SysTick Handler.
 142:Main/stm32f1xx_it.c ****   * @param  None
 143:Main/stm32f1xx_it.c ****   * @retval None
 144:Main/stm32f1xx_it.c ****   */
 145:Main/stm32f1xx_it.c **** void SysTick_Handler(void)
 146:Main/stm32f1xx_it.c **** {
 190              		.loc 1 146 0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 0
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194 0000 08B5     		push	{r3, lr}
 195              	.LCFI0:
 196              		.cfi_def_cfa_offset 8
 197              		.cfi_offset 3, -8
 198              		.cfi_offset 14, -4
 147:Main/stm32f1xx_it.c ****   HAL_IncTick();
 199              		.loc 1 147 0
 200 0002 FFF7FEFF 		bl	HAL_IncTick
 201              	.LVL0:
 148:Main/stm32f1xx_it.c ****   BLDC_TaskCallback();
 202              		.loc 1 148 0
 203 0006 FFF7FEFF 		bl	BLDC_TaskCallback
 204              	.LVL1:
 149:Main/stm32f1xx_it.c **** }
 205              		.loc 1 149 0
 206 000a 08BD     		pop	{r3, pc}
 207              		.cfi_endproc
 208              	.LFE74:
 210              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 211              		.align	1
ARM GAS  /tmp/ccVIFjpu.s 			page 7


 212              		.global	TIM2_IRQHandler
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 216              		.fpu softvfp
 218              	TIM2_IRQHandler:
 219              	.LFB75:
 150:Main/stm32f1xx_it.c **** 
 151:Main/stm32f1xx_it.c **** /******************************************************************************/
 152:Main/stm32f1xx_it.c **** /*                 STM32F1xx Peripherals Interrupt Handlers                   */
 153:Main/stm32f1xx_it.c **** /*  Add here the Interrupt Handler for the used peripheral(s) (PPP), for the  */
 154:Main/stm32f1xx_it.c **** /*  available peripheral interrupt handler's name please refer to the startup */
 155:Main/stm32f1xx_it.c **** /*  file (startup_stm32f1xx.s).                                               */
 156:Main/stm32f1xx_it.c **** /******************************************************************************/
 157:Main/stm32f1xx_it.c **** 
 158:Main/stm32f1xx_it.c **** /* æ¢å‘ä¸­æ–­ */
 159:Main/stm32f1xx_it.c **** void COMM_TIM_IRQHandler(void)
 160:Main/stm32f1xx_it.c **** {
 220              		.loc 1 160 0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224 0000 08B5     		push	{r3, lr}
 225              	.LCFI1:
 226              		.cfi_def_cfa_offset 8
 227              		.cfi_offset 3, -8
 228              		.cfi_offset 14, -4
 161:Main/stm32f1xx_it.c **** 	if (TIM2->SR & TIM_FLAG_UPDATE)
 229              		.loc 1 161 0
 230 0002 4FF08043 		mov	r3, #1073741824
 231 0006 1B69     		ldr	r3, [r3, #16]
 232 0008 13F0010F 		tst	r3, #1
 233 000c 00D1     		bne	.L18
 234              	.L15:
 162:Main/stm32f1xx_it.c **** 	{
 163:Main/stm32f1xx_it.c **** 		TIM2->SR &= ~TIM_FLAG_UPDATE;
 164:Main/stm32f1xx_it.c **** 		//LED8_Toggle();
 165:Main/stm32f1xx_it.c **** 		BLDC_CommCallback();
 166:Main/stm32f1xx_it.c **** 	}
 167:Main/stm32f1xx_it.c **** }
 235              		.loc 1 167 0
 236 000e 08BD     		pop	{r3, pc}
 237              	.L18:
 163:Main/stm32f1xx_it.c **** 		//LED8_Toggle();
 238              		.loc 1 163 0
 239 0010 4FF08042 		mov	r2, #1073741824
 240 0014 1369     		ldr	r3, [r2, #16]
 241 0016 23F00103 		bic	r3, r3, #1
 242 001a 1361     		str	r3, [r2, #16]
 165:Main/stm32f1xx_it.c **** 	}
 243              		.loc 1 165 0
 244 001c FFF7FEFF 		bl	BLDC_CommCallback
 245              	.LVL2:
 246              		.loc 1 167 0
 247 0020 F5E7     		b	.L15
 248              		.cfi_endproc
 249              	.LFE75:
ARM GAS  /tmp/ccVIFjpu.s 			page 8


 251              		.section	.text.ADC1_2_IRQHandler,"ax",%progbits
 252              		.align	1
 253              		.global	ADC1_2_IRQHandler
 254              		.syntax unified
 255              		.thumb
 256              		.thumb_func
 257              		.fpu softvfp
 259              	ADC1_2_IRQHandler:
 260              	.LFB76:
 168:Main/stm32f1xx_it.c **** 
 169:Main/stm32f1xx_it.c **** #if defined (USE_INJECTED_GROUP_SMAPLE_BEMF)
 170:Main/stm32f1xx_it.c **** void ADC1_IRQHandler(void)
 171:Main/stm32f1xx_it.c **** {
 172:Main/stm32f1xx_it.c **** 	LED8_On();
 173:Main/stm32f1xx_it.c **** 	if (ADC1->SR & ADC_FLAG_JEOC)
 174:Main/stm32f1xx_it.c **** 	{
 175:Main/stm32f1xx_it.c **** 		ADC1->SR &= ~ADC_FLAG_JEOC;
 176:Main/stm32f1xx_it.c **** 		
 177:Main/stm32f1xx_it.c **** 		Bldc.AdcBuffer[0] = ADC1->JDR1;
 178:Main/stm32f1xx_it.c **** 		Bldc.AdcBuffer[1] = ADC1->JDR2;
 179:Main/stm32f1xx_it.c **** 		Bldc.AdcBuffer[2] = ADC1->JDR3;
 180:Main/stm32f1xx_it.c **** 		BLDC_CheckZeroCrossCallback();
 181:Main/stm32f1xx_it.c **** 	}
 182:Main/stm32f1xx_it.c **** 	LED8_Off();
 183:Main/stm32f1xx_it.c **** }
 184:Main/stm32f1xx_it.c **** #else
 185:Main/stm32f1xx_it.c **** void ADC1_IRQHandler(void)
 186:Main/stm32f1xx_it.c **** {
 261              		.loc 1 186 0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		@ link register save eliminated.
 187:Main/stm32f1xx_it.c **** 	LED8_On();
 266              		.loc 1 187 0
 267 0000 0A4B     		ldr	r3, .L21
 268 0002 1022     		movs	r2, #16
 269 0004 1A61     		str	r2, [r3, #16]
 188:Main/stm32f1xx_it.c **** 	if (ADC1->SR & ADC_FLAG_JEOC)
 270              		.loc 1 188 0
 271 0006 03F5C053 		add	r3, r3, #6144
 272 000a 1B68     		ldr	r3, [r3]
 273 000c 13F0040F 		tst	r3, #4
 274 0010 07D0     		beq	.L20
 189:Main/stm32f1xx_it.c **** 	{
 190:Main/stm32f1xx_it.c **** 		ADC1->SR &= ~ADC_FLAG_JEOC;
 275              		.loc 1 190 0
 276 0012 074B     		ldr	r3, .L21+4
 277 0014 1A68     		ldr	r2, [r3]
 278 0016 22F00402 		bic	r2, r2, #4
 279 001a 1A60     		str	r2, [r3]
 191:Main/stm32f1xx_it.c **** 
 192:Main/stm32f1xx_it.c **** 		Bldc.AdcBuffer[3] = ADC1->JDR1;
 280              		.loc 1 192 0
 281 001c DA6B     		ldr	r2, [r3, #60]
 282 001e 054B     		ldr	r3, .L21+8
 283 0020 1A82     		strh	r2, [r3, #16]	@ movhi
ARM GAS  /tmp/ccVIFjpu.s 			page 9


 284              	.L20:
 193:Main/stm32f1xx_it.c **** 	}
 194:Main/stm32f1xx_it.c **** 	LED8_Off();
 285              		.loc 1 194 0
 286 0022 024B     		ldr	r3, .L21
 287 0024 4FF48012 		mov	r2, #1048576
 288 0028 1A61     		str	r2, [r3, #16]
 195:Main/stm32f1xx_it.c **** }
 289              		.loc 1 195 0
 290 002a 7047     		bx	lr
 291              	.L22:
 292              		.align	2
 293              	.L21:
 294 002c 000C0140 		.word	1073810432
 295 0030 00240140 		.word	1073816576
 296 0034 00000000 		.word	Bldc
 297              		.cfi_endproc
 298              	.LFE76:
 300              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 301              		.align	1
 302              		.global	DMA1_Channel1_IRQHandler
 303              		.syntax unified
 304              		.thumb
 305              		.thumb_func
 306              		.fpu softvfp
 308              	DMA1_Channel1_IRQHandler:
 309              	.LFB77:
 196:Main/stm32f1xx_it.c **** void DMA1_Channel1_IRQHandler(void)
 197:Main/stm32f1xx_it.c **** {
 310              		.loc 1 197 0
 311              		.cfi_startproc
 312              		@ args = 0, pretend = 0, frame = 0
 313              		@ frame_needed = 0, uses_anonymous_args = 0
 314 0000 08B5     		push	{r3, lr}
 315              	.LCFI2:
 316              		.cfi_def_cfa_offset 8
 317              		.cfi_offset 3, -8
 318              		.cfi_offset 14, -4
 198:Main/stm32f1xx_it.c **** 	BLDC_CheckZeroCrossCallback();
 319              		.loc 1 198 0
 320 0002 FFF7FEFF 		bl	BLDC_CheckZeroCrossCallback
 321              	.LVL3:
 199:Main/stm32f1xx_it.c **** 	/* æ‰§è¡Œå®Œè¿‡é›¶æ£€æµ‹å†æ¸…é™¤DMAä¸­æ–­ï¼Œå¦åˆ™åœ¨è¿‡é›¶æ£€æµ‹è¿‡ç¨‹ä¸­æœ‰å¯èƒ½å†æ¬¡å‘ç”Ÿä¸
 200:Main/stm32f1xx_it.c **** 	DMA1->IFCR |= DMA_FLAG_TC1;
 322              		.loc 1 200 0
 323 0006 034A     		ldr	r2, .L25
 324 0008 5368     		ldr	r3, [r2, #4]
 325 000a 43F00203 		orr	r3, r3, #2
 326 000e 5360     		str	r3, [r2, #4]
 201:Main/stm32f1xx_it.c **** }
 327              		.loc 1 201 0
 328 0010 08BD     		pop	{r3, pc}
 329              	.L26:
 330 0012 00BF     		.align	2
 331              	.L25:
 332 0014 00000240 		.word	1073872896
 333              		.cfi_endproc
ARM GAS  /tmp/ccVIFjpu.s 			page 10


 334              	.LFE77:
 336              		.text
 337              	.Letext0:
 338              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 339              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 340              		.file 4 "Drivers/STM32Cube_FW_F1_V1.4.0/CMSIS/Include/core_cm3.h"
 341              		.file 5 "Drivers/STM32Cube_FW_F1_V1.4.0/CMSIS/Device/STM32F1xx/Include/system_stm32f1xx.h"
 342              		.file 6 "Drivers/STM32Cube_FW_F1_V1.4.0/CMSIS/Device/STM32F1xx/Include/stm32f103xb.h"
 343              		.file 7 "/usr/arm-none-eabi/include/sys/lock.h"
 344              		.file 8 "/usr/arm-none-eabi/include/sys/_types.h"
 345              		.file 9 "/usr/lib/gcc/arm-none-eabi/7.2.1/include/stddef.h"
 346              		.file 10 "/usr/arm-none-eabi/include/sys/reent.h"
 347              		.file 11 "BLDC/bldc.h"
 348              		.file 12 "Drivers/STM32Cube_FW_F1_V1.4.0/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccVIFjpu.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_it.c
     /tmp/ccVIFjpu.s:16     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccVIFjpu.s:23     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccVIFjpu.s:37     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccVIFjpu.s:44     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccVIFjpu.s:58     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccVIFjpu.s:65     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccVIFjpu.s:79     .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccVIFjpu.s:86     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccVIFjpu.s:100    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccVIFjpu.s:107    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccVIFjpu.s:121    .text.SVC_Handler:0000000000000000 $t
     /tmp/ccVIFjpu.s:128    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccVIFjpu.s:141    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccVIFjpu.s:148    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccVIFjpu.s:161    .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccVIFjpu.s:168    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccVIFjpu.s:181    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccVIFjpu.s:188    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccVIFjpu.s:211    .text.TIM2_IRQHandler:0000000000000000 $t
     /tmp/ccVIFjpu.s:218    .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
     /tmp/ccVIFjpu.s:252    .text.ADC1_2_IRQHandler:0000000000000000 $t
     /tmp/ccVIFjpu.s:259    .text.ADC1_2_IRQHandler:0000000000000000 ADC1_2_IRQHandler
     /tmp/ccVIFjpu.s:294    .text.ADC1_2_IRQHandler:000000000000002c $d
     /tmp/ccVIFjpu.s:301    .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/ccVIFjpu.s:308    .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/ccVIFjpu.s:332    .text.DMA1_Channel1_IRQHandler:0000000000000014 $d

UNDEFINED SYMBOLS
HAL_IncTick
BLDC_TaskCallback
BLDC_CommCallback
Bldc
BLDC_CheckZeroCrossCallback
