Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sun May 27 23:34:10 2018
| Host         : volly-SF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_controler_top_timing_summary_routed.rpt -rpx vga_controler_top_timing_summary_routed.rpx
| Design       : vga_controler_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.555        0.000                      0                  829        0.121        0.000                      0                  829        4.500        0.000                       0                   303  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               0.555        0.000                      0                  829        0.121        0.000                      0                  829        4.500        0.000                       0                   303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/blue_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 4.550ns (48.769%)  route 4.780ns (51.231%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.558     5.079    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=16, routed)          0.864     6.399    i_vga_ctrl/Q[1]
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.150     6.549 f  i_vga_ctrl/color1__3_carry__0_i_10/O
                         net (fo=3, routed)           0.448     6.997    i_vga_ctrl/color1__3_carry__0_i_10_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.323 r  i_vga_ctrl/color1__3_carry__1_i_4/O
                         net (fo=2, routed)           0.611     7.934    i_content_ctrl/v_pos_o_reg[7]_0[0]
    SLICE_X38Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.484 r  i_content_ctrl/color1__3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.484    i_content_ctrl/color1__3_carry__1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.703 f  i_content_ctrl/color1__3_carry__2/O[0]
                         net (fo=4, routed)           0.502     9.204    i_content_ctrl/color1__3_carry__2_n_7
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.295     9.499 r  i_content_ctrl/color1__31_carry_i_3/O
                         net (fo=1, routed)           0.000     9.499    i_content_ctrl/color1__31_carry_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.049 r  i_content_ctrl/color1__31_carry/CO[3]
                         net (fo=1, routed)           0.000    10.049    i_content_ctrl/color1__31_carry_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.383 r  i_content_ctrl/color1__31_carry__0/O[1]
                         net (fo=3, routed)           0.560    10.943    i_content_ctrl/color1__31_carry__0_n_6
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.303    11.246 r  i_content_ctrl/color1__46_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.246    i_content_ctrl/color1__46_carry__0_i_4_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.816 r  i_content_ctrl/color1__46_carry__0/CO[2]
                         net (fo=3, routed)           0.477    12.292    i_content_ctrl/color1__46_carry__0_n_1
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.313    12.605 r  i_content_ctrl/red_o[3]_i_5/O
                         net (fo=2, routed)           0.803    13.408    i_content_ctrl/red_o[3]_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.152    13.560 f  i_content_ctrl/blue_o[3]_i_2/O
                         net (fo=4, routed)           0.517    14.077    i_content_ctrl/blue_o[3]_i_2_n_0
    SLICE_X35Y36         LUT5 (Prop_lut5_I4_O)        0.332    14.409 r  i_content_ctrl/blue_o[0]_i_1/O
                         net (fo=1, routed)           0.000    14.409    i_content_ctrl/blue_o[0]_i_1_n_0
    SLICE_X35Y36         FDCE                                         r  i_content_ctrl/blue_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.439    14.780    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  i_content_ctrl/blue_o_reg[0]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X35Y36         FDCE (Setup_fdce_C_D)        0.031    14.964    i_content_ctrl/blue_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -14.409    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/green_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 4.474ns (48.017%)  route 4.844ns (51.983%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.554     5.075    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X36Y31         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.419     5.494 f  i_vga_ctrl/h_pos_o_reg[5]/Q
                         net (fo=21, routed)          0.720     6.214    i_vga_ctrl/red_o_reg[0]_0[5]
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.513 f  i_vga_ctrl/color0__1_carry__1_i_9/O
                         net (fo=2, routed)           0.432     6.945    i_vga_ctrl/color0__1_carry__1_i_9_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  i_vga_ctrl/color0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.511     7.580    i_vga_ctrl/green_o_reg[0]_2[3]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  i_vga_ctrl/color0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.704    i_content_ctrl/h_pos_o_reg[9]_0[3]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.105 r  i_content_ctrl/color0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.105    i_content_ctrl/color0__1_carry__1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.327 r  i_content_ctrl/color0__1_carry__2/O[0]
                         net (fo=4, routed)           0.622     8.949    i_content_ctrl/color0__1_carry__2_n_7
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     9.761 r  i_content_ctrl/color0__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.761    i_content_ctrl/color0__40_carry_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.084 r  i_content_ctrl/color0__40_carry__0/O[1]
                         net (fo=3, routed)           0.821    10.905    i_vga_ctrl/h_pos_o_reg[8]_0[1]
    SLICE_X34Y31         LUT4 (Prop_lut4_I1_O)        0.306    11.211 r  i_vga_ctrl/color0__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.211    i_content_ctrl/h_pos_o_reg[9]_2[3]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.587 r  i_content_ctrl/color0__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.587    i_content_ctrl/color0__61_carry__0_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.841 r  i_content_ctrl/color0__61_carry__1/CO[0]
                         net (fo=3, routed)           0.708    12.549    i_content_ctrl/color0__61_carry__1_n_3
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.363    12.912 r  i_content_ctrl/green_o[3]_i_3/O
                         net (fo=1, routed)           0.407    13.318    i_content_ctrl/green_o[3]_i_3_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.327    13.645 f  i_content_ctrl/green_o[3]_i_2/O
                         net (fo=4, routed)           0.624    14.269    i_content_ctrl/green_o[3]_i_2_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.124    14.393 r  i_content_ctrl/green_o[0]_i_1/O
                         net (fo=1, routed)           0.000    14.393    i_content_ctrl/green_o[0]_i_1_n_0
    SLICE_X32Y34         FDCE                                         r  i_content_ctrl/green_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.439    14.780    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X32Y34         FDCE                                         r  i_content_ctrl/green_o_reg[0]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X32Y34         FDCE (Setup_fdce_C_D)        0.029    14.962    i_content_ctrl/green_o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.393    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/green_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 4.474ns (48.032%)  route 4.841ns (51.968%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.554     5.075    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X36Y31         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.419     5.494 f  i_vga_ctrl/h_pos_o_reg[5]/Q
                         net (fo=21, routed)          0.720     6.214    i_vga_ctrl/red_o_reg[0]_0[5]
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.513 f  i_vga_ctrl/color0__1_carry__1_i_9/O
                         net (fo=2, routed)           0.432     6.945    i_vga_ctrl/color0__1_carry__1_i_9_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  i_vga_ctrl/color0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.511     7.580    i_vga_ctrl/green_o_reg[0]_2[3]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  i_vga_ctrl/color0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.704    i_content_ctrl/h_pos_o_reg[9]_0[3]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.105 r  i_content_ctrl/color0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.105    i_content_ctrl/color0__1_carry__1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.327 r  i_content_ctrl/color0__1_carry__2/O[0]
                         net (fo=4, routed)           0.622     8.949    i_content_ctrl/color0__1_carry__2_n_7
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     9.761 r  i_content_ctrl/color0__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.761    i_content_ctrl/color0__40_carry_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.084 r  i_content_ctrl/color0__40_carry__0/O[1]
                         net (fo=3, routed)           0.821    10.905    i_vga_ctrl/h_pos_o_reg[8]_0[1]
    SLICE_X34Y31         LUT4 (Prop_lut4_I1_O)        0.306    11.211 r  i_vga_ctrl/color0__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.211    i_content_ctrl/h_pos_o_reg[9]_2[3]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.587 r  i_content_ctrl/color0__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.587    i_content_ctrl/color0__61_carry__0_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.841 r  i_content_ctrl/color0__61_carry__1/CO[0]
                         net (fo=3, routed)           0.708    12.549    i_content_ctrl/color0__61_carry__1_n_3
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.363    12.912 r  i_content_ctrl/green_o[3]_i_3/O
                         net (fo=1, routed)           0.407    13.318    i_content_ctrl/green_o[3]_i_3_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.327    13.645 f  i_content_ctrl/green_o[3]_i_2/O
                         net (fo=4, routed)           0.621    14.266    i_content_ctrl/green_o[3]_i_2_n_0
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.124    14.390 r  i_content_ctrl/green_o[1]_i_1/O
                         net (fo=1, routed)           0.000    14.390    i_content_ctrl/green_o[1]_i_1_n_0
    SLICE_X32Y34         FDCE                                         r  i_content_ctrl/green_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.439    14.780    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X32Y34         FDCE                                         r  i_content_ctrl/green_o_reg[1]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X32Y34         FDCE (Setup_fdce_C_D)        0.031    14.964    i_content_ctrl/green_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -14.390    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/blue_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 4.550ns (48.912%)  route 4.752ns (51.088%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.558     5.079    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=16, routed)          0.864     6.399    i_vga_ctrl/Q[1]
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.150     6.549 f  i_vga_ctrl/color1__3_carry__0_i_10/O
                         net (fo=3, routed)           0.448     6.997    i_vga_ctrl/color1__3_carry__0_i_10_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.323 r  i_vga_ctrl/color1__3_carry__1_i_4/O
                         net (fo=2, routed)           0.611     7.934    i_content_ctrl/v_pos_o_reg[7]_0[0]
    SLICE_X38Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.484 r  i_content_ctrl/color1__3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.484    i_content_ctrl/color1__3_carry__1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.703 f  i_content_ctrl/color1__3_carry__2/O[0]
                         net (fo=4, routed)           0.502     9.204    i_content_ctrl/color1__3_carry__2_n_7
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.295     9.499 r  i_content_ctrl/color1__31_carry_i_3/O
                         net (fo=1, routed)           0.000     9.499    i_content_ctrl/color1__31_carry_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.049 r  i_content_ctrl/color1__31_carry/CO[3]
                         net (fo=1, routed)           0.000    10.049    i_content_ctrl/color1__31_carry_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.383 r  i_content_ctrl/color1__31_carry__0/O[1]
                         net (fo=3, routed)           0.560    10.943    i_content_ctrl/color1__31_carry__0_n_6
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.303    11.246 r  i_content_ctrl/color1__46_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.246    i_content_ctrl/color1__46_carry__0_i_4_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.816 r  i_content_ctrl/color1__46_carry__0/CO[2]
                         net (fo=3, routed)           0.477    12.292    i_content_ctrl/color1__46_carry__0_n_1
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.313    12.605 r  i_content_ctrl/red_o[3]_i_5/O
                         net (fo=2, routed)           0.803    13.408    i_content_ctrl/red_o[3]_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.152    13.560 f  i_content_ctrl/blue_o[3]_i_2/O
                         net (fo=4, routed)           0.490    14.050    i_content_ctrl/blue_o[3]_i_2_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.332    14.382 r  i_content_ctrl/blue_o[2]_i_1/O
                         net (fo=1, routed)           0.000    14.382    i_content_ctrl/blue_o[2]_i_1_n_0
    SLICE_X33Y34         FDCE                                         r  i_content_ctrl/blue_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.439    14.780    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  i_content_ctrl/blue_o_reg[2]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X33Y34         FDCE (Setup_fdce_C_D)        0.029    14.962    i_content_ctrl/blue_o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/blue_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 4.550ns (48.928%)  route 4.749ns (51.072%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.558     5.079    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=16, routed)          0.864     6.399    i_vga_ctrl/Q[1]
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.150     6.549 f  i_vga_ctrl/color1__3_carry__0_i_10/O
                         net (fo=3, routed)           0.448     6.997    i_vga_ctrl/color1__3_carry__0_i_10_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.323 r  i_vga_ctrl/color1__3_carry__1_i_4/O
                         net (fo=2, routed)           0.611     7.934    i_content_ctrl/v_pos_o_reg[7]_0[0]
    SLICE_X38Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.484 r  i_content_ctrl/color1__3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.484    i_content_ctrl/color1__3_carry__1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.703 f  i_content_ctrl/color1__3_carry__2/O[0]
                         net (fo=4, routed)           0.502     9.204    i_content_ctrl/color1__3_carry__2_n_7
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.295     9.499 r  i_content_ctrl/color1__31_carry_i_3/O
                         net (fo=1, routed)           0.000     9.499    i_content_ctrl/color1__31_carry_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.049 r  i_content_ctrl/color1__31_carry/CO[3]
                         net (fo=1, routed)           0.000    10.049    i_content_ctrl/color1__31_carry_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.383 r  i_content_ctrl/color1__31_carry__0/O[1]
                         net (fo=3, routed)           0.560    10.943    i_content_ctrl/color1__31_carry__0_n_6
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.303    11.246 r  i_content_ctrl/color1__46_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.246    i_content_ctrl/color1__46_carry__0_i_4_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.816 r  i_content_ctrl/color1__46_carry__0/CO[2]
                         net (fo=3, routed)           0.477    12.292    i_content_ctrl/color1__46_carry__0_n_1
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.313    12.605 r  i_content_ctrl/red_o[3]_i_5/O
                         net (fo=2, routed)           0.803    13.408    i_content_ctrl/red_o[3]_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.152    13.560 f  i_content_ctrl/blue_o[3]_i_2/O
                         net (fo=4, routed)           0.487    14.047    i_content_ctrl/blue_o[3]_i_2_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.332    14.379 r  i_content_ctrl/blue_o[1]_i_1/O
                         net (fo=1, routed)           0.000    14.379    i_content_ctrl/blue_o[1]_i_1_n_0
    SLICE_X33Y34         FDCE                                         r  i_content_ctrl/blue_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.439    14.780    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  i_content_ctrl/blue_o_reg[1]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X33Y34         FDCE (Setup_fdce_C_D)        0.031    14.964    i_content_ctrl/blue_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -14.379    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/blue_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 4.550ns (49.182%)  route 4.701ns (50.818%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.558     5.079    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=16, routed)          0.864     6.399    i_vga_ctrl/Q[1]
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.150     6.549 f  i_vga_ctrl/color1__3_carry__0_i_10/O
                         net (fo=3, routed)           0.448     6.997    i_vga_ctrl/color1__3_carry__0_i_10_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.323 r  i_vga_ctrl/color1__3_carry__1_i_4/O
                         net (fo=2, routed)           0.611     7.934    i_content_ctrl/v_pos_o_reg[7]_0[0]
    SLICE_X38Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.484 r  i_content_ctrl/color1__3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.484    i_content_ctrl/color1__3_carry__1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.703 f  i_content_ctrl/color1__3_carry__2/O[0]
                         net (fo=4, routed)           0.502     9.204    i_content_ctrl/color1__3_carry__2_n_7
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.295     9.499 r  i_content_ctrl/color1__31_carry_i_3/O
                         net (fo=1, routed)           0.000     9.499    i_content_ctrl/color1__31_carry_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.049 r  i_content_ctrl/color1__31_carry/CO[3]
                         net (fo=1, routed)           0.000    10.049    i_content_ctrl/color1__31_carry_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.383 r  i_content_ctrl/color1__31_carry__0/O[1]
                         net (fo=3, routed)           0.560    10.943    i_content_ctrl/color1__31_carry__0_n_6
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.303    11.246 r  i_content_ctrl/color1__46_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.246    i_content_ctrl/color1__46_carry__0_i_4_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.816 r  i_content_ctrl/color1__46_carry__0/CO[2]
                         net (fo=3, routed)           0.477    12.292    i_content_ctrl/color1__46_carry__0_n_1
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.313    12.605 r  i_content_ctrl/red_o[3]_i_5/O
                         net (fo=2, routed)           0.803    13.408    i_content_ctrl/red_o[3]_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.152    13.560 f  i_content_ctrl/blue_o[3]_i_2/O
                         net (fo=4, routed)           0.439    13.999    i_content_ctrl/blue_o[3]_i_2_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I4_O)        0.332    14.331 r  i_content_ctrl/blue_o[3]_i_1/O
                         net (fo=1, routed)           0.000    14.331    i_content_ctrl/blue_o[3]_i_1_n_0
    SLICE_X35Y35         FDCE                                         r  i_content_ctrl/blue_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.439    14.780    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X35Y35         FDCE                                         r  i_content_ctrl/blue_o_reg[3]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X35Y35         FDCE (Setup_fdce_C_D)        0.029    14.962    i_content_ctrl/blue_o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/green_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 4.474ns (48.681%)  route 4.716ns (51.319%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.554     5.075    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X36Y31         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.419     5.494 f  i_vga_ctrl/h_pos_o_reg[5]/Q
                         net (fo=21, routed)          0.720     6.214    i_vga_ctrl/red_o_reg[0]_0[5]
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.513 f  i_vga_ctrl/color0__1_carry__1_i_9/O
                         net (fo=2, routed)           0.432     6.945    i_vga_ctrl/color0__1_carry__1_i_9_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  i_vga_ctrl/color0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.511     7.580    i_vga_ctrl/green_o_reg[0]_2[3]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  i_vga_ctrl/color0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.704    i_content_ctrl/h_pos_o_reg[9]_0[3]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.105 r  i_content_ctrl/color0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.105    i_content_ctrl/color0__1_carry__1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.327 r  i_content_ctrl/color0__1_carry__2/O[0]
                         net (fo=4, routed)           0.622     8.949    i_content_ctrl/color0__1_carry__2_n_7
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     9.761 r  i_content_ctrl/color0__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.761    i_content_ctrl/color0__40_carry_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.084 r  i_content_ctrl/color0__40_carry__0/O[1]
                         net (fo=3, routed)           0.821    10.905    i_vga_ctrl/h_pos_o_reg[8]_0[1]
    SLICE_X34Y31         LUT4 (Prop_lut4_I1_O)        0.306    11.211 r  i_vga_ctrl/color0__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.211    i_content_ctrl/h_pos_o_reg[9]_2[3]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.587 r  i_content_ctrl/color0__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.587    i_content_ctrl/color0__61_carry__0_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.841 r  i_content_ctrl/color0__61_carry__1/CO[0]
                         net (fo=3, routed)           0.708    12.549    i_content_ctrl/color0__61_carry__1_n_3
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.363    12.912 r  i_content_ctrl/green_o[3]_i_3/O
                         net (fo=1, routed)           0.407    13.318    i_content_ctrl/green_o[3]_i_3_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.327    13.645 f  i_content_ctrl/green_o[3]_i_2/O
                         net (fo=4, routed)           0.496    14.142    i_content_ctrl/green_o[3]_i_2_n_0
    SLICE_X35Y36         LUT5 (Prop_lut5_I4_O)        0.124    14.266 r  i_content_ctrl/green_o[2]_i_1/O
                         net (fo=1, routed)           0.000    14.266    i_content_ctrl/green_o[2]_i_1_n_0
    SLICE_X35Y36         FDCE                                         r  i_content_ctrl/green_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.439    14.780    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  i_content_ctrl/green_o_reg[2]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X35Y36         FDCE (Setup_fdce_C_D)        0.029    14.962    i_content_ctrl/green_o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/red_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 4.314ns (47.181%)  route 4.829ns (52.819%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.558     5.079    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=16, routed)          0.864     6.399    i_vga_ctrl/Q[1]
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.150     6.549 f  i_vga_ctrl/color1__3_carry__0_i_10/O
                         net (fo=3, routed)           0.448     6.997    i_vga_ctrl/color1__3_carry__0_i_10_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.323 r  i_vga_ctrl/color1__3_carry__1_i_4/O
                         net (fo=2, routed)           0.611     7.934    i_content_ctrl/v_pos_o_reg[7]_0[0]
    SLICE_X38Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.484 r  i_content_ctrl/color1__3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.484    i_content_ctrl/color1__3_carry__1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.703 f  i_content_ctrl/color1__3_carry__2/O[0]
                         net (fo=4, routed)           0.502     9.204    i_content_ctrl/color1__3_carry__2_n_7
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.295     9.499 r  i_content_ctrl/color1__31_carry_i_3/O
                         net (fo=1, routed)           0.000     9.499    i_content_ctrl/color1__31_carry_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.049 r  i_content_ctrl/color1__31_carry/CO[3]
                         net (fo=1, routed)           0.000    10.049    i_content_ctrl/color1__31_carry_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.383 r  i_content_ctrl/color1__31_carry__0/O[1]
                         net (fo=3, routed)           0.560    10.943    i_content_ctrl/color1__31_carry__0_n_6
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.303    11.246 r  i_content_ctrl/color1__46_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.246    i_content_ctrl/color1__46_carry__0_i_4_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.816 r  i_content_ctrl/color1__46_carry__0/CO[2]
                         net (fo=3, routed)           0.477    12.292    i_content_ctrl/color1__46_carry__0_n_1
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.313    12.605 r  i_content_ctrl/red_o[3]_i_5/O
                         net (fo=2, routed)           0.803    13.408    i_content_ctrl/red_o[3]_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.124    13.532 f  i_content_ctrl/red_o[3]_i_2__0/O
                         net (fo=4, routed)           0.567    14.099    i_content_ctrl/red_o[3]_i_2__0_n_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I4_O)        0.124    14.223 r  i_content_ctrl/red_o[1]_i_1/O
                         net (fo=1, routed)           0.000    14.223    i_content_ctrl/red_o[1]_i_1_n_0
    SLICE_X35Y37         FDCE                                         r  i_content_ctrl/red_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.440    14.781    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X35Y37         FDCE                                         r  i_content_ctrl/red_o_reg[1]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X35Y37         FDCE (Setup_fdce_C_D)        0.029    14.963    i_content_ctrl/red_o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 i_vga_ctrl/h_pos_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/green_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 4.474ns (48.864%)  route 4.682ns (51.136%))
  Logic Levels:           13  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.554     5.075    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X36Y31         FDCE                                         r  i_vga_ctrl/h_pos_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDCE (Prop_fdce_C_Q)         0.419     5.494 f  i_vga_ctrl/h_pos_o_reg[5]/Q
                         net (fo=21, routed)          0.720     6.214    i_vga_ctrl/red_o_reg[0]_0[5]
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.299     6.513 f  i_vga_ctrl/color0__1_carry__1_i_9/O
                         net (fo=2, routed)           0.432     6.945    i_vga_ctrl/color0__1_carry__1_i_9_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.124     7.069 r  i_vga_ctrl/color0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.511     7.580    i_vga_ctrl/green_o_reg[0]_2[3]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  i_vga_ctrl/color0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.704    i_content_ctrl/h_pos_o_reg[9]_0[3]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.105 r  i_content_ctrl/color0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.105    i_content_ctrl/color0__1_carry__1_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.327 r  i_content_ctrl/color0__1_carry__2/O[0]
                         net (fo=4, routed)           0.622     8.949    i_content_ctrl/color0__1_carry__2_n_7
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     9.761 r  i_content_ctrl/color0__40_carry/CO[3]
                         net (fo=1, routed)           0.000     9.761    i_content_ctrl/color0__40_carry_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.084 r  i_content_ctrl/color0__40_carry__0/O[1]
                         net (fo=3, routed)           0.821    10.905    i_vga_ctrl/h_pos_o_reg[8]_0[1]
    SLICE_X34Y31         LUT4 (Prop_lut4_I1_O)        0.306    11.211 r  i_vga_ctrl/color0__61_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.211    i_content_ctrl/h_pos_o_reg[9]_2[3]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.587 r  i_content_ctrl/color0__61_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.587    i_content_ctrl/color0__61_carry__0_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.841 r  i_content_ctrl/color0__61_carry__1/CO[0]
                         net (fo=3, routed)           0.708    12.549    i_content_ctrl/color0__61_carry__1_n_3
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.363    12.912 r  i_content_ctrl/green_o[3]_i_3/O
                         net (fo=1, routed)           0.407    13.318    i_content_ctrl/green_o[3]_i_3_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.327    13.645 f  i_content_ctrl/green_o[3]_i_2/O
                         net (fo=4, routed)           0.462    14.107    i_content_ctrl/green_o[3]_i_2_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I1_O)        0.124    14.231 r  i_content_ctrl/green_o[3]_i_1/O
                         net (fo=1, routed)           0.000    14.231    i_content_ctrl/green_o[3]_i_1_n_0
    SLICE_X37Y34         FDCE                                         r  i_content_ctrl/green_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.439    14.780    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X37Y34         FDCE                                         r  i_content_ctrl/green_o_reg[3]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.031    15.051    i_content_ctrl/green_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 i_vga_ctrl/v_pos_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/red_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 4.314ns (48.430%)  route 4.594ns (51.569%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.558     5.079    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X40Y33         FDCE                                         r  i_vga_ctrl/v_pos_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  i_vga_ctrl/v_pos_o_reg[1]/Q
                         net (fo=16, routed)          0.864     6.399    i_vga_ctrl/Q[1]
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.150     6.549 f  i_vga_ctrl/color1__3_carry__0_i_10/O
                         net (fo=3, routed)           0.448     6.997    i_vga_ctrl/color1__3_carry__0_i_10_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.326     7.323 r  i_vga_ctrl/color1__3_carry__1_i_4/O
                         net (fo=2, routed)           0.611     7.934    i_content_ctrl/v_pos_o_reg[7]_0[0]
    SLICE_X38Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     8.484 r  i_content_ctrl/color1__3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.484    i_content_ctrl/color1__3_carry__1_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.703 f  i_content_ctrl/color1__3_carry__2/O[0]
                         net (fo=4, routed)           0.502     9.204    i_content_ctrl/color1__3_carry__2_n_7
    SLICE_X37Y36         LUT1 (Prop_lut1_I0_O)        0.295     9.499 r  i_content_ctrl/color1__31_carry_i_3/O
                         net (fo=1, routed)           0.000     9.499    i_content_ctrl/color1__31_carry_i_3_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.049 r  i_content_ctrl/color1__31_carry/CO[3]
                         net (fo=1, routed)           0.000    10.049    i_content_ctrl/color1__31_carry_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.383 r  i_content_ctrl/color1__31_carry__0/O[1]
                         net (fo=3, routed)           0.560    10.943    i_content_ctrl/color1__31_carry__0_n_6
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.303    11.246 r  i_content_ctrl/color1__46_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.246    i_content_ctrl/color1__46_carry__0_i_4_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.816 r  i_content_ctrl/color1__46_carry__0/CO[2]
                         net (fo=3, routed)           0.477    12.292    i_content_ctrl/color1__46_carry__0_n_1
    SLICE_X36Y35         LUT6 (Prop_lut6_I3_O)        0.313    12.605 r  i_content_ctrl/red_o[3]_i_5/O
                         net (fo=2, routed)           0.803    13.408    i_content_ctrl/red_o[3]_i_5_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.124    13.532 f  i_content_ctrl/red_o[3]_i_2__0/O
                         net (fo=4, routed)           0.331    13.863    i_content_ctrl/red_o[3]_i_2__0_n_0
    SLICE_X33Y34         LUT5 (Prop_lut5_I0_O)        0.124    13.987 r  i_content_ctrl/red_o[3]_i_1/O
                         net (fo=1, routed)           0.000    13.987    i_content_ctrl/red_o[3]_i_1_n_0
    SLICE_X33Y34         FDCE                                         r  i_content_ctrl/red_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.439    14.780    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X33Y34         FDCE                                         r  i_content_ctrl/red_o_reg[3]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X33Y34         FDCE (Setup_fdce_C_D)        0.031    14.964    i_content_ctrl/red_o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                  0.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_content_ctrl/s_addra_mu1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.164ns (26.545%)  route 0.454ns (73.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.558     1.441    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  i_content_ctrl/s_addra_mu1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  i_content_ctrl/s_addra_mu1_reg[7]/Q
                         net (fo=27, routed)          0.454     2.059    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y7          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.876     2.004    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.755    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.938    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_content_ctrl/s_addra_mu1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.262%)  route 0.460ns (73.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.558     1.441    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X34Y36         FDCE                                         r  i_content_ctrl/s_addra_mu1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  i_content_ctrl/s_addra_mu1_reg[10]/Q
                         net (fo=27, routed)          0.460     2.066    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y7          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.876     2.004    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.755    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.938    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_vga_ctrl/v_h_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vga_ctrl/h_sync_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.452%)  route 0.311ns (62.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.556     1.439    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X39Y31         FDPE                                         r  i_vga_ctrl/v_h_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  i_vga_ctrl/v_h_state_reg[1]/Q
                         net (fo=32, routed)          0.311     1.891    i_vga_ctrl/v_h_state_reg_n_0_[1]
    SLICE_X31Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.936 r  i_vga_ctrl/h_sync_o_i_1/O
                         net (fo=1, routed)           0.000     1.936    i_vga_ctrl/h_sync_o_i_1_n_0
    SLICE_X31Y31         FDPE                                         r  i_vga_ctrl/h_sync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.823     1.950    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X31Y31         FDPE                                         r  i_vga_ctrl/h_sync_o_reg/C
                         clock pessimism             -0.249     1.701    
    SLICE_X31Y31         FDPE (Hold_fdpe_C_D)         0.091     1.792    i_vga_ctrl/h_sync_o_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_content_ctrl/s_addra_mu1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.164ns (25.564%)  route 0.478ns (74.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.558     1.441    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  i_content_ctrl/s_addra_mu1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  i_content_ctrl/s_addra_mu1_reg[8]/Q
                         net (fo=27, routed)          0.478     2.083    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y7          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.876     2.004    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.755    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.938    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_content_ctrl/s_addra_mu1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.465%)  route 0.480ns (74.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.558     1.441    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X34Y35         FDCE                                         r  i_content_ctrl/s_addra_mu1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  i_content_ctrl/s_addra_mu1_reg[9]/Q
                         net (fo=27, routed)          0.480     2.085    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y7          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.876     2.004    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.755    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.938    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_content_ctrl/s_addra_mu1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.164ns (25.207%)  route 0.487ns (74.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.558     1.441    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X34Y36         FDCE                                         r  i_content_ctrl/s_addra_mu1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  i_content_ctrl/s_addra_mu1_reg[11]/Q
                         net (fo=27, routed)          0.487     2.092    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y6          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.871     1.999    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.750    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.933    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_content_ctrl/s_addra_mu1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (25.008%)  route 0.492ns (74.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.558     1.441    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X34Y36         FDCE                                         r  i_content_ctrl/s_addra_mu1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  i_content_ctrl/s_addra_mu1_reg[11]/Q
                         net (fo=27, routed)          0.492     2.097    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y7          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.876     2.004    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.249     1.755    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.938    i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 i_content_ctrl/green_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vga_ctrl/green_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.184ns (34.681%)  route 0.347ns (65.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.559     1.442    i_content_ctrl/clk_i_IBUF_BUFG
    SLICE_X37Y34         FDCE                                         r  i_content_ctrl/green_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  i_content_ctrl/green_o_reg[3]/Q
                         net (fo=1, routed)           0.347     1.930    i_vga_ctrl/green_o_reg[3]_0[3]
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.043     1.973 r  i_vga_ctrl/green_o[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.973    i_vga_ctrl/green_o[3]_i_1__0_n_0
    SLICE_X31Y34         FDRE                                         r  i_vga_ctrl/green_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.826     1.953    i_vga_ctrl/clk_i_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  i_vga_ctrl/green_o_reg[3]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.107     1.811    i_vga_ctrl/green_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_io_ctrl/b_int_clk.s_int_clk_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/b_i_sync.pbsync_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.260%)  route 0.248ns (63.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.553     1.436    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  i_io_ctrl/b_int_clk.s_int_clk_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  i_io_ctrl/b_int_clk.s_int_clk_enable_reg/Q
                         net (fo=15, routed)          0.248     1.825    i_io_ctrl/s_int_clk_enable
    SLICE_X36Y28         FDCE                                         r  i_io_ctrl/b_i_sync.pbsync_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.820     1.947    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  i_io_ctrl/b_i_sync.pbsync_o_reg[0]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y28         FDCE (Hold_fdce_C_CE)       -0.039     1.659    i_io_ctrl/b_i_sync.pbsync_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_io_ctrl/b_int_clk.s_int_clk_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/b_i_sync.pbsync_o_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.260%)  route 0.248ns (63.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.553     1.436    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  i_io_ctrl/b_int_clk.s_int_clk_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  i_io_ctrl/b_int_clk.s_int_clk_enable_reg/Q
                         net (fo=15, routed)          0.248     1.825    i_io_ctrl/s_int_clk_enable
    SLICE_X36Y28         FDCE                                         r  i_io_ctrl/b_i_sync.pbsync_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.820     1.947    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  i_io_ctrl/b_i_sync.pbsync_o_reg[2]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X36Y28         FDCE (Hold_fdce_C_CE)       -0.039     1.659    i_io_ctrl/b_i_sync.pbsync_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_15_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y7   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_35_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y7   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_29_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_38_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y12  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_32_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_15_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y22  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_68_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y12  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y7   i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_35_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y32  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_23_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y12  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_32_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y23  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_56_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y23  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_56_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y22  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_68_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y33  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y23  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_44_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y23  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_44_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y18  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_50_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34  i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/i_content_ctrl/i_mu1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_59_cooolDelFlop/C



