<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1116pt" height="970pt"
 viewBox="0.00 0.00 1116.00 970.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 966)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-966 1112,-966 1112,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1088,-8 1088,-8 1094,-8 1100,-14 1100,-20 1100,-20 1100,-942 1100,-942 1100,-948 1094,-954 1088,-954 1088,-954 20,-954 20,-954 14,-954 8,-948 8,-942 8,-942 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="554" y="-938.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="554" y="-923.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;load_addr_mask&#61;1099511627775&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;0:536870911:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1080,-16 1080,-16 1086,-16 1092,-22 1092,-28 1092,-28 1092,-896 1092,-896 1092,-902 1086,-908 1080,-908 1080,-908 28,-908 28,-908 22,-908 16,-902 16,-896 16,-896 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="554" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="554" y="-877.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;power_model&#61;Null&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M665,-155C665,-155 789,-155 789,-155 795,-155 801,-161 801,-167 801,-167 801,-234 801,-234 801,-240 795,-246 789,-246 789,-246 665,-246 665,-246 659,-246 653,-240 653,-234 653,-234 653,-167 653,-167 653,-161 659,-155 665,-155"/>
<text text-anchor="middle" x="727" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="727" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust5" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust5"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;power_model&#61;Null&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M593,-417C593,-417 717,-417 717,-417 723,-417 729,-423 729,-429 729,-429 729,-496 729,-496 729,-502 723,-508 717,-508 717,-508 593,-508 593,-508 587,-508 581,-502 581,-496 581,-496 581,-429 581,-429 581,-423 587,-417 593,-417"/>
<text text-anchor="middle" x="655" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="655" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust9" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust9"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;2097152&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;16&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M658,-286C658,-286 826,-286 826,-286 832,-286 838,-292 838,-298 838,-298 838,-365 838,-365 838,-371 832,-377 826,-377 826,-377 658,-377 658,-377 652,-377 646,-371 646,-365 646,-365 646,-298 646,-298 646,-292 652,-286 658,-286"/>
<text text-anchor="middle" x="742" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="742" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust12"><a xlink:title="IDD0&#61;0.055000&#10;IDD02&#61;0.000000&#10;IDD2N&#61;0.032000&#10;IDD2N2&#61;0.000000&#10;IDD2P0&#61;0.000000&#10;IDD2P02&#61;0.000000&#10;IDD2P1&#61;0.032000&#10;IDD2P12&#61;0.000000&#10;IDD3N&#61;0.038000&#10;IDD3N2&#61;0.000000&#10;IDD3P0&#61;0.000000&#10;IDD3P02&#61;0.000000&#10;IDD3P1&#61;0.038000&#10;IDD3P12&#61;0.000000&#10;IDD4R&#61;0.157000&#10;IDD4R2&#61;0.000000&#10;IDD4W&#61;0.125000&#10;IDD4W2&#61;0.000000&#10;IDD5&#61;0.235000&#10;IDD52&#61;0.000000&#10;IDD6&#61;0.020000&#10;IDD62&#61;0.000000&#10;VDD&#61;1.500000&#10;VDD2&#61;0.000000&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;Null&#10;range&#61;0:536870911:6:19:0:0&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;1250&#10;tCL&#61;13750&#10;tCS&#61;2500&#10;tRAS&#61;35000&#10;tRCD&#61;13750&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;13750&#10;tRRD&#61;6000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;30000&#10;tXP&#61;6000&#10;tXPDLL&#61;0&#10;tXS&#61;270000&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M707,-24C707,-24 820,-24 820,-24 826,-24 832,-30 832,-36 832,-36 832,-103 832,-103 832,-109 826,-115 820,-115 820,-115 707,-115 707,-115 701,-115 695,-109 695,-103 695,-103 695,-36 695,-36 695,-30 701,-24 707,-24"/>
<text text-anchor="middle" x="763.5" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="763.5" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu0</title>
<g id="a_clust15"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;0&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu0.dstage2_mmu&#10;dtb&#61;system.cpu0.dtb&#10;eventq_index&#61;0&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu0.interrupts&#10;isa&#61;system.cpu0.isa&#10;istage2_mmu&#61;system.cpu0.istage2_mmu&#10;itb&#61;system.cpu0.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu0.tracer&#10;wait_for_remote_gdb&#61;false&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M570,-540C570,-540 1072,-540 1072,-540 1078,-540 1084,-546 1084,-552 1084,-552 1084,-850 1084,-850 1084,-856 1078,-862 1072,-862 1072,-862 570,-862 570,-862 564,-862 558,-856 558,-850 558,-850 558,-552 558,-552 558,-546 564,-540 570,-540"/>
<text text-anchor="middle" x="821" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="821" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust17" class="cluster"><title>cluster_system_cpu0_dtb</title>
<g id="a_clust17"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu0.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M792,-671C792,-671 912,-671 912,-671 918,-671 924,-677 924,-683 924,-683 924,-804 924,-804 924,-810 918,-816 912,-816 912,-816 792,-816 792,-816 786,-816 780,-810 780,-804 780,-804 780,-683 780,-683 780,-677 786,-671 792,-671"/>
<text text-anchor="middle" x="852" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="852" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust18" class="cluster"><title>cluster_system_cpu0_dtb_walker</title>
<g id="a_clust18"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M800,-679C800,-679 904,-679 904,-679 910,-679 916,-685 916,-691 916,-691 916,-758 916,-758 916,-764 910,-770 904,-770 904,-770 800,-770 800,-770 794,-770 788,-764 788,-758 788,-758 788,-691 788,-691 788,-685 794,-679 800,-679"/>
<text text-anchor="middle" x="852" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="852" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust20" class="cluster"><title>cluster_system_cpu0_itb</title>
<g id="a_clust20"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu0.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M944,-671C944,-671 1064,-671 1064,-671 1070,-671 1076,-677 1076,-683 1076,-683 1076,-804 1076,-804 1076,-810 1070,-816 1064,-816 1064,-816 944,-816 944,-816 938,-816 932,-810 932,-804 932,-804 932,-683 932,-683 932,-677 938,-671 944,-671"/>
<text text-anchor="middle" x="1004" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1004" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust21" class="cluster"><title>cluster_system_cpu0_itb_walker</title>
<g id="a_clust21"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M952,-679C952,-679 1056,-679 1056,-679 1062,-679 1068,-685 1068,-691 1068,-691 1068,-758 1068,-758 1068,-764 1062,-770 1056,-770 1056,-770 952,-770 952,-770 946,-770 940,-764 940,-758 940,-758 940,-691 940,-691 940,-685 946,-679 952,-679"/>
<text text-anchor="middle" x="1004" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1004" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust28" class="cluster"><title>cluster_system_cpu0_icache</title>
<g id="a_clust28"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M778,-548C778,-548 946,-548 946,-548 952,-548 958,-554 958,-560 958,-560 958,-627 958,-627 958,-633 952,-639 946,-639 946,-639 778,-639 778,-639 772,-639 766,-633 766,-627 766,-627 766,-560 766,-560 766,-554 772,-548 778,-548"/>
<text text-anchor="middle" x="862" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="862" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust30" class="cluster"><title>cluster_system_cpu0_dcache</title>
<g id="a_clust30"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M578,-548C578,-548 746,-548 746,-548 752,-548 758,-554 758,-560 758,-560 758,-627 758,-627 758,-633 752,-639 746,-639 746,-639 578,-639 578,-639 572,-639 566,-633 566,-627 566,-627 566,-560 566,-560 566,-554 572,-548 578,-548"/>
<text text-anchor="middle" x="662" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="662" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust34" class="cluster"><title>cluster_system_cpu1</title>
<g id="a_clust34"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;1&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu1.dstage2_mmu&#10;dtb&#61;system.cpu1.dtb&#10;eventq_index&#61;0&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu1.interrupts&#10;isa&#61;system.cpu1.isa&#10;istage2_mmu&#61;system.cpu1.istage2_mmu&#10;itb&#61;system.cpu1.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu1.tracer&#10;wait_for_remote_gdb&#61;false&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-540C36,-540 538,-540 538,-540 544,-540 550,-546 550,-552 550,-552 550,-850 550,-850 550,-856 544,-862 538,-862 538,-862 36,-862 36,-862 30,-862 24,-856 24,-850 24,-850 24,-552 24,-552 24,-546 30,-540 36,-540"/>
<text text-anchor="middle" x="287" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="287" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust35" class="cluster"><title>cluster_system_cpu1_icache</title>
<g id="a_clust35"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M264,-548C264,-548 432,-548 432,-548 438,-548 444,-554 444,-560 444,-560 444,-627 444,-627 444,-633 438,-639 432,-639 432,-639 264,-639 264,-639 258,-639 252,-633 252,-627 252,-627 252,-560 252,-560 252,-554 258,-548 264,-548"/>
<text text-anchor="middle" x="348" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="348" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust37" class="cluster"><title>cluster_system_cpu1_dtb</title>
<g id="a_clust37"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu1.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M258,-671C258,-671 378,-671 378,-671 384,-671 390,-677 390,-683 390,-683 390,-804 390,-804 390,-810 384,-816 378,-816 378,-816 258,-816 258,-816 252,-816 246,-810 246,-804 246,-804 246,-683 246,-683 246,-677 252,-671 258,-671"/>
<text text-anchor="middle" x="318" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="318" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust38" class="cluster"><title>cluster_system_cpu1_dtb_walker</title>
<g id="a_clust38"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M266,-679C266,-679 370,-679 370,-679 376,-679 382,-685 382,-691 382,-691 382,-758 382,-758 382,-764 376,-770 370,-770 370,-770 266,-770 266,-770 260,-770 254,-764 254,-758 254,-758 254,-691 254,-691 254,-685 260,-679 266,-679"/>
<text text-anchor="middle" x="318" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="318" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust40" class="cluster"><title>cluster_system_cpu1_itb</title>
<g id="a_clust40"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu1.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M410,-671C410,-671 530,-671 530,-671 536,-671 542,-677 542,-683 542,-683 542,-804 542,-804 542,-810 536,-816 530,-816 530,-816 410,-816 410,-816 404,-816 398,-810 398,-804 398,-804 398,-683 398,-683 398,-677 404,-671 410,-671"/>
<text text-anchor="middle" x="470" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="470" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust41" class="cluster"><title>cluster_system_cpu1_itb_walker</title>
<g id="a_clust41"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M418,-679C418,-679 522,-679 522,-679 528,-679 534,-685 534,-691 534,-691 534,-758 534,-758 534,-764 528,-770 522,-770 522,-770 418,-770 418,-770 412,-770 406,-764 406,-758 406,-758 406,-691 406,-691 406,-685 412,-679 418,-679"/>
<text text-anchor="middle" x="470" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="470" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust48" class="cluster"><title>cluster_system_cpu1_dcache</title>
<g id="a_clust48"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M55,-548C55,-548 223,-548 223,-548 229,-548 235,-554 235,-560 235,-560 235,-627 235,-627 235,-633 229,-639 223,-639 223,-639 55,-639 55,-639 49,-639 43,-633 43,-627 43,-627 43,-560 43,-560 43,-554 49,-548 55,-548"/>
<text text-anchor="middle" x="139" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="139" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M552.5,-294.5C552.5,-294.5 623.5,-294.5 623.5,-294.5 629.5,-294.5 635.5,-300.5 635.5,-306.5 635.5,-306.5 635.5,-318.5 635.5,-318.5 635.5,-324.5 629.5,-330.5 623.5,-330.5 623.5,-330.5 552.5,-330.5 552.5,-330.5 546.5,-330.5 540.5,-324.5 540.5,-318.5 540.5,-318.5 540.5,-306.5 540.5,-306.5 540.5,-300.5 546.5,-294.5 552.5,-294.5"/>
<text text-anchor="middle" x="588" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M673,-163.5C673,-163.5 703,-163.5 703,-163.5 709,-163.5 715,-169.5 715,-175.5 715,-175.5 715,-187.5 715,-187.5 715,-193.5 709,-199.5 703,-199.5 703,-199.5 673,-199.5 673,-199.5 667,-199.5 661,-193.5 661,-187.5 661,-187.5 661,-175.5 661,-175.5 661,-169.5 667,-163.5 673,-163.5"/>
<text text-anchor="middle" x="688" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M601.279,-294.37C618.463,-272.203 648.543,-233.399 668.369,-207.824"/>
<polygon fill="black" stroke="black" points="671.305,-209.749 674.666,-199.701 665.773,-205.46 671.305,-209.749"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M745,-163.5C745,-163.5 781,-163.5 781,-163.5 787,-163.5 793,-169.5 793,-175.5 793,-175.5 793,-187.5 793,-187.5 793,-193.5 787,-199.5 781,-199.5 781,-199.5 745,-199.5 745,-199.5 739,-199.5 733,-193.5 733,-187.5 733,-187.5 733,-175.5 733,-175.5 733,-169.5 739,-163.5 745,-163.5"/>
<text text-anchor="middle" x="763" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M748,-32.5C748,-32.5 778,-32.5 778,-32.5 784,-32.5 790,-38.5 790,-44.5 790,-44.5 790,-56.5 790,-56.5 790,-62.5 784,-68.5 778,-68.5 778,-68.5 748,-68.5 748,-68.5 742,-68.5 736,-62.5 736,-56.5 736,-56.5 736,-44.5 736,-44.5 736,-38.5 742,-32.5 748,-32.5"/>
<text text-anchor="middle" x="763" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M763,-163.37C763,-141.781 763,-104.412 763,-78.852"/>
<polygon fill="black" stroke="black" points="766.5,-78.701 763,-68.7011 759.5,-78.7011 766.5,-78.701"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M673,-425.5C673,-425.5 709,-425.5 709,-425.5 715,-425.5 721,-431.5 721,-437.5 721,-437.5 721,-449.5 721,-449.5 721,-455.5 715,-461.5 709,-461.5 709,-461.5 673,-461.5 673,-461.5 667,-461.5 661,-455.5 661,-449.5 661,-449.5 661,-437.5 661,-437.5 661,-431.5 667,-425.5 673,-425.5"/>
<text text-anchor="middle" x="691" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M665.5,-294.5C665.5,-294.5 716.5,-294.5 716.5,-294.5 722.5,-294.5 728.5,-300.5 728.5,-306.5 728.5,-306.5 728.5,-318.5 728.5,-318.5 728.5,-324.5 722.5,-330.5 716.5,-330.5 716.5,-330.5 665.5,-330.5 665.5,-330.5 659.5,-330.5 653.5,-324.5 653.5,-318.5 653.5,-318.5 653.5,-306.5 653.5,-306.5 653.5,-300.5 659.5,-294.5 665.5,-294.5"/>
<text text-anchor="middle" x="691" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge3" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M691,-425.37C691,-403.781 691,-366.412 691,-340.852"/>
<polygon fill="black" stroke="black" points="694.5,-340.701 691,-330.701 687.5,-340.701 694.5,-340.701"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M601,-425.5C601,-425.5 631,-425.5 631,-425.5 637,-425.5 643,-431.5 643,-437.5 643,-437.5 643,-449.5 643,-449.5 643,-455.5 637,-461.5 631,-461.5 631,-461.5 601,-461.5 601,-461.5 595,-461.5 589,-455.5 589,-449.5 589,-449.5 589,-437.5 589,-437.5 589,-431.5 595,-425.5 601,-425.5"/>
<text text-anchor="middle" x="616" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M758,-294.5C758,-294.5 818,-294.5 818,-294.5 824,-294.5 830,-300.5 830,-306.5 830,-306.5 830,-318.5 830,-318.5 830,-324.5 824,-330.5 818,-330.5 818,-330.5 758,-330.5 758,-330.5 752,-330.5 746,-324.5 746,-318.5 746,-318.5 746,-306.5 746,-306.5 746,-300.5 752,-294.5 758,-294.5"/>
<text text-anchor="middle" x="788" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge4" class="edge"><title>system_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M768.727,-294.3C755.264,-281.711 737.378,-263.789 724,-246 715.286,-234.412 707.17,-220.498 700.858,-208.652"/>
<polygon fill="black" stroke="black" points="703.916,-206.946 696.206,-199.679 697.702,-210.168 703.916,-206.946"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node9" class="node"><title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M692.5,-687.5C692.5,-687.5 759.5,-687.5 759.5,-687.5 765.5,-687.5 771.5,-693.5 771.5,-699.5 771.5,-699.5 771.5,-711.5 771.5,-711.5 771.5,-717.5 765.5,-723.5 759.5,-723.5 759.5,-723.5 692.5,-723.5 692.5,-723.5 686.5,-723.5 680.5,-717.5 680.5,-711.5 680.5,-711.5 680.5,-699.5 680.5,-699.5 680.5,-693.5 686.5,-687.5 692.5,-687.5"/>
<text text-anchor="middle" x="726" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node14" class="node"><title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M785.5,-556.5C785.5,-556.5 836.5,-556.5 836.5,-556.5 842.5,-556.5 848.5,-562.5 848.5,-568.5 848.5,-568.5 848.5,-580.5 848.5,-580.5 848.5,-586.5 842.5,-592.5 836.5,-592.5 836.5,-592.5 785.5,-592.5 785.5,-592.5 779.5,-592.5 773.5,-586.5 773.5,-580.5 773.5,-580.5 773.5,-568.5 773.5,-568.5 773.5,-562.5 779.5,-556.5 785.5,-556.5"/>
<text text-anchor="middle" x="811" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge5" class="edge"><title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M737.287,-687.37C751.83,-665.299 777.24,-626.736 794.093,-601.158"/>
<polygon fill="black" stroke="black" points="797.086,-602.977 799.666,-592.701 791.241,-599.126 797.086,-602.977"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node10" class="node"><title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M578,-687.5C578,-687.5 650,-687.5 650,-687.5 656,-687.5 662,-693.5 662,-699.5 662,-699.5 662,-711.5 662,-711.5 662,-717.5 656,-723.5 650,-723.5 650,-723.5 578,-723.5 578,-723.5 572,-723.5 566,-717.5 566,-711.5 566,-711.5 566,-699.5 566,-699.5 566,-693.5 572,-687.5 578,-687.5"/>
<text text-anchor="middle" x="614" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node16" class="node"><title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M585.5,-556.5C585.5,-556.5 636.5,-556.5 636.5,-556.5 642.5,-556.5 648.5,-562.5 648.5,-568.5 648.5,-568.5 648.5,-580.5 648.5,-580.5 648.5,-586.5 642.5,-592.5 636.5,-592.5 636.5,-592.5 585.5,-592.5 585.5,-592.5 579.5,-592.5 573.5,-586.5 573.5,-580.5 573.5,-580.5 573.5,-568.5 573.5,-568.5 573.5,-562.5 579.5,-556.5 585.5,-556.5"/>
<text text-anchor="middle" x="611" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge6" class="edge"><title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M613.602,-687.37C613.1,-665.781 612.231,-628.412 611.636,-602.852"/>
<polygon fill="black" stroke="black" points="615.132,-602.617 611.4,-592.701 608.134,-602.78 615.132,-602.617"/>
</g>
<!-- system_cpu0_dtb_walker_port -->
<g id="node11" class="node"><title>system_cpu0_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M866,-687.5C866,-687.5 896,-687.5 896,-687.5 902,-687.5 908,-693.5 908,-699.5 908,-699.5 908,-711.5 908,-711.5 908,-717.5 902,-723.5 896,-723.5 896,-723.5 866,-723.5 866,-723.5 860,-723.5 854,-717.5 854,-711.5 854,-711.5 854,-699.5 854,-699.5 854,-693.5 860,-687.5 866,-687.5"/>
<text text-anchor="middle" x="881" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge7" class="edge"><title>system_cpu0_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M906.891,-687.286C928.271,-672.443 956.04,-651.485 962,-639 980.956,-599.293 991.472,-572.671 962,-540 915.612,-488.577 709.969,-545.893 652,-508 638.983,-499.491 630.173,-484.548 624.528,-471.295"/>
<polygon fill="black" stroke="black" points="627.666,-469.702 620.811,-461.624 621.132,-472.214 627.666,-469.702"/>
</g>
<!-- system_cpu0_itb_walker_port -->
<g id="node12" class="node"><title>system_cpu0_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M974,-687.5C974,-687.5 1004,-687.5 1004,-687.5 1010,-687.5 1016,-693.5 1016,-699.5 1016,-699.5 1016,-711.5 1016,-711.5 1016,-717.5 1010,-723.5 1004,-723.5 1004,-723.5 974,-723.5 974,-723.5 968,-723.5 962,-717.5 962,-711.5 962,-711.5 962,-699.5 962,-699.5 962,-693.5 968,-687.5 974,-687.5"/>
<text text-anchor="middle" x="989" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge8" class="edge"><title>system_cpu0_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M993.987,-687.485C1002.61,-654.117 1015.88,-579.878 977,-540 926.338,-488.039 712.838,-547.564 652,-508 638.963,-499.522 630.152,-484.58 624.512,-471.319"/>
<polygon fill="black" stroke="black" points="627.649,-469.725 620.799,-461.642 621.113,-472.232 627.649,-469.725"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node13" class="node"><title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M878,-556.5C878,-556.5 938,-556.5 938,-556.5 944,-556.5 950,-562.5 950,-568.5 950,-568.5 950,-580.5 950,-580.5 950,-586.5 944,-592.5 938,-592.5 938,-592.5 878,-592.5 878,-592.5 872,-592.5 866,-586.5 866,-580.5 866,-580.5 866,-568.5 866,-568.5 866,-562.5 872,-556.5 878,-556.5"/>
<text text-anchor="middle" x="908" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge9" class="edge"><title>system_cpu0_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M886.284,-556.286C877.624,-550.236 867.28,-543.964 857,-540 770.96,-506.824 727.849,-560.444 652,-508 639.291,-499.213 630.522,-484.392 624.823,-471.279"/>
<polygon fill="black" stroke="black" points="627.974,-469.729 621.048,-461.711 621.463,-472.298 627.974,-469.729"/>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node15" class="node"><title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M678,-556.5C678,-556.5 738,-556.5 738,-556.5 744,-556.5 750,-562.5 750,-568.5 750,-568.5 750,-580.5 750,-580.5 750,-586.5 744,-592.5 738,-592.5 738,-592.5 678,-592.5 678,-592.5 672,-592.5 666,-586.5 666,-580.5 666,-580.5 666,-568.5 666,-568.5 666,-562.5 672,-556.5 678,-556.5"/>
<text text-anchor="middle" x="708" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge10" class="edge"><title>system_cpu0_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M691.832,-556.45C680.093,-543.645 664.198,-525.394 652,-508 643.733,-496.21 635.712,-482.377 629.348,-470.636"/>
<polygon fill="black" stroke="black" points="632.409,-468.937 624.626,-461.748 626.227,-472.222 632.409,-468.937"/>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node"><title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M158.5,-687.5C158.5,-687.5 225.5,-687.5 225.5,-687.5 231.5,-687.5 237.5,-693.5 237.5,-699.5 237.5,-699.5 237.5,-711.5 237.5,-711.5 237.5,-717.5 231.5,-723.5 225.5,-723.5 225.5,-723.5 158.5,-723.5 158.5,-723.5 152.5,-723.5 146.5,-717.5 146.5,-711.5 146.5,-711.5 146.5,-699.5 146.5,-699.5 146.5,-693.5 152.5,-687.5 158.5,-687.5"/>
<text text-anchor="middle" x="192" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node20" class="node"><title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M271.5,-556.5C271.5,-556.5 322.5,-556.5 322.5,-556.5 328.5,-556.5 334.5,-562.5 334.5,-568.5 334.5,-568.5 334.5,-580.5 334.5,-580.5 334.5,-586.5 328.5,-592.5 322.5,-592.5 322.5,-592.5 271.5,-592.5 271.5,-592.5 265.5,-592.5 259.5,-586.5 259.5,-580.5 259.5,-580.5 259.5,-568.5 259.5,-568.5 259.5,-562.5 265.5,-556.5 271.5,-556.5"/>
<text text-anchor="middle" x="297" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge11" class="edge"><title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M205.943,-687.37C224.065,-665.106 255.845,-626.061 276.658,-600.491"/>
<polygon fill="black" stroke="black" points="279.401,-602.666 282.999,-592.701 273.972,-598.247 279.401,-602.666"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node"><title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-687.5C44,-687.5 116,-687.5 116,-687.5 122,-687.5 128,-693.5 128,-699.5 128,-699.5 128,-711.5 128,-711.5 128,-717.5 122,-723.5 116,-723.5 116,-723.5 44,-723.5 44,-723.5 38,-723.5 32,-717.5 32,-711.5 32,-711.5 32,-699.5 32,-699.5 32,-693.5 38,-687.5 44,-687.5"/>
<text text-anchor="middle" x="80" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node24" class="node"><title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M62.5,-556.5C62.5,-556.5 113.5,-556.5 113.5,-556.5 119.5,-556.5 125.5,-562.5 125.5,-568.5 125.5,-568.5 125.5,-580.5 125.5,-580.5 125.5,-586.5 119.5,-592.5 113.5,-592.5 113.5,-592.5 62.5,-592.5 62.5,-592.5 56.5,-592.5 50.5,-586.5 50.5,-580.5 50.5,-580.5 50.5,-568.5 50.5,-568.5 50.5,-562.5 56.5,-556.5 62.5,-556.5"/>
<text text-anchor="middle" x="88" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge12" class="edge"><title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.0623,-687.37C82.4012,-665.781 84.7186,-628.412 86.3037,-602.852"/>
<polygon fill="black" stroke="black" points="89.8075,-602.899 86.9333,-592.701 82.8209,-602.465 89.8075,-602.899"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node19" class="node"><title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M364,-556.5C364,-556.5 424,-556.5 424,-556.5 430,-556.5 436,-562.5 436,-568.5 436,-568.5 436,-580.5 436,-580.5 436,-586.5 430,-592.5 424,-592.5 424,-592.5 364,-592.5 364,-592.5 358,-592.5 352,-586.5 352,-580.5 352,-580.5 352,-568.5 352,-568.5 352,-562.5 358,-556.5 364,-556.5"/>
<text text-anchor="middle" x="394" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge13" class="edge"><title>system_cpu1_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M423.48,-556.37C463.892,-532.887 536.432,-490.736 580.003,-465.417"/>
<polygon fill="black" stroke="black" points="581.951,-468.334 588.838,-460.283 578.434,-462.281 581.951,-468.334"/>
</g>
<!-- system_cpu1_dtb_walker_port -->
<g id="node21" class="node"><title>system_cpu1_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M332,-687.5C332,-687.5 362,-687.5 362,-687.5 368,-687.5 374,-693.5 374,-699.5 374,-699.5 374,-711.5 374,-711.5 374,-717.5 368,-723.5 362,-723.5 362,-723.5 332,-723.5 332,-723.5 326,-723.5 320,-717.5 320,-711.5 320,-711.5 320,-699.5 320,-699.5 320,-693.5 326,-687.5 332,-687.5"/>
<text text-anchor="middle" x="347" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge14" class="edge"><title>system_cpu1_dtb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M374.102,-687.653C401.851,-670.287 441.782,-644.934 448,-639 487.173,-601.62 483.802,-581.144 519,-540 541.107,-514.159 569.009,-487.195 589.207,-468.534"/>
<polygon fill="black" stroke="black" points="591.804,-470.901 596.811,-461.564 587.074,-465.741 591.804,-470.901"/>
</g>
<!-- system_cpu1_itb_walker_port -->
<g id="node22" class="node"><title>system_cpu1_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M484,-687.5C484,-687.5 514,-687.5 514,-687.5 520,-687.5 526,-693.5 526,-699.5 526,-699.5 526,-711.5 526,-711.5 526,-717.5 520,-723.5 514,-723.5 514,-723.5 484,-723.5 484,-723.5 478,-723.5 472,-717.5 472,-711.5 472,-711.5 472,-699.5 472,-699.5 472,-693.5 478,-687.5 484,-687.5"/>
<text text-anchor="middle" x="499" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_port&#45;&gt;system_tol2bus_slave -->
<g id="edge15" class="edge"><title>system_cpu1_itb_walker_port&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M504.626,-687.34C514.77,-657.033 537.371,-592.29 562,-540 573.438,-515.715 588.649,-489.224 600.012,-470.317"/>
<polygon fill="black" stroke="black" points="603.053,-472.053 605.247,-461.688 597.068,-468.422 603.053,-472.053"/>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node23" class="node"><title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M155,-556.5C155,-556.5 215,-556.5 215,-556.5 221,-556.5 227,-562.5 227,-568.5 227,-568.5 227,-580.5 227,-580.5 227,-586.5 221,-592.5 215,-592.5 215,-592.5 155,-592.5 155,-592.5 149,-592.5 143,-586.5 143,-580.5 143,-580.5 143,-568.5 143,-568.5 143,-562.5 149,-556.5 155,-556.5"/>
<text text-anchor="middle" x="185" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge16" class="edge"><title>system_cpu1_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M213.811,-556.349C224.318,-550.59 236.457,-544.495 248,-540 365.059,-494.42 511.457,-463.829 578.874,-451.132"/>
<polygon fill="black" stroke="black" points="579.808,-454.519 588.999,-449.249 578.528,-447.637 579.808,-454.519"/>
</g>
</g>
</svg>
