<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\koenv\Documents\Github\gowin\hdmi_test\impl\gwsynthesis\hdmi_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\koenv\Documents\Github\gowin\hdmi_test\src\tang_mega_60K_pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\koenv\Documents\Github\gowin\hdmi_test\src\hdmi_top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Sep 12 17:22:31 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>589</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>736</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>5</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>2</td>
<td>pixclk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>clk_pix </td>
</tr>
<tr>
<td>3</td>
<td>tmds5x</td>
<td>Base</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td></td>
<td></td>
<td>clk_serial </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>27.000(MHz)</td>
<td>187.639(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pixclk</td>
<td>74.250(MHz)</td>
<td>133.936(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tmds5x!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pixclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pixclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmds5x</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmds5x</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.884</td>
<td>u_pll/u_pll_init/rLockOut_s0/Q</td>
<td>rst_sync_0_s0/D</td>
<td>clk27:[R]</td>
<td>pixclk:[R]</td>
<td>3.367</td>
<td>2.771</td>
<td>1.381</td>
</tr>
<tr>
<td>2</td>
<td>6.002</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>7.402</td>
</tr>
<tr>
<td>3</td>
<td>6.340</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>-0.009</td>
<td>7.074</td>
</tr>
<tr>
<td>4</td>
<td>6.772</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>-0.009</td>
<td>6.641</td>
</tr>
<tr>
<td>5</td>
<td>6.872</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>-0.009</td>
<td>6.541</td>
</tr>
<tr>
<td>6</td>
<td>6.937</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>6.467</td>
</tr>
<tr>
<td>7</td>
<td>7.064</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>6.340</td>
</tr>
<tr>
<td>8</td>
<td>7.188</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.019</td>
<td>6.197</td>
</tr>
<tr>
<td>9</td>
<td>7.190</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>-0.009</td>
<td>6.224</td>
</tr>
<tr>
<td>10</td>
<td>7.193</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.019</td>
<td>6.192</td>
</tr>
<tr>
<td>11</td>
<td>7.287</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>6.117</td>
</tr>
<tr>
<td>12</td>
<td>7.382</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.009</td>
<td>6.012</td>
</tr>
<tr>
<td>13</td>
<td>7.382</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>-0.009</td>
<td>6.031</td>
</tr>
<tr>
<td>14</td>
<td>7.455</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>15</td>
<td>7.461</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>-0.009</td>
<td>5.952</td>
</tr>
<tr>
<td>16</td>
<td>7.472</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>-0.009</td>
<td>5.941</td>
</tr>
<tr>
<td>17</td>
<td>7.508</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>5.896</td>
</tr>
<tr>
<td>18</td>
<td>7.521</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>5.884</td>
</tr>
<tr>
<td>19</td>
<td>7.555</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>-0.009</td>
<td>5.859</td>
</tr>
<tr>
<td>20</td>
<td>7.570</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>-0.009</td>
<td>5.844</td>
</tr>
<tr>
<td>21</td>
<td>7.573</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>5.831</td>
</tr>
<tr>
<td>22</td>
<td>7.618</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>5.786</td>
</tr>
<tr>
<td>23</td>
<td>7.653</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>5.751</td>
</tr>
<tr>
<td>24</td>
<td>7.661</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.009</td>
<td>5.734</td>
</tr>
<tr>
<td>25</td>
<td>7.718</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.000</td>
<td>5.686</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>u_pll/u_pll_init/rWaitCnt_10_s6/Q</td>
<td>u_pll/u_pll_init/rWaitCnt_10_s6/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>u_pll/u_pll_init/rRomAddr_4_s1/Q</td>
<td>u_pll/u_pll_init/rRomAddr_4_s1/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>u_pll/u_pll_init/rMdAddr_4_s0/Q</td>
<td>u_pll/u_pll_init/rMdAddr_4_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>u_pll/u_pll_init/rWaitCnt_9_s0/Q</td>
<td>u_pll/u_pll_init/rWaitCnt_9_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>u_pll/u_pll_init/rLoopCnt_2_s0/Q</td>
<td>u_pll/u_pll_init/rLoopCnt_2_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>u_pll/u_pll_init/rReqCnt_0_s0/Q</td>
<td>u_pll/u_pll_init/rReqCnt_0_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>u_tmg/hcnt_11_s0/Q</td>
<td>u_tmg/hcnt_11_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>u_pll/u_pll_init/rLockCnt_0_s0/Q</td>
<td>u_pll/u_pll_init/rLockCnt_0_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>u_tmg/vcnt_4_s0/Q</td>
<td>u_tmg/vcnt_4_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>u_tmg/vcnt_8_s0/Q</td>
<td>u_tmg/vcnt_8_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.278</td>
<td>u_tmg/vcnt_9_s0/Q</td>
<td>u_tmg/vcnt_9_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>12</td>
<td>0.281</td>
<td>u_pll/u_pll_init/rLoopCnt_0_s0/Q</td>
<td>u_pll/u_pll_init/rLoopCnt_0_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>13</td>
<td>0.281</td>
<td>u_tmg/hcnt_4_s0/Q</td>
<td>u_tmg/hcnt_4_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>14</td>
<td>0.281</td>
<td>u_tmg/hcnt_5_s0/Q</td>
<td>u_tmg/hcnt_5_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>15</td>
<td>0.281</td>
<td>u_tmg/hcnt_6_s0/Q</td>
<td>u_tmg/hcnt_6_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>16</td>
<td>0.281</td>
<td>u_tmg/hcnt_8_s0/Q</td>
<td>u_tmg/hcnt_8_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>17</td>
<td>0.287</td>
<td>u_pll/u_pll_init/rInitFsmC_2_s0/Q</td>
<td>u_pll/u_pll_init/rInitFsmC_2_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>18</td>
<td>0.303</td>
<td>u_pll/u_pll_init/rMdInc_s0/Q</td>
<td>u_pll/u_pll_init/rMdAddr_3_s0/CE</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.234</td>
</tr>
<tr>
<td>19</td>
<td>0.322</td>
<td>u_pll/u_pll_init/rEnable_1_s0/Q</td>
<td>u_pll/u_pll_init/rRomDReg_0_s2/RESET</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.228</td>
</tr>
<tr>
<td>20</td>
<td>0.328</td>
<td>u_pll/u_pll_init/rWaitCnt_1_s6/Q</td>
<td>u_pll/u_pll_init/rWaitCnt_1_s6/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>21</td>
<td>0.331</td>
<td>u_tmg/vcnt_0_s0/Q</td>
<td>u_tmg/vcnt_0_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>22</td>
<td>0.338</td>
<td>u_tmg/vcnt_11_s0/Q</td>
<td>u_tmg/vcnt_11_s0/D</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>23</td>
<td>0.338</td>
<td>u_pll/u_pll_init/rWaitCnt_4_s6/Q</td>
<td>u_pll/u_pll_init/rWaitCnt_4_s6/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>24</td>
<td>0.338</td>
<td>u_pll/u_pll_init/rReqCnt_1_s0/Q</td>
<td>u_pll/u_pll_init/rReqCnt_1_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>25</td>
<td>0.338</td>
<td>u_pll/u_pll_init/rReqCnt_1_s0/Q</td>
<td>u_pll/u_pll_init/rReqCnt_2_s0/D</td>
<td>clk27:[R]</td>
<td>clk27:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.035</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>pixclk:[R]</td>
<td>tmds5x:[F]</td>
<td>1.347</td>
<td>2.109</td>
<td>3.088</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.035</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>pixclk:[R]</td>
<td>tmds5x:[F]</td>
<td>1.347</td>
<td>2.109</td>
<td>3.088</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.035</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>pixclk:[R]</td>
<td>tmds5x:[F]</td>
<td>1.347</td>
<td>2.109</td>
<td>3.088</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.035</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>pixclk:[R]</td>
<td>tmds5x:[F]</td>
<td>1.347</td>
<td>2.109</td>
<td>3.088</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.691</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>pixclk:[R]</td>
<td>tmds5x:[R]</td>
<td>2.694</td>
<td>2.109</td>
<td>3.088</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.691</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>pixclk:[R]</td>
<td>tmds5x:[R]</td>
<td>2.694</td>
<td>2.109</td>
<td>3.088</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.691</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>pixclk:[R]</td>
<td>tmds5x:[R]</td>
<td>2.694</td>
<td>2.109</td>
<td>3.088</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.691</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>pixclk:[R]</td>
<td>tmds5x:[R]</td>
<td>2.694</td>
<td>2.109</td>
<td>3.088</td>
</tr>
<tr>
<td>9</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.009</td>
<td>3.088</td>
</tr>
<tr>
<td>10</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.009</td>
<td>3.088</td>
</tr>
<tr>
<td>11</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.009</td>
<td>3.088</td>
</tr>
<tr>
<td>12</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.009</td>
<td>3.088</td>
</tr>
<tr>
<td>13</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.009</td>
<td>3.088</td>
</tr>
<tr>
<td>14</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.009</td>
<td>3.088</td>
</tr>
<tr>
<td>15</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.009</td>
<td>3.088</td>
</tr>
<tr>
<td>16</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.009</td>
<td>3.088</td>
</tr>
<tr>
<td>17</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.009</td>
<td>3.088</td>
</tr>
<tr>
<td>18</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.009</td>
<td>3.088</td>
</tr>
<tr>
<td>19</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.019</td>
<td>3.078</td>
</tr>
<tr>
<td>20</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.019</td>
<td>3.078</td>
</tr>
<tr>
<td>21</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.019</td>
<td>3.078</td>
</tr>
<tr>
<td>22</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.019</td>
<td>3.078</td>
</tr>
<tr>
<td>23</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.019</td>
<td>3.078</td>
</tr>
<tr>
<td>24</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.019</td>
<td>3.078</td>
</tr>
<tr>
<td>25</td>
<td>10.024</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>13.468</td>
<td>0.019</td>
<td>3.078</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.258</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.414</td>
</tr>
<tr>
<td>2</td>
<td>1.258</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.414</td>
</tr>
<tr>
<td>3</td>
<td>1.258</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.414</td>
</tr>
<tr>
<td>4</td>
<td>1.258</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>1.414</td>
</tr>
<tr>
<td>5</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>6</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>7</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>8</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>9</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>10</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>11</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>12</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>13</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>14</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>15</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>16</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>17</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>18</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>19</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>20</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>21</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/PRESET</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>22</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_pat/r_6_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>23</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_tmg/hcnt_11_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>24</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_tmg/x_9_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
<tr>
<td>25</td>
<td>1.463</td>
<td>rst_sync_1_s0/Q</td>
<td>u_tmg/hcnt_0_s0/CLEAR</td>
<td>pixclk:[R]</td>
<td>pixclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.410</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.056</td>
<td>5.306</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>rst_sync_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.056</td>
<td>5.306</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.056</td>
<td>5.306</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>u_tmg/hcnt_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.056</td>
<td>5.306</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>u_tmg/hcnt_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.056</td>
<td>5.306</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>u_tmg/hcnt_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.056</td>
<td>5.306</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>u_tmg/hcnt_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.056</td>
<td>5.306</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>u_tmg/hcnt_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.056</td>
<td>5.306</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>u_tmg/hcnt_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.056</td>
<td>5.306</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>u_tmg/hcnt_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.056</td>
<td>5.306</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>pixclk</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rLockOut_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rst_sync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>41.916</td>
<td>4.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][A]</td>
<td>u_pll/u_pll_init/rLockOut_s0/CLK</td>
</tr>
<tr>
<td>42.299</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R51C96[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rLockOut_s0/Q</td>
</tr>
<tr>
<td>43.298</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][A]</td>
<td style=" font-weight:bold;">rst_sync_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>42.513</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][A]</td>
<td>rst_sync_0_s0/CLK</td>
</tr>
<tr>
<td>42.478</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42.414</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C102[0][A]</td>
<td>rst_sync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.771</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 13.987%; route: 4.197, 86.013%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.999, 72.308%; tC2Q: 0.382, 27.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.494</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C104[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R44C104[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.128</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C102[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s5/I1</td>
</tr>
<tr>
<td>3.589</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C102[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s5/F</td>
</tr>
<tr>
<td>3.746</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C103[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s4/I1</td>
</tr>
<tr>
<td>4.161</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C103[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s4/F</td>
</tr>
<tr>
<td>4.324</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C103[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/I0</td>
</tr>
<tr>
<td>4.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C103[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>5.012</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C103[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/I3</td>
</tr>
<tr>
<td>5.529</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C103[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/F</td>
</tr>
<tr>
<td>5.691</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C103[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/I0</td>
</tr>
<tr>
<td>6.152</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C103[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>6.842</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C105[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/I1</td>
</tr>
<tr>
<td>7.335</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C105[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/COUT</td>
</tr>
<tr>
<td>7.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C105[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/CIN</td>
</tr>
<tr>
<td>7.631</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C105[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/SUM</td>
</tr>
<tr>
<td>7.959</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s6/I3</td>
</tr>
<tr>
<td>8.420</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s6/F</td>
</tr>
<tr>
<td>8.422</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s3/I0</td>
</tr>
<tr>
<td>8.920</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C103[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s3/F</td>
</tr>
<tr>
<td>9.077</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C104[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/I1</td>
</tr>
<tr>
<td>9.492</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C104[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n603_s1/F</td>
</tr>
<tr>
<td>9.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C104[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.558</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C104[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>15.494</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C104[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.543, 61.364%; route: 2.493, 33.671%; tC2Q: 0.368, 4.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C99[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C101[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.022</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C101[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>4.896</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>5.248</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I1</td>
</tr>
<tr>
<td>5.769</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R46C99[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>6.452</td>
<td>0.682</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C101[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/I1</td>
</tr>
<tr>
<td>6.944</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C101[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/COUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C101[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/CIN</td>
</tr>
<tr>
<td>7.241</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C101[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/SUM</td>
</tr>
<tr>
<td>7.378</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C101[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s6/I3</td>
</tr>
<tr>
<td>7.839</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C101[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s6/F</td>
</tr>
<tr>
<td>8.212</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C98[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s3/I0</td>
</tr>
<tr>
<td>8.673</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C98[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s3/F</td>
</tr>
<tr>
<td>8.676</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C98[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s1/I1</td>
</tr>
<tr>
<td>9.173</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C98[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n603_s1/F</td>
</tr>
<tr>
<td>9.173</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C98[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.577</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C98[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>15.513</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C98[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.289, 60.629%; route: 2.402, 33.964%; tC2Q: 0.382, 5.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C104[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R44C104[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.128</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C102[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s5/I1</td>
</tr>
<tr>
<td>3.589</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C102[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s5/F</td>
</tr>
<tr>
<td>3.746</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C103[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s4/I1</td>
</tr>
<tr>
<td>4.161</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C103[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s4/F</td>
</tr>
<tr>
<td>4.324</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C103[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/I0</td>
</tr>
<tr>
<td>4.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C103[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>5.012</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C103[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/I3</td>
</tr>
<tr>
<td>5.529</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C103[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/F</td>
</tr>
<tr>
<td>5.691</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C103[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/I0</td>
</tr>
<tr>
<td>6.152</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C103[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>6.894</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C106[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n559_s0/I1</td>
</tr>
<tr>
<td>7.464</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C106[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n559_s0/SUM</td>
</tr>
<tr>
<td>7.814</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C104[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n604_s2/I1</td>
</tr>
<tr>
<td>8.311</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C104[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n604_s2/F</td>
</tr>
<tr>
<td>8.469</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n604_s1/I0</td>
</tr>
<tr>
<td>8.731</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n604_s1/F</td>
</tr>
<tr>
<td>8.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C103[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.710, 55.863%; route: 2.564, 38.603%; tC2Q: 0.368, 5.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C93[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R44C93[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.312</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C96[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C96[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>4.103</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I3</td>
</tr>
<tr>
<td>4.624</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C96[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/I3</td>
</tr>
<tr>
<td>5.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C96[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/COUT</td>
</tr>
<tr>
<td>6.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/CIN</td>
</tr>
<tr>
<td>6.533</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/COUT</td>
</tr>
<tr>
<td>6.533</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n236_s4/CIN</td>
</tr>
<tr>
<td>6.829</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n236_s4/SUM</td>
</tr>
<tr>
<td>6.967</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s6/I3</td>
</tr>
<tr>
<td>7.428</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s6/F</td>
</tr>
<tr>
<td>7.586</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s3/I0</td>
</tr>
<tr>
<td>8.112</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s3/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s1/I1</td>
</tr>
<tr>
<td>8.641</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n603_s1/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.577</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>15.513</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C94[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.851, 58.876%; route: 2.322, 35.505%; tC2Q: 0.368, 5.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C99[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C101[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.022</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C101[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>4.896</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>5.248</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I1</td>
</tr>
<tr>
<td>5.769</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R46C99[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>6.722</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C98[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n133_s/I1</td>
</tr>
<tr>
<td>7.292</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C98[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n133_s/SUM</td>
</tr>
<tr>
<td>7.452</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C99[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n604_s3/I0</td>
</tr>
<tr>
<td>7.913</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C99[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n604_s3/F</td>
</tr>
<tr>
<td>8.051</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C99[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n604_s1/I1</td>
</tr>
<tr>
<td>8.567</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C99[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n604_s1/F</td>
</tr>
<tr>
<td>8.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C99[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C99[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C99[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.628, 56.088%; route: 2.458, 37.998%; tC2Q: 0.382, 5.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C93[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R44C93[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.312</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C96[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C96[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>4.103</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I3</td>
</tr>
<tr>
<td>4.624</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C96[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>4.767</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/I3</td>
</tr>
<tr>
<td>5.283</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C96[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/I1</td>
</tr>
<tr>
<td>6.483</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/COUT</td>
</tr>
<tr>
<td>6.483</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/CIN</td>
</tr>
<tr>
<td>6.727</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/SUM</td>
</tr>
<tr>
<td>7.057</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C94[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n604_s3/I1</td>
</tr>
<tr>
<td>7.554</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n604_s3/F</td>
</tr>
<tr>
<td>7.913</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n604_s1/I1</td>
</tr>
<tr>
<td>8.439</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C95[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n604_s1/F</td>
</tr>
<tr>
<td>8.439</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 51.400%; route: 2.714, 42.804%; tC2Q: 0.368, 5.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.494</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C94[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R44C94[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.894</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C96[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n688_s1/I1</td>
</tr>
<tr>
<td>3.391</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R43C96[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n688_s1/F</td>
</tr>
<tr>
<td>3.534</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C96[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>4.050</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C96[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C94[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/I0</td>
</tr>
<tr>
<td>4.871</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C94[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>5.034</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C95[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s15/I3</td>
</tr>
<tr>
<td>5.495</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C95[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n630_s0/I1</td>
</tr>
<tr>
<td>6.351</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R46C95[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n630_s0/F</td>
</tr>
<tr>
<td>6.934</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n682_s1/I0</td>
</tr>
<tr>
<td>7.450</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C96[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n682_s1/F</td>
</tr>
<tr>
<td>7.780</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n688_s0/I2</td>
</tr>
<tr>
<td>8.306</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C96[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n688_s0/F</td>
</tr>
<tr>
<td>8.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[2][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.558</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
<tr>
<td>15.494</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C96[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.505, 56.555%; route: 2.325, 37.515%; tC2Q: 0.368, 5.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C99[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C101[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.022</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C101[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>4.896</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>5.248</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I1</td>
</tr>
<tr>
<td>5.769</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R46C99[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>5.777</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0/I1</td>
</tr>
<tr>
<td>6.303</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R46C99[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0/F</td>
</tr>
<tr>
<td>6.853</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s3/I0</td>
</tr>
<tr>
<td>7.314</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C99[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s3/F</td>
</tr>
<tr>
<td>7.807</td>
<td>0.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n687_s1/I1</td>
</tr>
<tr>
<td>8.323</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C98[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n687_s1/F</td>
</tr>
<tr>
<td>8.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.577</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLK</td>
</tr>
<tr>
<td>15.513</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C98[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.584, 57.582%; route: 2.258, 36.272%; tC2Q: 0.382, 6.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.494</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C94[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R44C94[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.894</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C96[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n688_s1/I1</td>
</tr>
<tr>
<td>3.391</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R43C96[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n688_s1/F</td>
</tr>
<tr>
<td>3.534</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C96[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17/I2</td>
</tr>
<tr>
<td>4.050</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C96[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>4.410</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C94[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/I0</td>
</tr>
<tr>
<td>4.871</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C94[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>5.034</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C95[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s15/I3</td>
</tr>
<tr>
<td>5.495</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C95[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n630_s0/I1</td>
</tr>
<tr>
<td>6.351</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R46C95[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n630_s0/F</td>
</tr>
<tr>
<td>6.934</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n682_s1/I0</td>
</tr>
<tr>
<td>7.450</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C96[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n682_s1/F</td>
</tr>
<tr>
<td>7.780</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n682_s0/I1</td>
</tr>
<tr>
<td>8.301</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C96[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n682_s0/F</td>
</tr>
<tr>
<td>8.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.558</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLK</td>
</tr>
<tr>
<td>15.494</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.500, 56.520%; route: 2.325, 37.545%; tC2Q: 0.368, 5.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C93[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R44C93[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.312</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C96[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C96[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>4.103</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I3</td>
</tr>
<tr>
<td>4.624</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C96[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>4.789</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/I1</td>
</tr>
<tr>
<td>5.306</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C95[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/F</td>
</tr>
<tr>
<td>5.501</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/F</td>
</tr>
<tr>
<td>5.964</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/I2</td>
</tr>
<tr>
<td>6.426</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R46C95[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/F</td>
</tr>
<tr>
<td>6.626</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/I2</td>
</tr>
<tr>
<td>7.152</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C95[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/F</td>
</tr>
<tr>
<td>7.701</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s0/I0</td>
</tr>
<tr>
<td>8.217</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C105[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s0/F</td>
</tr>
<tr>
<td>8.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C105[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C105[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.464, 56.620%; route: 2.286, 37.372%; tC2Q: 0.368, 6.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.494</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C93[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R44C93[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.312</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C96[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C96[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>4.103</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I3</td>
</tr>
<tr>
<td>4.624</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C96[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>4.789</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/I1</td>
</tr>
<tr>
<td>5.306</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C95[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/F</td>
</tr>
<tr>
<td>5.501</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/F</td>
</tr>
<tr>
<td>5.964</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/I2</td>
</tr>
<tr>
<td>6.426</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R46C95[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/F</td>
</tr>
<tr>
<td>6.626</td>
<td>0.200</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/I2</td>
</tr>
<tr>
<td>7.152</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C95[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n680_s1/F</td>
</tr>
<tr>
<td>7.697</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n685_s1/I1</td>
</tr>
<tr>
<td>8.112</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C96[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n685_s1/F</td>
</tr>
<tr>
<td>8.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C96[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.558</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>15.494</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.362, 55.925%; route: 2.282, 37.963%; tC2Q: 0.368, 6.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C99[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C101[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.022</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C101[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>4.896</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>5.248</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I1</td>
</tr>
<tr>
<td>5.769</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R46C99[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>5.777</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0/I1</td>
</tr>
<tr>
<td>6.303</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R46C99[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0/F</td>
</tr>
<tr>
<td>6.988</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s1/I0</td>
</tr>
<tr>
<td>7.509</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C98[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s1/F</td>
</tr>
<tr>
<td>7.669</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n688_s0/I2</td>
</tr>
<tr>
<td>8.131</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C98[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n688_s0/F</td>
</tr>
<tr>
<td>8.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.577</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLK</td>
</tr>
<tr>
<td>15.513</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C98[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.589, 59.503%; route: 2.060, 34.155%; tC2Q: 0.382, 6.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C93[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R44C93[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.312</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C96[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C96[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>4.103</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I3</td>
</tr>
<tr>
<td>4.624</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C96[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>4.789</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/I1</td>
</tr>
<tr>
<td>5.306</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C95[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/F</td>
</tr>
<tr>
<td>5.501</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/F</td>
</tr>
<tr>
<td>5.964</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/I2</td>
</tr>
<tr>
<td>6.426</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R46C95[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/F</td>
</tr>
<tr>
<td>6.761</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C95[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n679_s1/I2</td>
</tr>
<tr>
<td>7.258</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C95[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n679_s1/F</td>
</tr>
<tr>
<td>7.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C95[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n679_s0/I0</td>
</tr>
<tr>
<td>7.394</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C95[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n679_s0/O</td>
</tr>
<tr>
<td>7.587</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n689_s0/I1</td>
</tr>
<tr>
<td>8.048</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C95[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n689_s0/F</td>
</tr>
<tr>
<td>8.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C95[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.516, 59.109%; route: 2.065, 34.713%; tC2Q: 0.368, 6.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C104[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R44C104[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.128</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C102[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s5/I1</td>
</tr>
<tr>
<td>3.589</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C102[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s5/F</td>
</tr>
<tr>
<td>3.746</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C103[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s4/I1</td>
</tr>
<tr>
<td>4.161</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C103[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s4/F</td>
</tr>
<tr>
<td>4.324</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C103[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/I0</td>
</tr>
<tr>
<td>4.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C103[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>5.012</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C103[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/I3</td>
</tr>
<tr>
<td>5.529</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C103[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/F</td>
</tr>
<tr>
<td>5.691</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C103[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n653_s0/I2</td>
</tr>
<tr>
<td>6.207</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C103[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n653_s0/F</td>
</tr>
<tr>
<td>6.988</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C105[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n596_s0/I2</td>
</tr>
<tr>
<td>7.514</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C105[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n596_s0/F</td>
</tr>
<tr>
<td>7.516</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C105[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n606_s2/I1</td>
</tr>
<tr>
<td>8.043</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C105[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n606_s2/F</td>
</tr>
<tr>
<td>8.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C105[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C105[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C105[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.487, 58.589%; route: 2.098, 35.237%; tC2Q: 0.368, 6.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C99[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C101[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.022</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C101[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>4.896</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>5.248</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I1</td>
</tr>
<tr>
<td>5.769</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R46C99[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>5.777</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0/I1</td>
</tr>
<tr>
<td>6.303</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R46C99[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0/F</td>
</tr>
<tr>
<td>6.988</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s1/I0</td>
</tr>
<tr>
<td>7.509</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C98[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s1/F</td>
</tr>
<tr>
<td>7.514</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s0/I1</td>
</tr>
<tr>
<td>8.041</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C98[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n682_s0/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.577</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>15.513</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C98[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.654, 61.498%; route: 1.905, 32.064%; tC2Q: 0.382, 6.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C99[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C101[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.022</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C101[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>4.896</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>5.248</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I1</td>
</tr>
<tr>
<td>5.769</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R46C99[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>5.777</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0/I1</td>
</tr>
<tr>
<td>6.303</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R46C99[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0/F</td>
</tr>
<tr>
<td>6.853</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s3/I0</td>
</tr>
<tr>
<td>7.314</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C99[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s3/F</td>
</tr>
<tr>
<td>7.479</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C99[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n685_s1/I1</td>
</tr>
<tr>
<td>7.996</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C99[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n685_s1/F</td>
</tr>
<tr>
<td>7.996</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C99[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C99[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C99[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.584, 60.780%; route: 1.930, 32.733%; tC2Q: 0.382, 6.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C99[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C101[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.022</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C101[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>4.896</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>5.056</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s1/I2</td>
</tr>
<tr>
<td>5.577</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C99[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s1/F</td>
</tr>
<tr>
<td>5.772</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R46C99[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0/F</td>
</tr>
<tr>
<td>6.651</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n679_s1/I2</td>
</tr>
<tr>
<td>7.177</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C100[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n679_s1/F</td>
</tr>
<tr>
<td>7.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n679_s0/I0</td>
</tr>
<tr>
<td>7.313</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C100[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n679_s0/O</td>
</tr>
<tr>
<td>7.721</td>
<td>0.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n689_s0/I0</td>
</tr>
<tr>
<td>7.983</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C101[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n689_s0/F</td>
</tr>
<tr>
<td>7.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C101[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.526, 59.932%; route: 1.975, 33.567%; tC2Q: 0.382, 6.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.090</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C104[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R44C104[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.128</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C102[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s5/I1</td>
</tr>
<tr>
<td>3.589</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C102[1][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s5/F</td>
</tr>
<tr>
<td>3.746</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C103[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s4/I1</td>
</tr>
<tr>
<td>4.161</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C103[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s4/F</td>
</tr>
<tr>
<td>4.324</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C103[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/I0</td>
</tr>
<tr>
<td>4.850</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C103[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>5.012</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C103[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/I3</td>
</tr>
<tr>
<td>5.529</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C103[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n630_s2/F</td>
</tr>
<tr>
<td>5.691</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C103[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n653_s0/I2</td>
</tr>
<tr>
<td>6.207</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R43C103[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n653_s0/F</td>
</tr>
<tr>
<td>6.988</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C105[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s2/I2</td>
</tr>
<tr>
<td>7.485</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C105[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s2/F</td>
</tr>
<tr>
<td>7.488</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C105[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s1/I0</td>
</tr>
<tr>
<td>7.949</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C105[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s1/F</td>
</tr>
<tr>
<td>7.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C105[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C105[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C105[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.394, 57.926%; route: 2.098, 35.801%; tC2Q: 0.368, 6.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C99[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C101[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.022</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C101[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>4.896</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>5.248</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I1</td>
</tr>
<tr>
<td>5.769</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R46C99[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>5.777</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0/I1</td>
</tr>
<tr>
<td>6.303</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R46C99[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0/F</td>
</tr>
<tr>
<td>6.853</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s3/I0</td>
</tr>
<tr>
<td>7.314</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C99[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s3/F</td>
</tr>
<tr>
<td>7.482</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s1/I2</td>
</tr>
<tr>
<td>7.943</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C98[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s1/F</td>
</tr>
<tr>
<td>7.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.577</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/CLK</td>
</tr>
<tr>
<td>15.513</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C98[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.529, 60.385%; route: 1.933, 33.070%; tC2Q: 0.382, 6.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C93[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R44C93[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.312</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C96[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C96[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>4.103</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I3</td>
</tr>
<tr>
<td>4.624</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C96[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>4.789</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/I1</td>
</tr>
<tr>
<td>5.306</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C95[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/F</td>
</tr>
<tr>
<td>5.501</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/F</td>
</tr>
<tr>
<td>5.964</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/I2</td>
</tr>
<tr>
<td>6.426</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R46C95[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/F</td>
</tr>
<tr>
<td>6.601</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C95[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s2/I2</td>
</tr>
<tr>
<td>7.122</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s2/F</td>
</tr>
<tr>
<td>7.469</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I0</td>
</tr>
<tr>
<td>7.931</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>7.931</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C93[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.404, 58.371%; route: 2.060, 35.327%; tC2Q: 0.368, 6.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C99[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C101[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.022</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C101[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>4.896</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>5.056</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s1/I2</td>
</tr>
<tr>
<td>5.577</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C99[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s1/F</td>
</tr>
<tr>
<td>5.772</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R46C99[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0/F</td>
</tr>
<tr>
<td>6.762</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/I2</td>
</tr>
<tr>
<td>7.288</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/F</td>
</tr>
<tr>
<td>7.471</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C101[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s1/I0</td>
</tr>
<tr>
<td>7.886</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C101[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s1/F</td>
</tr>
<tr>
<td>7.886</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C101[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C101[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C101[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.543, 61.223%; route: 1.861, 32.167%; tC2Q: 0.382, 6.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C93[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R44C93[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0/Q</td>
</tr>
<tr>
<td>3.312</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C96[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/I0</td>
</tr>
<tr>
<td>3.773</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C96[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_0_s15/F</td>
</tr>
<tr>
<td>4.103</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/I3</td>
</tr>
<tr>
<td>4.624</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C96[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s16/F</td>
</tr>
<tr>
<td>4.789</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/I1</td>
</tr>
<tr>
<td>5.306</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C95[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s3/F</td>
</tr>
<tr>
<td>5.501</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/I0</td>
</tr>
<tr>
<td>5.962</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s1/F</td>
</tr>
<tr>
<td>5.964</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/I2</td>
</tr>
<tr>
<td>6.426</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R46C95[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n653_s0/F</td>
</tr>
<tr>
<td>6.736</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n596_s0/I2</td>
</tr>
<tr>
<td>7.197</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n596_s0/F</td>
</tr>
<tr>
<td>7.389</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n606_s2/I1</td>
</tr>
<tr>
<td>7.851</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/n606_s2/F</td>
</tr>
<tr>
<td>7.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C93[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.344, 58.140%; route: 2.040, 35.471%; tC2Q: 0.368, 6.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.494</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C99[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C101[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.022</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C101[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>4.896</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>5.056</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s1/I2</td>
</tr>
<tr>
<td>5.577</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C99[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s1/F</td>
</tr>
<tr>
<td>5.772</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0/I1</td>
</tr>
<tr>
<td>6.293</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R46C99[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n653_s0/F</td>
</tr>
<tr>
<td>6.627</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C100[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n596_s0/I2</td>
</tr>
<tr>
<td>7.148</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C100[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n596_s0/F</td>
</tr>
<tr>
<td>7.317</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n606_s2/I1</td>
</tr>
<tr>
<td>7.833</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R46C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n606_s2/F</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C100[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.558</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>15.494</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.639, 63.462%; route: 1.713, 29.867%; tC2Q: 0.382, 6.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C99[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0/Q</td>
</tr>
<tr>
<td>2.839</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/I0</td>
</tr>
<tr>
<td>3.366</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C101[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s22/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C101[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/I1</td>
</tr>
<tr>
<td>4.022</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C101[0][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s20/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C100[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/I1</td>
</tr>
<tr>
<td>4.896</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C100[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s17/F</td>
</tr>
<tr>
<td>5.248</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[3][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I1</td>
</tr>
<tr>
<td>5.769</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R46C99[3][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>5.777</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C99[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0/I1</td>
</tr>
<tr>
<td>6.303</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R46C99[2][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n630_s0/F</td>
</tr>
<tr>
<td>6.853</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s3/I0</td>
</tr>
<tr>
<td>7.314</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R44C99[2][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n683_s3/F</td>
</tr>
<tr>
<td>7.324</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n686_s0/I1</td>
</tr>
<tr>
<td>7.786</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][B]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/n686_s0/F</td>
</tr>
<tr>
<td>7.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C99[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLK</td>
</tr>
<tr>
<td>15.504</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C99[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.529, 62.058%; route: 1.775, 31.216%; tC2Q: 0.382, 6.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rWaitCnt_10_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rWaitCnt_10_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C94[0][A]</td>
<td>u_pll/u_pll_init/rWaitCnt_10_s6/CLK</td>
</tr>
<tr>
<td>2.465</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R49C94[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rWaitCnt_10_s6/Q</td>
</tr>
<tr>
<td>2.471</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C94[0][A]</td>
<td>u_pll/u_pll_init/rWaitCnt_10_s9/I3</td>
</tr>
<tr>
<td>2.624</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C94[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/rWaitCnt_10_s9/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C94[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rWaitCnt_10_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C94[0][A]</td>
<td>u_pll/u_pll_init/rWaitCnt_10_s6/CLK</td>
</tr>
<tr>
<td>2.349</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C94[0][A]</td>
<td>u_pll/u_pll_init/rWaitCnt_10_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rRomAddr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rRomAddr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C100[0][A]</td>
<td>u_pll/u_pll_init/rRomAddr_4_s1/CLK</td>
</tr>
<tr>
<td>2.465</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R51C100[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rRomAddr_4_s1/Q</td>
</tr>
<tr>
<td>2.471</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C100[0][A]</td>
<td>u_pll/u_pll_init/n3945_s0/I1</td>
</tr>
<tr>
<td>2.624</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C100[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/n3945_s0/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C100[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rRomAddr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C100[0][A]</td>
<td>u_pll/u_pll_init/rRomAddr_4_s1/CLK</td>
</tr>
<tr>
<td>2.349</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C100[0][A]</td>
<td>u_pll/u_pll_init/rRomAddr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rMdAddr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rMdAddr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.329</td>
<td>1.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C97[0][A]</td>
<td>u_pll/u_pll_init/rMdAddr_4_s0/CLK</td>
</tr>
<tr>
<td>2.470</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R53C97[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rMdAddr_4_s0/Q</td>
</tr>
<tr>
<td>2.476</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C97[0][A]</td>
<td>u_pll/u_pll_init/wMdAddrNext_4_s3/I0</td>
</tr>
<tr>
<td>2.628</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C97[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/wMdAddrNext_4_s3/F</td>
</tr>
<tr>
<td>2.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C97[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rMdAddr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.329</td>
<td>1.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C97[0][A]</td>
<td>u_pll/u_pll_init/rMdAddr_4_s0/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C97[0][A]</td>
<td>u_pll/u_pll_init/rMdAddr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.010%; route: 1.653, 70.990%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.010%; route: 1.653, 70.990%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rWaitCnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rWaitCnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_pll/u_pll_init/rWaitCnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.465</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rWaitCnt_9_s0/Q</td>
</tr>
<tr>
<td>2.471</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_pll/u_pll_init/n4096_s1/I1</td>
</tr>
<tr>
<td>2.624</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/n4096_s1/F</td>
</tr>
<tr>
<td>2.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rWaitCnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_pll/u_pll_init/rWaitCnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.349</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C96[1][A]</td>
<td>u_pll/u_pll_init/rWaitCnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rLoopCnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rLoopCnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.329</td>
<td>1.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C97[0][A]</td>
<td>u_pll/u_pll_init/rLoopCnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.470</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R50C97[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rLoopCnt_2_s0/Q</td>
</tr>
<tr>
<td>2.476</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C97[0][A]</td>
<td>u_pll/u_pll_init/n3987_s0/I2</td>
</tr>
<tr>
<td>2.628</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C97[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/n3987_s0/F</td>
</tr>
<tr>
<td>2.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C97[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rLoopCnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.329</td>
<td>1.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C97[0][A]</td>
<td>u_pll/u_pll_init/rLoopCnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C97[0][A]</td>
<td>u_pll/u_pll_init/rLoopCnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.010%; route: 1.653, 70.990%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.010%; route: 1.653, 70.990%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rReqCnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rReqCnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.329</td>
<td>1.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C93[0][A]</td>
<td>u_pll/u_pll_init/rReqCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.470</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R50C93[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rReqCnt_0_s0/Q</td>
</tr>
<tr>
<td>2.476</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C93[0][A]</td>
<td>u_pll/u_pll_init/n3973_s2/I0</td>
</tr>
<tr>
<td>2.628</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C93[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/n3973_s2/F</td>
</tr>
<tr>
<td>2.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C93[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rReqCnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.329</td>
<td>1.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C93[0][A]</td>
<td>u_pll/u_pll_init/rReqCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C93[0][A]</td>
<td>u_pll/u_pll_init/rReqCnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.010%; route: 1.653, 70.990%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.010%; route: 1.653, 70.990%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tmg/hcnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/hcnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C102[0][A]</td>
<td>u_tmg/hcnt_11_s0/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R50C102[0][A]</td>
<td style=" font-weight:bold;">u_tmg/hcnt_11_s0/Q</td>
</tr>
<tr>
<td>0.824</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C102[0][A]</td>
<td>u_tmg/n60_s2/I2</td>
</tr>
<tr>
<td>0.977</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C102[0][A]</td>
<td style=" background: #97FFFF;">u_tmg/n60_s2/F</td>
</tr>
<tr>
<td>0.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C102[0][A]</td>
<td style=" font-weight:bold;">u_tmg/hcnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C102[0][A]</td>
<td>u_tmg/hcnt_11_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C102[0][A]</td>
<td>u_tmg/hcnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rLockCnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rLockCnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.320</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C95[0][A]</td>
<td>u_pll/u_pll_init/rLockCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R51C95[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rLockCnt_0_s0/Q</td>
</tr>
<tr>
<td>2.467</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C95[0][A]</td>
<td>u_pll/u_pll_init/n4020_s2/I0</td>
</tr>
<tr>
<td>2.621</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C95[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/n4020_s2/F</td>
</tr>
<tr>
<td>2.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C95[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rLockCnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.320</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C95[0][A]</td>
<td>u_pll/u_pll_init/rLockCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.345</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C95[0][A]</td>
<td>u_pll/u_pll_init/rLockCnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.110%; route: 1.645, 70.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.110%; route: 1.645, 70.890%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tmg/vcnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/vcnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C104[0][A]</td>
<td>u_tmg/vcnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R51C104[0][A]</td>
<td style=" font-weight:bold;">u_tmg/vcnt_4_s0/Q</td>
</tr>
<tr>
<td>0.819</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C104[0][A]</td>
<td>u_tmg/n42_s2/I0</td>
</tr>
<tr>
<td>0.972</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C104[0][A]</td>
<td style=" background: #97FFFF;">u_tmg/n42_s2/F</td>
</tr>
<tr>
<td>0.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C104[0][A]</td>
<td style=" font-weight:bold;">u_tmg/vcnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C104[0][A]</td>
<td>u_tmg/vcnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C104[0][A]</td>
<td>u_tmg/vcnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tmg/vcnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/vcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td>u_tmg/vcnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R53C104[1][A]</td>
<td style=" font-weight:bold;">u_tmg/vcnt_8_s0/Q</td>
</tr>
<tr>
<td>0.819</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td>u_tmg/n38_s2/I3</td>
</tr>
<tr>
<td>0.972</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td style=" background: #97FFFF;">u_tmg/n38_s2/F</td>
</tr>
<tr>
<td>0.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td style=" font-weight:bold;">u_tmg/vcnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C104[1][A]</td>
<td>u_tmg/vcnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C104[1][A]</td>
<td>u_tmg/vcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tmg/vcnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/vcnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C104[0][A]</td>
<td>u_tmg/vcnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R53C104[0][A]</td>
<td style=" font-weight:bold;">u_tmg/vcnt_9_s0/Q</td>
</tr>
<tr>
<td>0.819</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C104[0][A]</td>
<td>u_tmg/n37_s2/I1</td>
</tr>
<tr>
<td>0.972</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C104[0][A]</td>
<td style=" background: #97FFFF;">u_tmg/n37_s2/F</td>
</tr>
<tr>
<td>0.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C104[0][A]</td>
<td style=" font-weight:bold;">u_tmg/vcnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C104[0][A]</td>
<td>u_tmg/vcnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C104[0][A]</td>
<td>u_tmg/vcnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rLoopCnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rLoopCnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C98[0][A]</td>
<td>u_pll/u_pll_init/rLoopCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.465</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R49C98[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rLoopCnt_0_s0/Q</td>
</tr>
<tr>
<td>2.477</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C98[0][A]</td>
<td>u_pll/u_pll_init/n3989_s2/I0</td>
</tr>
<tr>
<td>2.630</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C98[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/n3989_s2/F</td>
</tr>
<tr>
<td>2.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C98[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rLoopCnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C98[0][A]</td>
<td>u_pll/u_pll_init/rLoopCnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.349</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C98[0][A]</td>
<td>u_pll/u_pll_init/rLoopCnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tmg/hcnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/hcnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][A]</td>
<td>u_tmg/hcnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R53C102[1][A]</td>
<td style=" font-weight:bold;">u_tmg/hcnt_4_s0/Q</td>
</tr>
<tr>
<td>0.830</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C102[1][A]</td>
<td>u_tmg/n67_s2/I1</td>
</tr>
<tr>
<td>0.983</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C102[1][A]</td>
<td style=" background: #97FFFF;">u_tmg/n67_s2/F</td>
</tr>
<tr>
<td>0.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C102[1][A]</td>
<td style=" font-weight:bold;">u_tmg/hcnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][A]</td>
<td>u_tmg/hcnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C102[1][A]</td>
<td>u_tmg/hcnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tmg/hcnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/hcnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[1][A]</td>
<td>u_tmg/hcnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R52C102[1][A]</td>
<td style=" font-weight:bold;">u_tmg/hcnt_5_s0/Q</td>
</tr>
<tr>
<td>0.830</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C102[1][A]</td>
<td>u_tmg/n66_s2/I3</td>
</tr>
<tr>
<td>0.983</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C102[1][A]</td>
<td style=" background: #97FFFF;">u_tmg/n66_s2/F</td>
</tr>
<tr>
<td>0.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C102[1][A]</td>
<td style=" font-weight:bold;">u_tmg/hcnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[1][A]</td>
<td>u_tmg/hcnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C102[1][A]</td>
<td>u_tmg/hcnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tmg/hcnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/hcnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C103[0][A]</td>
<td>u_tmg/hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.814</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R53C103[0][A]</td>
<td style=" font-weight:bold;">u_tmg/hcnt_6_s0/Q</td>
</tr>
<tr>
<td>0.826</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C103[0][A]</td>
<td>u_tmg/n65_s2/I2</td>
</tr>
<tr>
<td>0.979</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C103[0][A]</td>
<td style=" background: #97FFFF;">u_tmg/n65_s2/F</td>
</tr>
<tr>
<td>0.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C103[0][A]</td>
<td style=" font-weight:bold;">u_tmg/hcnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C103[0][A]</td>
<td>u_tmg/hcnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.698</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C103[0][A]</td>
<td>u_tmg/hcnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tmg/hcnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/hcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[0][A]</td>
<td>u_tmg/hcnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.818</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R53C102[0][A]</td>
<td style=" font-weight:bold;">u_tmg/hcnt_8_s0/Q</td>
</tr>
<tr>
<td>0.830</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C102[0][A]</td>
<td>u_tmg/n63_s2/I2</td>
</tr>
<tr>
<td>0.983</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C102[0][A]</td>
<td style=" background: #97FFFF;">u_tmg/n63_s2/F</td>
</tr>
<tr>
<td>0.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C102[0][A]</td>
<td style=" font-weight:bold;">u_tmg/hcnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[0][A]</td>
<td>u_tmg/hcnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C102[0][A]</td>
<td>u_tmg/hcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rInitFsmC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rInitFsmC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.320</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C95[0][A]</td>
<td>u_pll/u_pll_init/rInitFsmC_2_s0/CLK</td>
</tr>
<tr>
<td>2.464</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R52C95[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rInitFsmC_2_s0/Q</td>
</tr>
<tr>
<td>2.480</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C95[0][A]</td>
<td>u_pll/u_pll_init/n4317_s22/I3</td>
</tr>
<tr>
<td>2.633</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C95[0][A]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/n4317_s22/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C95[0][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rInitFsmC_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.320</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C95[0][A]</td>
<td>u_pll/u_pll_init/rInitFsmC_2_s0/CLK</td>
</tr>
<tr>
<td>2.345</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C95[0][A]</td>
<td>u_pll/u_pll_init/rInitFsmC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.110%; route: 1.645, 70.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.110%; route: 1.645, 70.890%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rMdInc_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rMdAddr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C98[1][A]</td>
<td>u_pll/u_pll_init/rMdInc_s0/CLK</td>
</tr>
<tr>
<td>2.468</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R53C98[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rMdInc_s0/Q</td>
</tr>
<tr>
<td>2.558</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C98[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rMdAddr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C98[0][B]</td>
<td>u_pll/u_pll_init/rMdAddr_3_s0/CLK</td>
</tr>
<tr>
<td>2.255</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C98[0][B]</td>
<td>u_pll/u_pll_init/rMdAddr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 38.462%; tC2Q: 0.144, 61.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rEnable_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rRomDReg_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C100[1][B]</td>
<td>u_pll/u_pll_init/rEnable_1_s0/CLK</td>
</tr>
<tr>
<td>2.468</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R50C100[1][B]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rEnable_1_s0/Q</td>
</tr>
<tr>
<td>2.552</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C100[2][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rRomDReg_0_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C100[2][A]</td>
<td>u_pll/u_pll_init/rRomDReg_0_s2/CLK</td>
</tr>
<tr>
<td>2.230</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C100[2][A]</td>
<td>u_pll/u_pll_init/rRomDReg_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 36.842%; tC2Q: 0.144, 63.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rWaitCnt_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rWaitCnt_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.320</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C95[2][A]</td>
<td>u_pll/u_pll_init/rWaitCnt_1_s6/CLK</td>
</tr>
<tr>
<td>2.461</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R50C95[2][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rWaitCnt_1_s6/Q</td>
</tr>
<tr>
<td>2.467</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C95[2][A]</td>
<td>u_pll/u_pll_init/rWaitCnt_1_s11/I3</td>
</tr>
<tr>
<td>2.674</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C95[2][A]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/rWaitCnt_1_s11/F</td>
</tr>
<tr>
<td>2.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C95[2][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rWaitCnt_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.320</td>
<td>1.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C95[2][A]</td>
<td>u_pll/u_pll_init/rWaitCnt_1_s6/CLK</td>
</tr>
<tr>
<td>2.345</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C95[2][A]</td>
<td>u_pll/u_pll_init/rWaitCnt_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.110%; route: 1.645, 70.890%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.110%; route: 1.645, 70.890%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tmg/vcnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/vcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C104[2][A]</td>
<td>u_tmg/vcnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R53C104[2][A]</td>
<td style=" font-weight:bold;">u_tmg/vcnt_0_s0/Q</td>
</tr>
<tr>
<td>0.819</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C104[2][A]</td>
<td>u_tmg/n46_s4/I0</td>
</tr>
<tr>
<td>1.025</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C104[2][A]</td>
<td style=" background: #97FFFF;">u_tmg/n46_s4/F</td>
</tr>
<tr>
<td>1.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C104[2][A]</td>
<td style=" font-weight:bold;">u_tmg/vcnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C104[2][A]</td>
<td>u_tmg/vcnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C104[2][A]</td>
<td>u_tmg/vcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tmg/vcnt_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/vcnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C104[0][B]</td>
<td>u_tmg/vcnt_11_s0/CLK</td>
</tr>
<tr>
<td>0.810</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R51C104[0][B]</td>
<td style=" font-weight:bold;">u_tmg/vcnt_11_s0/Q</td>
</tr>
<tr>
<td>0.879</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C104[0][B]</td>
<td>u_tmg/n35_s2/I3</td>
</tr>
<tr>
<td>1.032</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C104[0][B]</td>
<td style=" background: #97FFFF;">u_tmg/n35_s2/F</td>
</tr>
<tr>
<td>1.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C104[0][B]</td>
<td style=" font-weight:bold;">u_tmg/vcnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.669</td>
<td>0.669</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C104[0][B]</td>
<td>u_tmg/vcnt_11_s0/CLK</td>
</tr>
<tr>
<td>0.694</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C104[0][B]</td>
<td>u_tmg/vcnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.669, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rWaitCnt_4_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rWaitCnt_4_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C94[0][B]</td>
<td>u_pll/u_pll_init/rWaitCnt_4_s6/CLK</td>
</tr>
<tr>
<td>2.465</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R49C94[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rWaitCnt_4_s6/Q</td>
</tr>
<tr>
<td>2.534</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C94[0][B]</td>
<td>u_pll/u_pll_init/rWaitCnt_4_s9/I2</td>
</tr>
<tr>
<td>2.688</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C94[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/rWaitCnt_4_s9/F</td>
</tr>
<tr>
<td>2.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C94[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rWaitCnt_4_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.324</td>
<td>1.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C94[0][B]</td>
<td>u_pll/u_pll_init/rWaitCnt_4_s6/CLK</td>
</tr>
<tr>
<td>2.349</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C94[0][B]</td>
<td>u_pll/u_pll_init/rWaitCnt_4_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.060%; route: 1.649, 70.940%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rReqCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rReqCnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.329</td>
<td>1.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C93[0][B]</td>
<td>u_pll/u_pll_init/rReqCnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.470</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R50C93[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rReqCnt_1_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C93[0][B]</td>
<td>u_pll/u_pll_init/n3972_s0/I1</td>
</tr>
<tr>
<td>2.692</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C93[0][B]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/n3972_s0/F</td>
</tr>
<tr>
<td>2.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C93[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rReqCnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.329</td>
<td>1.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C93[0][B]</td>
<td>u_pll/u_pll_init/rReqCnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C93[0][B]</td>
<td>u_pll/u_pll_init/rReqCnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.010%; route: 1.653, 70.990%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.010%; route: 1.653, 70.990%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/u_pll_init/rReqCnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/u_pll_init/rReqCnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.329</td>
<td>1.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C93[0][B]</td>
<td>u_pll/u_pll_init/rReqCnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.470</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R50C93[0][B]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rReqCnt_1_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C93[1][A]</td>
<td>u_pll/u_pll_init/n3971_s0/I1</td>
</tr>
<tr>
<td>2.692</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C93[1][A]</td>
<td style=" background: #97FFFF;">u_pll/u_pll_init/n3971_s0/F</td>
</tr>
<tr>
<td>2.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C93[1][A]</td>
<td style=" font-weight:bold;">u_pll/u_pll_init/rReqCnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>IOB117[B]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>2.329</td>
<td>1.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C93[1][A]</td>
<td>u_pll/u_pll_init/rReqCnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.354</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C93[1][A]</td>
<td>u_pll/u_pll_init/rReqCnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 29.010%; route: 1.653, 70.990%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 29.010%; route: 1.653, 70.990%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds5x:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds5x</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>1.312</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.161</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.109</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds5x:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds5x</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>1.312</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.161</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR26[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.109</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds5x:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds5x</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>1.312</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.161</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.109</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds5x:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR39[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds5x</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>1.312</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.161</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.109</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.347</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds5x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR39[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds5x</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>2.659</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.506</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.109</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds5x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds5x</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>2.659</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.506</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.109</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds5x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR26[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds5x</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>2.659</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.506</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR26[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.109</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tmds5x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.694</td>
<td>2.694</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tmds5x</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>2.659</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2.506</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.109</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C103[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C103[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
<tr>
<td>15.220</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C103[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C95[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>15.220</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C95[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C95[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>15.220</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C95[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C95[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C95[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>15.220</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C95[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C95[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C95[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>15.220</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C95[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C95[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>15.220</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C95[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>15.220</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C95[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C95[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C95[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>15.220</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C95[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C95[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C95[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>15.220</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C95[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>2.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C103[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.567</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C103[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLK</td>
</tr>
<tr>
<td>15.220</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C103[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 88.097%; tC2Q: 0.368, 11.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.187</td>
<td>2.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C96[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.558</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>15.211</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C96[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.711, 88.061%; tC2Q: 0.368, 11.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.187</td>
<td>2.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C96[2][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.558</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
<tr>
<td>15.211</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C96[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.711, 88.061%; tC2Q: 0.368, 11.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.187</td>
<td>2.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C96[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.558</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>15.211</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.711, 88.061%; tC2Q: 0.368, 11.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.187</td>
<td>2.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C96[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.558</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLK</td>
</tr>
<tr>
<td>15.211</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C96[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.711, 88.061%; tC2Q: 0.368, 11.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.187</td>
<td>2.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C96[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.558</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C96[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLK</td>
</tr>
<tr>
<td>15.211</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C96[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.711, 88.061%; tC2Q: 0.368, 11.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.187</td>
<td>2.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C104[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.558</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C104[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLK</td>
</tr>
<tr>
<td>15.211</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C104[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.711, 88.061%; tC2Q: 0.368, 11.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>2.109</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>2.476</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>5.187</td>
<td>2.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C104[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>15.558</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C104[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLK</td>
</tr>
<tr>
<td>15.211</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C104[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.711, 88.061%; tC2Q: 0.368, 11.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.091</td>
<td>1.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.681</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>0.834</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.270, 89.816%; tC2Q: 0.144, 10.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.091</td>
<td>1.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.681</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR26[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>0.834</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR26[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.270, 89.816%; tC2Q: 0.144, 10.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.091</td>
<td>1.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.681</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>0.834</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.270, 89.816%; tC2Q: 0.144, 10.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.834</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.091</td>
<td>1.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR39[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.681</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.834</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR39[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.270, 89.816%; tC2Q: 0.144, 10.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C94[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C94[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C94[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C94[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C94[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C94[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C94[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C94[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C94[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C94[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C94[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C94[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C94[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C102[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C102[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C102[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C102[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C102[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C102[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C102[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C102[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C102[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C102[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C102[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C102[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C98[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C98[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C98[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C98[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C98[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C98[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C98[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C98[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C98[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C98[3][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C98[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C98[3][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C98[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C98[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pat/r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[2][A]</td>
<td style=" font-weight:bold;">u_pat/r_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[2][A]</td>
<td>u_pat/r_6_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C102[2][A]</td>
<td>u_pat/r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/hcnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C102[0][A]</td>
<td style=" font-weight:bold;">u_tmg/hcnt_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C102[0][A]</td>
<td>u_tmg/hcnt_11_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C102[0][A]</td>
<td>u_tmg/hcnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/x_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C102[0][A]</td>
<td style=" font-weight:bold;">u_tmg/x_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C102[0][A]</td>
<td>u_tmg/x_9_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C102[0][A]</td>
<td>u_tmg/x_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_sync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tmg/hcnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C102[0][B]</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R46C102[0][B]</td>
<td style=" font-weight:bold;">rst_sync_1_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[0][B]</td>
<td style=" font-weight:bold;">u_tmg/hcnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>129</td>
<td>PLL_R[1]</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C102[0][B]</td>
<td>u_tmg/hcnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.624</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C102[0][B]</td>
<td>u_tmg/hcnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 89.787%; tC2Q: 0.144, 10.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rst_sync_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.839</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>rst_sync_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>14.145</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>rst_sync_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>rst_sync_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.839</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>14.145</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>rst_sync_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tmg/hcnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.839</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>u_tmg/hcnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>14.145</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>u_tmg/hcnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tmg/hcnt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.839</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>u_tmg/hcnt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>14.145</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>u_tmg/hcnt_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tmg/hcnt_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.839</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>u_tmg/hcnt_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>14.145</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>u_tmg/hcnt_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tmg/hcnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.839</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>u_tmg/hcnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>14.145</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>u_tmg/hcnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tmg/hcnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.839</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>u_tmg/hcnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>14.145</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>u_tmg/hcnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tmg/hcnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.839</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>u_tmg/hcnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>14.145</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>u_tmg/hcnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_tmg/hcnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.839</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>u_tmg/hcnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>14.145</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>u_tmg/hcnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.306</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>8.839</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixclk</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_pll_0/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>14.145</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>129</td>
<td>clk_pix</td>
<td>-4.035</td>
<td>2.118</td>
</tr>
<tr>
<td>102</td>
<td>sys_clk_d</td>
<td>-0.884</td>
<td>4.668</td>
</tr>
<tr>
<td>42</td>
<td>u_dvi/rgb2dvi_inst/de_d</td>
<td>10.521</td>
<td>2.053</td>
</tr>
<tr>
<td>28</td>
<td>g_Z[7]</td>
<td>9.486</td>
<td>1.145</td>
</tr>
<tr>
<td>28</td>
<td>b_Z[7]</td>
<td>9.392</td>
<td>1.675</td>
</tr>
<tr>
<td>27</td>
<td>r_Z[6]</td>
<td>8.643</td>
<td>1.162</td>
</tr>
<tr>
<td>26</td>
<td>u_pll/u_pll_init/rEnable[1]</td>
<td>34.169</td>
<td>0.990</td>
</tr>
<tr>
<td>22</td>
<td>u_pll/u_pll_init/rRomRd</td>
<td>34.778</td>
<td>0.795</td>
</tr>
<tr>
<td>21</td>
<td>u_pll/u_pll_init/rRomDReg_0_12</td>
<td>35.354</td>
<td>0.781</td>
</tr>
<tr>
<td>20</td>
<td>u_pll/u_pll_init/wIsStep3</td>
<td>33.426</td>
<td>0.630</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C77</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C81</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C89</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C105</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C137</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C129</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C113</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C81</td>
<td>100.00%</td>
</tr>
<tr>
<td>R17C89</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27 -period 37.037 [get_ports {sys_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name pixclk -period 13.468 [get_nets {clk_pix}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name tmds5x -period 2.6936 [get_nets {clk_serial}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_ports {sys_rst_n}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
