

================================================================
== Synthesis Summary Report of 'example_acc'
================================================================
+ General Information: 
    * Date:           Mon Feb 17 22:12:42 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        example_acc
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sfvc784-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |       & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ example_acc       |    II|  5.82|       61|  610.000|         -|       60|     -|    rewind|     -|   -|  179 (~0%)|  364 (~0%)|    -|
    | o VITIS_LOOP_20_1  |     -|  8.00|       59|  590.000|         3|        3|    20|       yes|     -|   -|          -|          -|    -|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+-------------------+
| Interface     | Register | Offset | Width | Access | Description       |
+---------------+----------+--------+-------+--------+-------------------+
| s_axi_control | w1       | 0x10   | 32    | W      | Data signal of w1 |
| s_axi_control | w2       | 0x18   | 32    | W      | Data signal of w2 |
+---------------+----------+--------+-------+--------+-------------------+

* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 32       |
| data_out  | ap_hs   | out       | 32       |
| start_r   | ap_none | in        | 1        |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------+
| Argument | Direction | Datatype                |
+----------+-----------+-------------------------+
| w1       | in        | ap_uint<32>             |
| w2       | in        | ap_uint<32>             |
| data_out | out       | directio<ap_uint<32> >& |
| start    | in        | bool                    |
| return   | out       | int                     |
+----------+-----------+-------------------------+

* SW-to-HW Mapping
+----------+-----------------+----------+------------------------------+
| Argument | HW Interface    | HW Type  | HW Info                      |
+----------+-----------------+----------+------------------------------+
| w1       | s_axi_control   | register | name=w1 offset=0x10 range=32 |
| w2       | s_axi_control   | register | name=w2 offset=0x18 range=32 |
| data_out | data_out_ap_ack | port     |                              |
| data_out | data_out        | port     |                              |
| data_out | data_out_ap_vld | port     |                              |
| start    | start_r         | port     |                              |
| return   | ap_return       | port     |                              |
+----------+-----------------+----------+------------------------------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+-----------+-------+--------+---------+
| Name                  | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+-----------------------+-----+--------+-----------+-------+--------+---------+
| + example_acc         | 0   |        |           |       |        |         |
|   w1_2_fu_115_p2      |     |        | w1_2      | add   | fabric | 0       |
|   w2_2_fu_130_p2      |     |        | w2_2      | add   | fabric | 0       |
|   i_fu_145_p2         |     |        | i         | add   | fabric | 0       |
|   icmp_ln20_fu_151_p2 |     |        | icmp_ln20 | seteq | auto   | 0       |
+-----------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + example_acc     |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------+------------------------------------------------+
| Type      | Options                     | Location                                       |
+-----------+-----------------------------+------------------------------------------------+
| interface | ap_hs port=data_out         | ../example_acc.cpp:14 in example_acc, data_out |
| interface | mode=s_axilite port=w1      | ../example_acc.cpp:15 in example_acc, w1       |
| interface | mode=s_axilite port=w2      | ../example_acc.cpp:16 in example_acc, w2       |
| interface | ap_none port=start          | ../example_acc.cpp:17 in example_acc, start    |
| interface | mode=ap_ctrl_hs port=return | ../example_acc.cpp:18 in example_acc, return   |
| pipeline  | II=50                       | ../example_acc.cpp:21 in example_acc           |
| interface | ap_hs port=data_out         | ../send_data.cpp:12 in send_data, data_out     |
+-----------+-----------------------------+------------------------------------------------+


