RTL:
`timescale 1ns / 1ps
//Date : 08/04/2025
//Name : Shankhalika Mallick

// DAY-34 32 BIT RAM

module RAM32(clk,rst,wr,rd,addr,in,out);
input wr,rd, clk, rst;
input [4:0] addr;
input [31:0] in;
output reg [31:0] out;
reg [31:0] ram[0:31];
//[31:0] horizontal spaces each of dimesion 32 bits

always @(posedge clk)
begin
    if (rst==1)
    begin
        ram[addr]<=32'b0;
    end
    else 
    begin
        if(wr==1)
        begin
            ram[addr]<=in;
        end
        if(rd==1)
        begin
            out<=ram[addr];
        end
    end
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:
`include "RAM_32BIT.v"
`timescale 1ns/1ps

module RAM_TB();
reg clk,rst,wr,rd;
reg [4:0] addr;
reg [31:0] in;
wire [31:0] out;
integer i;
RAM32 ob(clk,rst,wr,rd,addr,in,out);
 always #5 clk=~clk;
    initial clk=0;
    initial 
    begin 
     rst = 1;
     #10;
     rst = 0;
 
        for(i = 0; i<15;i=i+1)
        begin 
            wr = 1'b1;
            in = $random(i);
            addr = $random(i);
            #10;
            $display("wr=%b,data_in = %d ,addr = %d",wr,in,addr);
            #10;
            rd = 1'b1;
            #10;
            $display("rd=%b,data_in = %d ,addr = %d",wr,in,addr);
        end
    end 
    initial 
    begin 
        #200;
        $finish();
    end 
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:
[Running] RAM_TB.v
wr=1,data_in =  303379748 ,addr =  1
rd=1,data_in =  303379748 ,addr =  1
RAM_TB.v:35: $finish called at 200000 (1ps)
[Done] exit with code=0 in 3.085 seconds


