Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Nov  1 14:17:11 2025
| Host         : fpga-02 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file ./report/lz4CompressEngineRun_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  127         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (46)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (46)
-------------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.828        0.000                      0                 6514        0.107        0.000                      0                 6514        6.520        0.000                       0                  2626  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.828        0.000                      0                 6514        0.107        0.000                      0                 6514        6.520        0.000                       0                  2626  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (ap_clk rise@15.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 2.424ns (25.648%)  route 7.027ns (74.352%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 15.924 - 15.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/ap_clk
    SLICE_X39Y36         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/input_size_3_reg_151_reg[1]/Q
                         net (fo=5, routed)           1.159     2.551    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_fu_116_reg[31]_0[1]
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.299     2.850 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     2.850    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_i_8_n_12
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.363 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.363    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry_n_12
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.480 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.480    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__0_n_12
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.597 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.597    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__1_n_12
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/icmp_ln129_fu_321_p2_carry__2/CO[3]
                         net (fo=19, routed)          1.482     5.196    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.320 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/nextLenOffsetValue_fu_152[47]_i_2/O
                         net (fo=141, routed)         1.085     6.404    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_26
    SLICE_X48Y27         LUT3 (Prop_lut3_I1_O)        0.118     6.522 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10/O
                         net (fo=5, routed)           1.178     7.700    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/inIdx_4_fu_591_p2__1_carry__1_i_10_n_12
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326     8.026 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5/O
                         net (fo=5, routed)           0.599     8.625    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_5_n_12
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.749 f  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/extra_match_len_fu_120[0]_i_1/O
                         net (fo=2, routed)           0.584     9.333    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/p_1_in_3
    SLICE_X51Y28         LUT4 (Prop_lut4_I3_O)        0.150     9.483 r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U/match_length_fu_140[15]_i_1/O
                         net (fo=16, routed)          0.941    10.424    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/flow_control_loop_pipe_sequential_init_U_n_17
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    15.000    15.000 r  
                                                      0.000    15.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.924    15.924    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/ap_clk
    SLICE_X48Y32         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[6]/C
                         clock pessimism              0.000    15.924    
                         clock uncertainty           -0.035    15.889    
    SLICE_X48Y32         FDRE (Setup_fdre_C_R)       -0.637    15.252    bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lz4CompressPart2_U0/grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91/match_length_fu_140_reg[6]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_4_fu_112_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.410     0.410    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/ap_clk
    SLICE_X17Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_4_fu_112_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_4_fu_112_reg[3]/Q
                         net (fo=2, routed)           0.063     0.614    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/flow_control_loop_pipe_sequential_init_U/Q[3]
    SLICE_X16Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.659 r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/flow_control_loop_pipe_sequential_init_U/compareValue_3_fu_108[3]_i_1/O
                         net (fo=1, routed)           0.000     0.659    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/flow_control_loop_pipe_sequential_init_U_n_133
    SLICE_X16Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2625, unset)         0.432     0.432    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/ap_clk
    SLICE_X16Y21         FDRE                                         r  bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y21         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/lzBestMatchFilter_6_65536_U0/grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135/compareValue_3_fu_108_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X3Y6   bd_0_i/hls_inst/inst/lz4Compress_4096_1_U0/lit_outStream_U/U_lz4CompressEngineRun_fifo_w8_d4096_A_ram/mem_reg__0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X18Y24  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.500       6.520      SLICE_X18Y24  bd_0_i/hls_inst/inst/bestMatchStream_U/U_lz4CompressEngineRun_fifo_w32_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8/CLK



