// Seed: 2869293322
module module_0 (
    input uwire id_0,
    input wand  id_1,
    input tri1  id_2,
    input tri0  id_3
);
  assign id_5[1] = 1'h0;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    input logic id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri id_7
);
  id_9(
      id_0, id_4, 1, 1, 1
  ); id_10 :
  assert property (@(1) 1)
  else;
  module_0(
      id_6, id_5, id_4, id_6
  );
  reg id_11 = 1;
  final
    @(negedge id_11 or posedge "") begin
      id_11 <= id_3;
      disable id_12;
    end
  wire id_13;
endmodule
