(ExpressProject ""
  (ProjectVersion "19981106")
  (ProjectType "PCB")
  (Folder "Design Resources"
    (Folder "Library")
    (File ".\licheng--daq.dsn"
      (Type "Schematic Design"))
    (BuildFileAddedOrDeleted "x")
    (CompileFileAddedOrDeleted "x")
    (NoModify))
  (Folder "Outputs")
  (Folder "Referenced Projects")
  (PartMRUSelector)
  (GlobalState
    (FileView
      (Path "Design Resources")
      (Path "Design Resources" ".\licheng--daq.dsn")
      (Path "Design Resources" ".\licheng--daq.dsn" "DAQ_TOP")
      (Path "Design Resources" ".\licheng--daq.dsn" "CONNECTOR")
      (Path "Design Resources" ".\licheng--daq.dsn" "POWER")
      (Path "Design Resources" ".\licheng--daq.dsn" "ZYNQ_FPGA")
      (Path "Design Resources" ".\licheng--daq.dsn" "ZYNQ_SYS")
      (Select "Design Resources" ".\licheng--daq.dsn" "ZYNQ_FPGA" "ZYNQ_PS"))
    (HierarchyView)
    (Doc
      (Type "COrCapturePMDoc")
      (Frame
        (Placement "44 2 3 -1 -1 -8 -30 0 200 0 431"))
      (Tab 0))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -8 -30 50 1719 50 438")
        (Scroll "0 5651")
        (Zoom "320")
        (Occurrence "/ZYNQ_SYS"))
      (Path "E:\WORK_FILE\CEPC\SCHEMATIC-AND-PCB-OF-DIF_V1.1\LICHENG--DAQ.DSN")
      (Schematic "ZYNQ_SYS")
      (Page "RST_CLK_CONFIG"))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -8 -30 150 1794 150 619")
        (Scroll "740 3671")
        (Zoom "256")
        (Occurrence "/ZYNQ_FPGA"))
      (Path "E:\WORK_FILE\CEPC\SCHEMATIC-AND-PCB-OF-DIF_V1.1\LICHENG--DAQ.DSN")
      (Schematic "ZYNQ_FPGA")
      (Page "ZYNQ_PL"))
    (Doc
      (Type "COrSchematicDoc")
      (Frame
        (Placement "44 0 1 -1 -1 -8 -30 175 1819 175 644")
        (Scroll "-408 601")
        (Zoom "78")
        (Occurrence "/ZYNQ_FPGA"))
      (Path "E:\WORK_FILE\CEPC\SCHEMATIC-AND-PCB-OF-DIF_V1.1\LICHENG--DAQ.DSN")
      (Schematic "ZYNQ_FPGA")
      (Page "ZYNQ_PS")))
  (MPSSessionName "Msy"))
