#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 28 23:51:25 2023
# Process ID: 3632
# Current directory: C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7156 C:\Users\Andrzej\Downloads\Led_control-main\Led_control-main\LED_Control.xpr
# Log file: C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/vivado.log
# Journal file: C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vivaldo_projects/LED_Control' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.ip_user_files', nor could it be found using path 'D:/Vivaldo_projects/LED_Control/LED_Control.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 730.820 ; gain = 118.191
update_compile_order -fileset sources_1
file mkdir C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd
update_compile_order -fileset sim_1
set_property top LED_Control_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sources_1/new/display.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sources_1/new/LED_Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sources_1/new/memory_encoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sources_1/new/display.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sources_1/new/LED_Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sources_1/new/memory_encoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sources_1/new/display.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sources_1/new/LED_Control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sources_1/new/memory_encoder.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sources_1/new/memory_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sources_1/new/LED_Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f19548a545e0462a836135716a88c67b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_2_behav xil_defaultlib.sim_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_encoder [memory_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_Control [led_control_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_2
Built simulation snapshot sim_2_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim/xsim.dir/sim_2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 29 00:41:07 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_2_behav -key {Behavioral:sim_1:Functional:sim_2} -tclbatch {sim_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 820.590 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 820.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f19548a545e0462a836135716a88c67b --incr --debug typical --relax --mt 2 -L secureip --snapshot sim_2_behav xil_defaultlib.sim_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_encoder [memory_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_Control [led_control_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_2
Built simulation snapshot sim_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 820.590 ; gain = 0.000
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_Control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_Control_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f19548a545e0462a836135716a88c67b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Control_behav xil_defaultlib.LED_Control -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_encoder [memory_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.led_control
Built simulation snapshot LED_Control_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim/xsim.dir/LED_Control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 29 01:00:10 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 820.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_Control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_Control_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f19548a545e0462a836135716a88c67b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_Control_behav xil_defaultlib.LED_Control -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 820.590 ; gain = 0.000
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f19548a545e0462a836135716a88c67b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_2_behav xil_defaultlib.sim_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_encoder [memory_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_Control [led_control_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_2
Built simulation snapshot sim_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 820.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f19548a545e0462a836135716a88c67b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_2_behav xil_defaultlib.sim_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_encoder [memory_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_Control [led_control_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_2
Built simulation snapshot sim_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 820.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f19548a545e0462a836135716a88c67b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_2_behav xil_defaultlib.sim_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_encoder [memory_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_Control [led_control_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_2
Built simulation snapshot sim_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 820.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f19548a545e0462a836135716a88c67b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_2_behav xil_defaultlib.sim_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_encoder [memory_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_Control [led_control_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_2
Built simulation snapshot sim_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 820.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f19548a545e0462a836135716a88c67b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_2_behav xil_defaultlib.sim_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_encoder [memory_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_Control [led_control_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_2
Built simulation snapshot sim_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 820.590 ; gain = 0.000
run 1800 ns
run 1800 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f19548a545e0462a836135716a88c67b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_2_behav xil_defaultlib.sim_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_encoder [memory_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_Control [led_control_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_2
Built simulation snapshot sim_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 820.590 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.srcs/sim_1/new/LED_Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Andrzej/Downloads/Led_control-main/Led_control-main/LED_Control.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f19548a545e0462a836135716a88c67b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_2_behav xil_defaultlib.sim_2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_encoder [memory_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_Control [led_control_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_2
Built simulation snapshot sim_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 820.590 ; gain = 0.000
