
I2C_Temp_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ab4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000504  08009c88  08009c88  00019c88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a18c  0800a18c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a18c  0800a18c  0001a18c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a194  0800a194  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a194  0800a194  0001a194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a198  0800a198  0001a198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a19c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  200001e0  0800a37c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  0800a37c  00020308  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011b3d  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022a8  00000000  00000000  00031d4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  00033ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f80  00000000  00000000  00035038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002378c  00000000  00000000  00035fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014403  00000000  00000000  00059744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4826  00000000  00000000  0006db47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014236d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005630  00000000  00000000  001423c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009c6c 	.word	0x08009c6c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08009c6c 	.word	0x08009c6c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <HAL_UART_RxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Connection Test Function
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af02      	add	r7, sp, #8
 8000ef2:	6078      	str	r0, [r7, #4]
	  HAL_UART_Receive_IT(&huart2, sw, 1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	4973      	ldr	r1, [pc, #460]	; (80010c4 <HAL_UART_RxCpltCallback+0x1d8>)
 8000ef8:	4873      	ldr	r0, [pc, #460]	; (80010c8 <HAL_UART_RxCpltCallback+0x1dc>)
 8000efa:	f005 f94e 	bl	800619a <HAL_UART_Receive_IT>
	  if(sw[0]=='1')
 8000efe:	4b71      	ldr	r3, [pc, #452]	; (80010c4 <HAL_UART_RxCpltCallback+0x1d8>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	2b31      	cmp	r3, #49	; 0x31
 8000f04:	d13f      	bne.n	8000f86 <HAL_UART_RxCpltCallback+0x9a>
	  		  {
	  	  	  		  //Temperature and Humidity Receive
	  	  	  		  buf[0] = (uint8_t)(READ_TEMP_REG >> 8);
 8000f06:	4b71      	ldr	r3, [pc, #452]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 8000f08:	22e0      	movs	r2, #224	; 0xe0
 8000f0a:	701a      	strb	r2, [r3, #0]
	  	  	  		  buf[1] = (uint8_t)READ_TEMP_REG;
 8000f0c:	4b6f      	ldr	r3, [pc, #444]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	705a      	strb	r2, [r3, #1]
	  	  	  		  ret = HAL_I2C_Master_Transmit(&hi2c1, SHT_ADDR, buf, 2, 100);
 8000f12:	2364      	movs	r3, #100	; 0x64
 8000f14:	9300      	str	r3, [sp, #0]
 8000f16:	2302      	movs	r3, #2
 8000f18:	4a6c      	ldr	r2, [pc, #432]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 8000f1a:	2188      	movs	r1, #136	; 0x88
 8000f1c:	486c      	ldr	r0, [pc, #432]	; (80010d0 <HAL_UART_RxCpltCallback+0x1e4>)
 8000f1e:	f001 fad1 	bl	80024c4 <HAL_I2C_Master_Transmit>
 8000f22:	4603      	mov	r3, r0
 8000f24:	461a      	mov	r2, r3
 8000f26:	4b6b      	ldr	r3, [pc, #428]	; (80010d4 <HAL_UART_RxCpltCallback+0x1e8>)
 8000f28:	701a      	strb	r2, [r3, #0]
	  	  	  		  if (ret != HAL_OK)
 8000f2a:	4b6a      	ldr	r3, [pc, #424]	; (80010d4 <HAL_UART_RxCpltCallback+0x1e8>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d003      	beq.n	8000f3a <HAL_UART_RxCpltCallback+0x4e>
	  	  	  		  {
			  			  printf("Sensor connection ERROR\r\n\n");
 8000f32:	4869      	ldr	r0, [pc, #420]	; (80010d8 <HAL_UART_RxCpltCallback+0x1ec>)
 8000f34:	f006 fde8 	bl	8007b08 <puts>
 8000f38:	e025      	b.n	8000f86 <HAL_UART_RxCpltCallback+0x9a>
	  	  	  		  }
	  	  	  		  else
	  	  	  		  {
	  	  	  			  HAL_I2C_Master_Receive(&hi2c1, SHT_ADDR, buf, 6, 100);
 8000f3a:	2364      	movs	r3, #100	; 0x64
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	2306      	movs	r3, #6
 8000f40:	4a62      	ldr	r2, [pc, #392]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 8000f42:	2188      	movs	r1, #136	; 0x88
 8000f44:	4862      	ldr	r0, [pc, #392]	; (80010d0 <HAL_UART_RxCpltCallback+0x1e4>)
 8000f46:	f001 fbbb 	bl	80026c0 <HAL_I2C_Master_Receive>

	  	  	  			  hum = humidity(buf);
 8000f4a:	4860      	ldr	r0, [pc, #384]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 8000f4c:	f000 fd30 	bl	80019b0 <humidity>
 8000f50:	eef0 7a40 	vmov.f32	s15, s0
 8000f54:	4b61      	ldr	r3, [pc, #388]	; (80010dc <HAL_UART_RxCpltCallback+0x1f0>)
 8000f56:	edc3 7a00 	vstr	s15, [r3]

	  	  	  			  printf("Humidity is %.2f %%\r\n", hum);
 8000f5a:	4b60      	ldr	r3, [pc, #384]	; (80010dc <HAL_UART_RxCpltCallback+0x1f0>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff fb12 	bl	8000588 <__aeabi_f2d>
 8000f64:	4602      	mov	r2, r0
 8000f66:	460b      	mov	r3, r1
 8000f68:	485d      	ldr	r0, [pc, #372]	; (80010e0 <HAL_UART_RxCpltCallback+0x1f4>)
 8000f6a:	f006 fd47 	bl	80079fc <iprintf>
	  	  	  			  printf("Enter 1 to get humidity data\r\n");
 8000f6e:	485d      	ldr	r0, [pc, #372]	; (80010e4 <HAL_UART_RxCpltCallback+0x1f8>)
 8000f70:	f006 fdca 	bl	8007b08 <puts>
	  	  	  			  printf("Enter 2 to get temperature data\r\n");
 8000f74:	485c      	ldr	r0, [pc, #368]	; (80010e8 <HAL_UART_RxCpltCallback+0x1fc>)
 8000f76:	f006 fdc7 	bl	8007b08 <puts>
	  	  	  			  printf("Enter 3 to Enable Heater\r\n");
 8000f7a:	485c      	ldr	r0, [pc, #368]	; (80010ec <HAL_UART_RxCpltCallback+0x200>)
 8000f7c:	f006 fdc4 	bl	8007b08 <puts>
	  	  	  			  printf("Enter 4 to Disable Heater\r\n\n");
 8000f80:	485b      	ldr	r0, [pc, #364]	; (80010f0 <HAL_UART_RxCpltCallback+0x204>)
 8000f82:	f006 fdc1 	bl	8007b08 <puts>
	  	  	  		  }
	  		  }

	  if(sw[0]=='2')
 8000f86:	4b4f      	ldr	r3, [pc, #316]	; (80010c4 <HAL_UART_RxCpltCallback+0x1d8>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b32      	cmp	r3, #50	; 0x32
 8000f8c:	d13f      	bne.n	800100e <HAL_UART_RxCpltCallback+0x122>
	  		  {
	  	  	  		  //Temperature and Humidity Receive
	  	  	  		  buf[0] = (uint8_t)(READ_TEMP_REG >> 8);
 8000f8e:	4b4f      	ldr	r3, [pc, #316]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 8000f90:	22e0      	movs	r2, #224	; 0xe0
 8000f92:	701a      	strb	r2, [r3, #0]
	  	  	  		  buf[1] = (uint8_t)READ_TEMP_REG;
 8000f94:	4b4d      	ldr	r3, [pc, #308]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	705a      	strb	r2, [r3, #1]
	  	  	  		  ret = HAL_I2C_Master_Transmit(&hi2c1, SHT_ADDR, buf, 2, 100);
 8000f9a:	2364      	movs	r3, #100	; 0x64
 8000f9c:	9300      	str	r3, [sp, #0]
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	4a4a      	ldr	r2, [pc, #296]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 8000fa2:	2188      	movs	r1, #136	; 0x88
 8000fa4:	484a      	ldr	r0, [pc, #296]	; (80010d0 <HAL_UART_RxCpltCallback+0x1e4>)
 8000fa6:	f001 fa8d 	bl	80024c4 <HAL_I2C_Master_Transmit>
 8000faa:	4603      	mov	r3, r0
 8000fac:	461a      	mov	r2, r3
 8000fae:	4b49      	ldr	r3, [pc, #292]	; (80010d4 <HAL_UART_RxCpltCallback+0x1e8>)
 8000fb0:	701a      	strb	r2, [r3, #0]
	  	  	  		  if (ret != HAL_OK)
 8000fb2:	4b48      	ldr	r3, [pc, #288]	; (80010d4 <HAL_UART_RxCpltCallback+0x1e8>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d003      	beq.n	8000fc2 <HAL_UART_RxCpltCallback+0xd6>
	  	  	  		  {
			  			  printf("Sensor connection ERROR\r\n\n");
 8000fba:	4847      	ldr	r0, [pc, #284]	; (80010d8 <HAL_UART_RxCpltCallback+0x1ec>)
 8000fbc:	f006 fda4 	bl	8007b08 <puts>
 8000fc0:	e025      	b.n	800100e <HAL_UART_RxCpltCallback+0x122>
	  	  	  		  }
	  	  	  		  else
	  	  	  		  {
	  	  	  			  HAL_I2C_Master_Receive(&hi2c1, SHT_ADDR, buf, 6, 100);
 8000fc2:	2364      	movs	r3, #100	; 0x64
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2306      	movs	r3, #6
 8000fc8:	4a40      	ldr	r2, [pc, #256]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 8000fca:	2188      	movs	r1, #136	; 0x88
 8000fcc:	4840      	ldr	r0, [pc, #256]	; (80010d0 <HAL_UART_RxCpltCallback+0x1e4>)
 8000fce:	f001 fb77 	bl	80026c0 <HAL_I2C_Master_Receive>

	  	  	  			  temp = temperature(buf);
 8000fd2:	483e      	ldr	r0, [pc, #248]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 8000fd4:	f000 fcb6 	bl	8001944 <temperature>
 8000fd8:	eef0 7a40 	vmov.f32	s15, s0
 8000fdc:	4b45      	ldr	r3, [pc, #276]	; (80010f4 <HAL_UART_RxCpltCallback+0x208>)
 8000fde:	edc3 7a00 	vstr	s15, [r3]

	  	  	  			  printf("Temperature is %.2f C\r\n", temp);
 8000fe2:	4b44      	ldr	r3, [pc, #272]	; (80010f4 <HAL_UART_RxCpltCallback+0x208>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f7ff face 	bl	8000588 <__aeabi_f2d>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	4841      	ldr	r0, [pc, #260]	; (80010f8 <HAL_UART_RxCpltCallback+0x20c>)
 8000ff2:	f006 fd03 	bl	80079fc <iprintf>
	  	  	  			  printf("Enter 1 to get humidity data\r\n");
 8000ff6:	483b      	ldr	r0, [pc, #236]	; (80010e4 <HAL_UART_RxCpltCallback+0x1f8>)
 8000ff8:	f006 fd86 	bl	8007b08 <puts>
	  	  	  			  printf("Enter 2 to get temperature data\r\n");
 8000ffc:	483a      	ldr	r0, [pc, #232]	; (80010e8 <HAL_UART_RxCpltCallback+0x1fc>)
 8000ffe:	f006 fd83 	bl	8007b08 <puts>
	  	  	  			  printf("Enter 3 to Enable Heater\r\n");
 8001002:	483a      	ldr	r0, [pc, #232]	; (80010ec <HAL_UART_RxCpltCallback+0x200>)
 8001004:	f006 fd80 	bl	8007b08 <puts>
	  	  	  			  printf("Enter 4 to Disable Heater\r\n\n");
 8001008:	4839      	ldr	r0, [pc, #228]	; (80010f0 <HAL_UART_RxCpltCallback+0x204>)
 800100a:	f006 fd7d 	bl	8007b08 <puts>
	  	  	  		  }
	  		  }
	  if(sw[0]=='3')
 800100e:	4b2d      	ldr	r3, [pc, #180]	; (80010c4 <HAL_UART_RxCpltCallback+0x1d8>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	2b33      	cmp	r3, #51	; 0x33
 8001014:	d125      	bne.n	8001062 <HAL_UART_RxCpltCallback+0x176>
	  		  {
	  	  	  		  //Heater Enable
	  	  	  		  buf[0] = (uint8_t)(HEATER_EN_REG >> 8);
 8001016:	4b2d      	ldr	r3, [pc, #180]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 8001018:	2230      	movs	r2, #48	; 0x30
 800101a:	701a      	strb	r2, [r3, #0]
	  	  	  		  buf[1] = (uint8_t)HEATER_EN_REG;
 800101c:	4b2b      	ldr	r3, [pc, #172]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 800101e:	226d      	movs	r2, #109	; 0x6d
 8001020:	705a      	strb	r2, [r3, #1]
	  	  	  		  ret = HAL_I2C_Master_Transmit(&hi2c1, SHT_ADDR, buf, 2, 100);
 8001022:	2364      	movs	r3, #100	; 0x64
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	2302      	movs	r3, #2
 8001028:	4a28      	ldr	r2, [pc, #160]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 800102a:	2188      	movs	r1, #136	; 0x88
 800102c:	4828      	ldr	r0, [pc, #160]	; (80010d0 <HAL_UART_RxCpltCallback+0x1e4>)
 800102e:	f001 fa49 	bl	80024c4 <HAL_I2C_Master_Transmit>
 8001032:	4603      	mov	r3, r0
 8001034:	461a      	mov	r2, r3
 8001036:	4b27      	ldr	r3, [pc, #156]	; (80010d4 <HAL_UART_RxCpltCallback+0x1e8>)
 8001038:	701a      	strb	r2, [r3, #0]
	  	  	  		  if (ret != HAL_OK)
 800103a:	4b26      	ldr	r3, [pc, #152]	; (80010d4 <HAL_UART_RxCpltCallback+0x1e8>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d003      	beq.n	800104a <HAL_UART_RxCpltCallback+0x15e>
	  	  	  		  {
			  			  printf("Sensor connection ERROR\r\n\n");
 8001042:	4825      	ldr	r0, [pc, #148]	; (80010d8 <HAL_UART_RxCpltCallback+0x1ec>)
 8001044:	f006 fd60 	bl	8007b08 <puts>
 8001048:	e00b      	b.n	8001062 <HAL_UART_RxCpltCallback+0x176>
	  	  	  		  }
	  	  	  		  else
	  	  	  		  {
	  	  	  			  printf("The Heater is Enabled\r\n");
 800104a:	482c      	ldr	r0, [pc, #176]	; (80010fc <HAL_UART_RxCpltCallback+0x210>)
 800104c:	f006 fd5c 	bl	8007b08 <puts>
	  	  	  			  printf("Enter 1 to get humidity data\r\n");
 8001050:	4824      	ldr	r0, [pc, #144]	; (80010e4 <HAL_UART_RxCpltCallback+0x1f8>)
 8001052:	f006 fd59 	bl	8007b08 <puts>
	  	  	  			  printf("Enter 2 to get temperature data\r\n");
 8001056:	4824      	ldr	r0, [pc, #144]	; (80010e8 <HAL_UART_RxCpltCallback+0x1fc>)
 8001058:	f006 fd56 	bl	8007b08 <puts>
	  	  	  			  printf("Enter 4 to Disable Heater\r\n\n");
 800105c:	4824      	ldr	r0, [pc, #144]	; (80010f0 <HAL_UART_RxCpltCallback+0x204>)
 800105e:	f006 fd53 	bl	8007b08 <puts>
	  	  	  		  }
	  		  }
	  if(sw[0]=='4')
 8001062:	4b18      	ldr	r3, [pc, #96]	; (80010c4 <HAL_UART_RxCpltCallback+0x1d8>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b34      	cmp	r3, #52	; 0x34
 8001068:	d126      	bne.n	80010b8 <HAL_UART_RxCpltCallback+0x1cc>
	  		  {
	  	  	  		  //Heater Enable
	  	  	  		  buf[0] = (uint8_t)(HEATER_DIS_REG >> 8);
 800106a:	4b18      	ldr	r3, [pc, #96]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 800106c:	2230      	movs	r2, #48	; 0x30
 800106e:	701a      	strb	r2, [r3, #0]
	  	  	  		  buf[1] = (uint8_t)HEATER_DIS_REG;
 8001070:	4b16      	ldr	r3, [pc, #88]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 8001072:	2266      	movs	r2, #102	; 0x66
 8001074:	705a      	strb	r2, [r3, #1]
	  	  	  		  ret = HAL_I2C_Master_Transmit(&hi2c1, SHT_ADDR, buf, 2, 100);
 8001076:	2364      	movs	r3, #100	; 0x64
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	2302      	movs	r3, #2
 800107c:	4a13      	ldr	r2, [pc, #76]	; (80010cc <HAL_UART_RxCpltCallback+0x1e0>)
 800107e:	2188      	movs	r1, #136	; 0x88
 8001080:	4813      	ldr	r0, [pc, #76]	; (80010d0 <HAL_UART_RxCpltCallback+0x1e4>)
 8001082:	f001 fa1f 	bl	80024c4 <HAL_I2C_Master_Transmit>
 8001086:	4603      	mov	r3, r0
 8001088:	461a      	mov	r2, r3
 800108a:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <HAL_UART_RxCpltCallback+0x1e8>)
 800108c:	701a      	strb	r2, [r3, #0]
	  	  	  		  if (ret != HAL_OK)
 800108e:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <HAL_UART_RxCpltCallback+0x1e8>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d003      	beq.n	800109e <HAL_UART_RxCpltCallback+0x1b2>
	  	  	  		  {
			  			  printf("Sensor connection ERROR\r\n\n");
 8001096:	4810      	ldr	r0, [pc, #64]	; (80010d8 <HAL_UART_RxCpltCallback+0x1ec>)
 8001098:	f006 fd36 	bl	8007b08 <puts>
	  		  }
		  else
		  {
		    __NOP();
		  }
}
 800109c:	e00d      	b.n	80010ba <HAL_UART_RxCpltCallback+0x1ce>
	  	  	  			  printf("The Heater is Disabled\r\n");
 800109e:	4818      	ldr	r0, [pc, #96]	; (8001100 <HAL_UART_RxCpltCallback+0x214>)
 80010a0:	f006 fd32 	bl	8007b08 <puts>
	  	  	  			  printf("Enter 1 to get humidity data\r\n");
 80010a4:	480f      	ldr	r0, [pc, #60]	; (80010e4 <HAL_UART_RxCpltCallback+0x1f8>)
 80010a6:	f006 fd2f 	bl	8007b08 <puts>
	  	  	  			  printf("Enter 2 to get temperature data\r\n");
 80010aa:	480f      	ldr	r0, [pc, #60]	; (80010e8 <HAL_UART_RxCpltCallback+0x1fc>)
 80010ac:	f006 fd2c 	bl	8007b08 <puts>
	  	  	  			  printf("Enter 3 to Enable Heater\r\n\n");
 80010b0:	4814      	ldr	r0, [pc, #80]	; (8001104 <HAL_UART_RxCpltCallback+0x218>)
 80010b2:	f006 fd29 	bl	8007b08 <puts>
}
 80010b6:	e000      	b.n	80010ba <HAL_UART_RxCpltCallback+0x1ce>
		    __NOP();
 80010b8:	bf00      	nop
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000000 	.word	0x20000000
 80010c8:	20000298 	.word	0x20000298
 80010cc:	200002dc 	.word	0x200002dc
 80010d0:	200001fc 	.word	0x200001fc
 80010d4:	200002ec 	.word	0x200002ec
 80010d8:	08009c88 	.word	0x08009c88
 80010dc:	200002e4 	.word	0x200002e4
 80010e0:	08009ca4 	.word	0x08009ca4
 80010e4:	08009cbc 	.word	0x08009cbc
 80010e8:	08009cdc 	.word	0x08009cdc
 80010ec:	08009d00 	.word	0x08009d00
 80010f0:	08009d1c 	.word	0x08009d1c
 80010f4:	200002e8 	.word	0x200002e8
 80010f8:	08009d38 	.word	0x08009d38
 80010fc:	08009d50 	.word	0x08009d50
 8001100:	08009d68 	.word	0x08009d68
 8001104:	08009d80 	.word	0x08009d80

08001108 <_write>:

//Function for printf
int _write(int file, char *ptr, int len)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 100);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	b29a      	uxth	r2, r3
 8001118:	2364      	movs	r3, #100	; 0x64
 800111a:	68b9      	ldr	r1, [r7, #8]
 800111c:	4803      	ldr	r0, [pc, #12]	; (800112c <_write+0x24>)
 800111e:	f004 ffaa 	bl	8006076 <HAL_UART_Transmit>
	return len;
 8001122:	687b      	ldr	r3, [r7, #4]
}
 8001124:	4618      	mov	r0, r3
 8001126:	3710      	adds	r7, #16
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000298 	.word	0x20000298

08001130 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001136:	f000 fc95 	bl	8001a64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800113a:	f000 f863 	bl	8001204 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800113e:	f000 f975 	bl	800142c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001142:	f000 f949 	bl	80013d8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001146:	f000 f8cb 	bl	80012e0 <MX_I2C1_Init>
  MX_TIM2_Init();
 800114a:	f000 f8f7 	bl	800133c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
 //TIM2 Start
  HAL_TIM_Base_Start_IT(&htim2);
 800114e:	4822      	ldr	r0, [pc, #136]	; (80011d8 <main+0xa8>)
 8001150:	f004 fb12 	bl	8005778 <HAL_TIM_Base_Start_IT>

  //Get Status;
  buf[0] = (uint8_t)(SHT_STAT_REG >> 8);
 8001154:	4b21      	ldr	r3, [pc, #132]	; (80011dc <main+0xac>)
 8001156:	22f3      	movs	r2, #243	; 0xf3
 8001158:	701a      	strb	r2, [r3, #0]
  buf[1] = (uint8_t)SHT_STAT_REG;
 800115a:	4b20      	ldr	r3, [pc, #128]	; (80011dc <main+0xac>)
 800115c:	222d      	movs	r2, #45	; 0x2d
 800115e:	705a      	strb	r2, [r3, #1]
  ret = HAL_I2C_Master_Transmit(&hi2c1, SHT_ADDR, buf, 2, 100);
 8001160:	2364      	movs	r3, #100	; 0x64
 8001162:	9300      	str	r3, [sp, #0]
 8001164:	2302      	movs	r3, #2
 8001166:	4a1d      	ldr	r2, [pc, #116]	; (80011dc <main+0xac>)
 8001168:	2188      	movs	r1, #136	; 0x88
 800116a:	481d      	ldr	r0, [pc, #116]	; (80011e0 <main+0xb0>)
 800116c:	f001 f9aa 	bl	80024c4 <HAL_I2C_Master_Transmit>
 8001170:	4603      	mov	r3, r0
 8001172:	461a      	mov	r2, r3
 8001174:	4b1b      	ldr	r3, [pc, #108]	; (80011e4 <main+0xb4>)
 8001176:	701a      	strb	r2, [r3, #0]
  if (ret != HAL_OK)
 8001178:	4b1a      	ldr	r3, [pc, #104]	; (80011e4 <main+0xb4>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d003      	beq.n	8001188 <main+0x58>
  {
	  printf("Sensor connection ERROR\r\n\n");
 8001180:	4819      	ldr	r0, [pc, #100]	; (80011e8 <main+0xb8>)
 8001182:	f006 fcc1 	bl	8007b08 <puts>
 8001186:	e026      	b.n	80011d6 <main+0xa6>
  }
  else
  {
	  HAL_I2C_Master_Receive(&hi2c1, SHT_ADDR, buf, 3, 100);
 8001188:	2364      	movs	r3, #100	; 0x64
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	2303      	movs	r3, #3
 800118e:	4a13      	ldr	r2, [pc, #76]	; (80011dc <main+0xac>)
 8001190:	2188      	movs	r1, #136	; 0x88
 8001192:	4813      	ldr	r0, [pc, #76]	; (80011e0 <main+0xb0>)
 8001194:	f001 fa94 	bl	80026c0 <HAL_I2C_Master_Receive>
	  //Err = con_test();

  //Start Measurement command
	  buf[0] = (uint8_t)(MES_CMD_REG >> 8);
 8001198:	4b10      	ldr	r3, [pc, #64]	; (80011dc <main+0xac>)
 800119a:	2221      	movs	r2, #33	; 0x21
 800119c:	701a      	strb	r2, [r3, #0]
	  buf[1] = (uint8_t)MES_CMD_REG;
 800119e:	4b0f      	ldr	r3, [pc, #60]	; (80011dc <main+0xac>)
 80011a0:	2230      	movs	r2, #48	; 0x30
 80011a2:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit(&hi2c1, SHT_ADDR, buf, 2, 100);
 80011a4:	2364      	movs	r3, #100	; 0x64
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2302      	movs	r3, #2
 80011aa:	4a0c      	ldr	r2, [pc, #48]	; (80011dc <main+0xac>)
 80011ac:	2188      	movs	r1, #136	; 0x88
 80011ae:	480c      	ldr	r0, [pc, #48]	; (80011e0 <main+0xb0>)
 80011b0:	f001 f988 	bl	80024c4 <HAL_I2C_Master_Transmit>

	  printf("Enter 1 to get humidity data\r\n");
 80011b4:	480d      	ldr	r0, [pc, #52]	; (80011ec <main+0xbc>)
 80011b6:	f006 fca7 	bl	8007b08 <puts>
	  printf("Enter 2 to get temperature data\r\n");
 80011ba:	480d      	ldr	r0, [pc, #52]	; (80011f0 <main+0xc0>)
 80011bc:	f006 fca4 	bl	8007b08 <puts>
	  printf("Enter 3 to Enable Heater\r\n");
 80011c0:	480c      	ldr	r0, [pc, #48]	; (80011f4 <main+0xc4>)
 80011c2:	f006 fca1 	bl	8007b08 <puts>
	  printf("Enter 4 to Disable Heater\r\n\n");
 80011c6:	480c      	ldr	r0, [pc, #48]	; (80011f8 <main+0xc8>)
 80011c8:	f006 fc9e 	bl	8007b08 <puts>

	  //Uart Receive command
	  HAL_UART_Receive_IT(&huart2, sw, 1);
 80011cc:	2201      	movs	r2, #1
 80011ce:	490b      	ldr	r1, [pc, #44]	; (80011fc <main+0xcc>)
 80011d0:	480b      	ldr	r0, [pc, #44]	; (8001200 <main+0xd0>)
 80011d2:	f004 ffe2 	bl	800619a <HAL_UART_Receive_IT>
  }
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011d6:	e7fe      	b.n	80011d6 <main+0xa6>
 80011d8:	20000250 	.word	0x20000250
 80011dc:	200002dc 	.word	0x200002dc
 80011e0:	200001fc 	.word	0x200001fc
 80011e4:	200002ec 	.word	0x200002ec
 80011e8:	08009c88 	.word	0x08009c88
 80011ec:	08009cbc 	.word	0x08009cbc
 80011f0:	08009cdc 	.word	0x08009cdc
 80011f4:	08009d00 	.word	0x08009d00
 80011f8:	08009d1c 	.word	0x08009d1c
 80011fc:	20000000 	.word	0x20000000
 8001200:	20000298 	.word	0x20000298

08001204 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b094      	sub	sp, #80	; 0x50
 8001208:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800120a:	f107 031c 	add.w	r3, r7, #28
 800120e:	2234      	movs	r2, #52	; 0x34
 8001210:	2100      	movs	r1, #0
 8001212:	4618      	mov	r0, r3
 8001214:	f005 ff80 	bl	8007118 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001218:	f107 0308 	add.w	r3, r7, #8
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001228:	2300      	movs	r3, #0
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	4b2a      	ldr	r3, [pc, #168]	; (80012d8 <SystemClock_Config+0xd4>)
 800122e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001230:	4a29      	ldr	r2, [pc, #164]	; (80012d8 <SystemClock_Config+0xd4>)
 8001232:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001236:	6413      	str	r3, [r2, #64]	; 0x40
 8001238:	4b27      	ldr	r3, [pc, #156]	; (80012d8 <SystemClock_Config+0xd4>)
 800123a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001240:	607b      	str	r3, [r7, #4]
 8001242:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001244:	2300      	movs	r3, #0
 8001246:	603b      	str	r3, [r7, #0]
 8001248:	4b24      	ldr	r3, [pc, #144]	; (80012dc <SystemClock_Config+0xd8>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001250:	4a22      	ldr	r2, [pc, #136]	; (80012dc <SystemClock_Config+0xd8>)
 8001252:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001256:	6013      	str	r3, [r2, #0]
 8001258:	4b20      	ldr	r3, [pc, #128]	; (80012dc <SystemClock_Config+0xd8>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001260:	603b      	str	r3, [r7, #0]
 8001262:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001264:	2302      	movs	r3, #2
 8001266:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001268:	2301      	movs	r3, #1
 800126a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800126c:	2310      	movs	r3, #16
 800126e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001270:	2302      	movs	r3, #2
 8001272:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001274:	2300      	movs	r3, #0
 8001276:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001278:	2310      	movs	r3, #16
 800127a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800127c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001280:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001282:	2304      	movs	r3, #4
 8001284:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001286:	2302      	movs	r3, #2
 8001288:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800128a:	2302      	movs	r3, #2
 800128c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800128e:	f107 031c 	add.w	r3, r7, #28
 8001292:	4618      	mov	r0, r3
 8001294:	f003 ff82 	bl	800519c <HAL_RCC_OscConfig>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800129e:	f000 f947 	bl	8001530 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a2:	230f      	movs	r3, #15
 80012a4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012a6:	2302      	movs	r3, #2
 80012a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012b8:	f107 0308 	add.w	r3, r7, #8
 80012bc:	2102      	movs	r1, #2
 80012be:	4618      	mov	r0, r3
 80012c0:	f003 fc22 	bl	8004b08 <HAL_RCC_ClockConfig>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <SystemClock_Config+0xca>
  {
    Error_Handler();
 80012ca:	f000 f931 	bl	8001530 <Error_Handler>
  }
}
 80012ce:	bf00      	nop
 80012d0:	3750      	adds	r7, #80	; 0x50
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40007000 	.word	0x40007000

080012e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012e4:	4b12      	ldr	r3, [pc, #72]	; (8001330 <MX_I2C1_Init+0x50>)
 80012e6:	4a13      	ldr	r2, [pc, #76]	; (8001334 <MX_I2C1_Init+0x54>)
 80012e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012ea:	4b11      	ldr	r3, [pc, #68]	; (8001330 <MX_I2C1_Init+0x50>)
 80012ec:	4a12      	ldr	r2, [pc, #72]	; (8001338 <MX_I2C1_Init+0x58>)
 80012ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012f0:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <MX_I2C1_Init+0x50>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012f6:	4b0e      	ldr	r3, [pc, #56]	; (8001330 <MX_I2C1_Init+0x50>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012fc:	4b0c      	ldr	r3, [pc, #48]	; (8001330 <MX_I2C1_Init+0x50>)
 80012fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001302:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001304:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <MX_I2C1_Init+0x50>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800130a:	4b09      	ldr	r3, [pc, #36]	; (8001330 <MX_I2C1_Init+0x50>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001310:	4b07      	ldr	r3, [pc, #28]	; (8001330 <MX_I2C1_Init+0x50>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001316:	4b06      	ldr	r3, [pc, #24]	; (8001330 <MX_I2C1_Init+0x50>)
 8001318:	2200      	movs	r2, #0
 800131a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800131c:	4804      	ldr	r0, [pc, #16]	; (8001330 <MX_I2C1_Init+0x50>)
 800131e:	f000 ff8d 	bl	800223c <HAL_I2C_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001328:	f000 f902 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800132c:	bf00      	nop
 800132e:	bd80      	pop	{r7, pc}
 8001330:	200001fc 	.word	0x200001fc
 8001334:	40005400 	.word	0x40005400
 8001338:	000186a0 	.word	0x000186a0

0800133c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001342:	f107 0308 	add.w	r3, r7, #8
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001350:	463b      	mov	r3, r7
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001358:	4b1d      	ldr	r3, [pc, #116]	; (80013d0 <MX_TIM2_Init+0x94>)
 800135a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800135e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001360:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <MX_TIM2_Init+0x94>)
 8001362:	2253      	movs	r2, #83	; 0x53
 8001364:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001366:	4b1a      	ldr	r3, [pc, #104]	; (80013d0 <MX_TIM2_Init+0x94>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 249999;
 800136c:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <MX_TIM2_Init+0x94>)
 800136e:	4a19      	ldr	r2, [pc, #100]	; (80013d4 <MX_TIM2_Init+0x98>)
 8001370:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001372:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <MX_TIM2_Init+0x94>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001378:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <MX_TIM2_Init+0x94>)
 800137a:	2200      	movs	r2, #0
 800137c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800137e:	4814      	ldr	r0, [pc, #80]	; (80013d0 <MX_TIM2_Init+0x94>)
 8001380:	f004 f9aa 	bl	80056d8 <HAL_TIM_Base_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800138a:	f000 f8d1 	bl	8001530 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800138e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001392:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001394:	f107 0308 	add.w	r3, r7, #8
 8001398:	4619      	mov	r1, r3
 800139a:	480d      	ldr	r0, [pc, #52]	; (80013d0 <MX_TIM2_Init+0x94>)
 800139c:	f004 fb64 	bl	8005a68 <HAL_TIM_ConfigClockSource>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80013a6:	f000 f8c3 	bl	8001530 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013aa:	2300      	movs	r3, #0
 80013ac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ae:	2300      	movs	r3, #0
 80013b0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013b2:	463b      	mov	r3, r7
 80013b4:	4619      	mov	r1, r3
 80013b6:	4806      	ldr	r0, [pc, #24]	; (80013d0 <MX_TIM2_Init+0x94>)
 80013b8:	f004 fd80 	bl	8005ebc <HAL_TIMEx_MasterConfigSynchronization>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80013c2:	f000 f8b5 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013c6:	bf00      	nop
 80013c8:	3718      	adds	r7, #24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000250 	.word	0x20000250
 80013d4:	0003d08f 	.word	0x0003d08f

080013d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013dc:	4b11      	ldr	r3, [pc, #68]	; (8001424 <MX_USART2_UART_Init+0x4c>)
 80013de:	4a12      	ldr	r2, [pc, #72]	; (8001428 <MX_USART2_UART_Init+0x50>)
 80013e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013e2:	4b10      	ldr	r3, [pc, #64]	; (8001424 <MX_USART2_UART_Init+0x4c>)
 80013e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013ea:	4b0e      	ldr	r3, [pc, #56]	; (8001424 <MX_USART2_UART_Init+0x4c>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013f0:	4b0c      	ldr	r3, [pc, #48]	; (8001424 <MX_USART2_UART_Init+0x4c>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013f6:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <MX_USART2_UART_Init+0x4c>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013fc:	4b09      	ldr	r3, [pc, #36]	; (8001424 <MX_USART2_UART_Init+0x4c>)
 80013fe:	220c      	movs	r2, #12
 8001400:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001402:	4b08      	ldr	r3, [pc, #32]	; (8001424 <MX_USART2_UART_Init+0x4c>)
 8001404:	2200      	movs	r2, #0
 8001406:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <MX_USART2_UART_Init+0x4c>)
 800140a:	2200      	movs	r2, #0
 800140c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800140e:	4805      	ldr	r0, [pc, #20]	; (8001424 <MX_USART2_UART_Init+0x4c>)
 8001410:	f004 fde4 	bl	8005fdc <HAL_UART_Init>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800141a:	f000 f889 	bl	8001530 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20000298 	.word	0x20000298
 8001428:	40004400 	.word	0x40004400

0800142c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08a      	sub	sp, #40	; 0x28
 8001430:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001432:	f107 0314 	add.w	r3, r7, #20
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]
 8001440:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
 8001446:	4b2d      	ldr	r3, [pc, #180]	; (80014fc <MX_GPIO_Init+0xd0>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a2c      	ldr	r2, [pc, #176]	; (80014fc <MX_GPIO_Init+0xd0>)
 800144c:	f043 0304 	orr.w	r3, r3, #4
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b2a      	ldr	r3, [pc, #168]	; (80014fc <MX_GPIO_Init+0xd0>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0304 	and.w	r3, r3, #4
 800145a:	613b      	str	r3, [r7, #16]
 800145c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	4b26      	ldr	r3, [pc, #152]	; (80014fc <MX_GPIO_Init+0xd0>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	4a25      	ldr	r2, [pc, #148]	; (80014fc <MX_GPIO_Init+0xd0>)
 8001468:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800146c:	6313      	str	r3, [r2, #48]	; 0x30
 800146e:	4b23      	ldr	r3, [pc, #140]	; (80014fc <MX_GPIO_Init+0xd0>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	60bb      	str	r3, [r7, #8]
 800147e:	4b1f      	ldr	r3, [pc, #124]	; (80014fc <MX_GPIO_Init+0xd0>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	4a1e      	ldr	r2, [pc, #120]	; (80014fc <MX_GPIO_Init+0xd0>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	6313      	str	r3, [r2, #48]	; 0x30
 800148a:	4b1c      	ldr	r3, [pc, #112]	; (80014fc <MX_GPIO_Init+0xd0>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	60bb      	str	r3, [r7, #8]
 8001494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	607b      	str	r3, [r7, #4]
 800149a:	4b18      	ldr	r3, [pc, #96]	; (80014fc <MX_GPIO_Init+0xd0>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	4a17      	ldr	r2, [pc, #92]	; (80014fc <MX_GPIO_Init+0xd0>)
 80014a0:	f043 0302 	orr.w	r3, r3, #2
 80014a4:	6313      	str	r3, [r2, #48]	; 0x30
 80014a6:	4b15      	ldr	r3, [pc, #84]	; (80014fc <MX_GPIO_Init+0xd0>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2120      	movs	r1, #32
 80014b6:	4812      	ldr	r0, [pc, #72]	; (8001500 <MX_GPIO_Init+0xd4>)
 80014b8:	f000 fe8c 	bl	80021d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014c2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80014c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	4619      	mov	r1, r3
 80014d2:	480c      	ldr	r0, [pc, #48]	; (8001504 <MX_GPIO_Init+0xd8>)
 80014d4:	f000 fcea 	bl	8001eac <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014d8:	2320      	movs	r3, #32
 80014da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014dc:	2301      	movs	r3, #1
 80014de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e4:	2300      	movs	r3, #0
 80014e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	4619      	mov	r1, r3
 80014ee:	4804      	ldr	r0, [pc, #16]	; (8001500 <MX_GPIO_Init+0xd4>)
 80014f0:	f000 fcdc 	bl	8001eac <HAL_GPIO_Init>

}
 80014f4:	bf00      	nop
 80014f6:	3728      	adds	r7, #40	; 0x28
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	40023800 	.word	0x40023800
 8001500:	40020000 	.word	0x40020000
 8001504:	40020800 	.word	0x40020800

08001508 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) //If the source is TIM2
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001518:	d103      	bne.n	8001522 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800151a:	2120      	movs	r1, #32
 800151c:	4803      	ldr	r0, [pc, #12]	; (800152c <HAL_TIM_PeriodElapsedCallback+0x24>)
 800151e:	f000 fe72 	bl	8002206 <HAL_GPIO_TogglePin>
	}
}
 8001522:	bf00      	nop
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40020000 	.word	0x40020000

08001530 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001534:	b672      	cpsid	i
}
 8001536:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001538:	e7fe      	b.n	8001538 <Error_Handler+0x8>
	...

0800153c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	607b      	str	r3, [r7, #4]
 8001546:	4b10      	ldr	r3, [pc, #64]	; (8001588 <HAL_MspInit+0x4c>)
 8001548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800154a:	4a0f      	ldr	r2, [pc, #60]	; (8001588 <HAL_MspInit+0x4c>)
 800154c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001550:	6453      	str	r3, [r2, #68]	; 0x44
 8001552:	4b0d      	ldr	r3, [pc, #52]	; (8001588 <HAL_MspInit+0x4c>)
 8001554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800155a:	607b      	str	r3, [r7, #4]
 800155c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	603b      	str	r3, [r7, #0]
 8001562:	4b09      	ldr	r3, [pc, #36]	; (8001588 <HAL_MspInit+0x4c>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001566:	4a08      	ldr	r2, [pc, #32]	; (8001588 <HAL_MspInit+0x4c>)
 8001568:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800156c:	6413      	str	r3, [r2, #64]	; 0x40
 800156e:	4b06      	ldr	r3, [pc, #24]	; (8001588 <HAL_MspInit+0x4c>)
 8001570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001576:	603b      	str	r3, [r7, #0]
 8001578:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800157a:	2007      	movs	r0, #7
 800157c:	f000 fbb4 	bl	8001ce8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001580:	bf00      	nop
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40023800 	.word	0x40023800

0800158c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08a      	sub	sp, #40	; 0x28
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
 80015a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a21      	ldr	r2, [pc, #132]	; (8001630 <HAL_I2C_MspInit+0xa4>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d13c      	bne.n	8001628 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	613b      	str	r3, [r7, #16]
 80015b2:	4b20      	ldr	r3, [pc, #128]	; (8001634 <HAL_I2C_MspInit+0xa8>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	4a1f      	ldr	r2, [pc, #124]	; (8001634 <HAL_I2C_MspInit+0xa8>)
 80015b8:	f043 0302 	orr.w	r3, r3, #2
 80015bc:	6313      	str	r3, [r2, #48]	; 0x30
 80015be:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <HAL_I2C_MspInit+0xa8>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015d0:	2312      	movs	r3, #18
 80015d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d8:	2303      	movs	r3, #3
 80015da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015dc:	2304      	movs	r3, #4
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	4619      	mov	r1, r3
 80015e6:	4814      	ldr	r0, [pc, #80]	; (8001638 <HAL_I2C_MspInit+0xac>)
 80015e8:	f000 fc60 	bl	8001eac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015ec:	2300      	movs	r3, #0
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	4b10      	ldr	r3, [pc, #64]	; (8001634 <HAL_I2C_MspInit+0xa8>)
 80015f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f4:	4a0f      	ldr	r2, [pc, #60]	; (8001634 <HAL_I2C_MspInit+0xa8>)
 80015f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015fa:	6413      	str	r3, [r2, #64]	; 0x40
 80015fc:	4b0d      	ldr	r3, [pc, #52]	; (8001634 <HAL_I2C_MspInit+0xa8>)
 80015fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001600:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001608:	2200      	movs	r2, #0
 800160a:	2100      	movs	r1, #0
 800160c:	201f      	movs	r0, #31
 800160e:	f000 fb76 	bl	8001cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001612:	201f      	movs	r0, #31
 8001614:	f000 fb8f 	bl	8001d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001618:	2200      	movs	r2, #0
 800161a:	2100      	movs	r1, #0
 800161c:	2020      	movs	r0, #32
 800161e:	f000 fb6e 	bl	8001cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001622:	2020      	movs	r0, #32
 8001624:	f000 fb87 	bl	8001d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001628:	bf00      	nop
 800162a:	3728      	adds	r7, #40	; 0x28
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40005400 	.word	0x40005400
 8001634:	40023800 	.word	0x40023800
 8001638:	40020400 	.word	0x40020400

0800163c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800164c:	d115      	bne.n	800167a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <HAL_TIM_Base_MspInit+0x48>)
 8001654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001656:	4a0b      	ldr	r2, [pc, #44]	; (8001684 <HAL_TIM_Base_MspInit+0x48>)
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	6413      	str	r3, [r2, #64]	; 0x40
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <HAL_TIM_Base_MspInit+0x48>)
 8001660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2100      	movs	r1, #0
 800166e:	201c      	movs	r0, #28
 8001670:	f000 fb45 	bl	8001cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001674:	201c      	movs	r0, #28
 8001676:	f000 fb5e 	bl	8001d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40023800 	.word	0x40023800

08001688 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08a      	sub	sp, #40	; 0x28
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	f107 0314 	add.w	r3, r7, #20
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a1d      	ldr	r2, [pc, #116]	; (800171c <HAL_UART_MspInit+0x94>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d133      	bne.n	8001712 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	613b      	str	r3, [r7, #16]
 80016ae:	4b1c      	ldr	r3, [pc, #112]	; (8001720 <HAL_UART_MspInit+0x98>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b2:	4a1b      	ldr	r2, [pc, #108]	; (8001720 <HAL_UART_MspInit+0x98>)
 80016b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b8:	6413      	str	r3, [r2, #64]	; 0x40
 80016ba:	4b19      	ldr	r3, [pc, #100]	; (8001720 <HAL_UART_MspInit+0x98>)
 80016bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c2:	613b      	str	r3, [r7, #16]
 80016c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	4b15      	ldr	r3, [pc, #84]	; (8001720 <HAL_UART_MspInit+0x98>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	4a14      	ldr	r2, [pc, #80]	; (8001720 <HAL_UART_MspInit+0x98>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	6313      	str	r3, [r2, #48]	; 0x30
 80016d6:	4b12      	ldr	r3, [pc, #72]	; (8001720 <HAL_UART_MspInit+0x98>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016e2:	230c      	movs	r3, #12
 80016e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	2302      	movs	r3, #2
 80016e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016f2:	2307      	movs	r3, #7
 80016f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f6:	f107 0314 	add.w	r3, r7, #20
 80016fa:	4619      	mov	r1, r3
 80016fc:	4809      	ldr	r0, [pc, #36]	; (8001724 <HAL_UART_MspInit+0x9c>)
 80016fe:	f000 fbd5 	bl	8001eac <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001702:	2200      	movs	r2, #0
 8001704:	2100      	movs	r1, #0
 8001706:	2026      	movs	r0, #38	; 0x26
 8001708:	f000 faf9 	bl	8001cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800170c:	2026      	movs	r0, #38	; 0x26
 800170e:	f000 fb12 	bl	8001d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001712:	bf00      	nop
 8001714:	3728      	adds	r7, #40	; 0x28
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40004400 	.word	0x40004400
 8001720:	40023800 	.word	0x40023800
 8001724:	40020000 	.word	0x40020000

08001728 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800172c:	e7fe      	b.n	800172c <NMI_Handler+0x4>

0800172e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800172e:	b480      	push	{r7}
 8001730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001732:	e7fe      	b.n	8001732 <HardFault_Handler+0x4>

08001734 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001738:	e7fe      	b.n	8001738 <MemManage_Handler+0x4>

0800173a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800173a:	b480      	push	{r7}
 800173c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800173e:	e7fe      	b.n	800173e <BusFault_Handler+0x4>

08001740 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001744:	e7fe      	b.n	8001744 <UsageFault_Handler+0x4>

08001746 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001746:	b480      	push	{r7}
 8001748:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001774:	f000 f9c8 	bl	8001b08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}

0800177c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001780:	4802      	ldr	r0, [pc, #8]	; (800178c <TIM2_IRQHandler+0x10>)
 8001782:	f004 f869 	bl	8005858 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000250 	.word	0x20000250

08001790 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001794:	4802      	ldr	r0, [pc, #8]	; (80017a0 <I2C1_EV_IRQHandler+0x10>)
 8001796:	f001 f9b9 	bl	8002b0c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200001fc 	.word	0x200001fc

080017a4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80017a8:	4802      	ldr	r0, [pc, #8]	; (80017b4 <I2C1_ER_IRQHandler+0x10>)
 80017aa:	f001 fb20 	bl	8002dee <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	200001fc 	.word	0x200001fc

080017b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017bc:	4802      	ldr	r0, [pc, #8]	; (80017c8 <USART2_IRQHandler+0x10>)
 80017be:	f004 fd1d 	bl	80061fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20000298 	.word	0x20000298

080017cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
	return 1;
 80017d0:	2301      	movs	r3, #1
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr

080017dc <_kill>:

int _kill(int pid, int sig)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80017e6:	f005 fc6d 	bl	80070c4 <__errno>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2216      	movs	r2, #22
 80017ee:	601a      	str	r2, [r3, #0]
	return -1;
 80017f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <_exit>:

void _exit (int status)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001804:	f04f 31ff 	mov.w	r1, #4294967295
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f7ff ffe7 	bl	80017dc <_kill>
	while (1) {}		/* Make sure we hang here */
 800180e:	e7fe      	b.n	800180e <_exit+0x12>

08001810 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800181c:	2300      	movs	r3, #0
 800181e:	617b      	str	r3, [r7, #20]
 8001820:	e00a      	b.n	8001838 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001822:	f3af 8000 	nop.w
 8001826:	4601      	mov	r1, r0
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	1c5a      	adds	r2, r3, #1
 800182c:	60ba      	str	r2, [r7, #8]
 800182e:	b2ca      	uxtb	r2, r1
 8001830:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	3301      	adds	r3, #1
 8001836:	617b      	str	r3, [r7, #20]
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	429a      	cmp	r2, r3
 800183e:	dbf0      	blt.n	8001822 <_read+0x12>
	}

return len;
 8001840:	687b      	ldr	r3, [r7, #4]
}
 8001842:	4618      	mov	r0, r3
 8001844:	3718      	adds	r7, #24
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <_close>:
	}
	return len;
}

int _close(int file)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
	return -1;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001856:	4618      	mov	r0, r3
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001872:	605a      	str	r2, [r3, #4]
	return 0;
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <_isatty>:

int _isatty(int file)
{
 8001882:	b480      	push	{r7}
 8001884:	b083      	sub	sp, #12
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
	return 1;
 800188a:	2301      	movs	r3, #1
}
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
	return 0;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3714      	adds	r7, #20
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
	...

080018b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b086      	sub	sp, #24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018bc:	4a14      	ldr	r2, [pc, #80]	; (8001910 <_sbrk+0x5c>)
 80018be:	4b15      	ldr	r3, [pc, #84]	; (8001914 <_sbrk+0x60>)
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018c8:	4b13      	ldr	r3, [pc, #76]	; (8001918 <_sbrk+0x64>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d102      	bne.n	80018d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018d0:	4b11      	ldr	r3, [pc, #68]	; (8001918 <_sbrk+0x64>)
 80018d2:	4a12      	ldr	r2, [pc, #72]	; (800191c <_sbrk+0x68>)
 80018d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018d6:	4b10      	ldr	r3, [pc, #64]	; (8001918 <_sbrk+0x64>)
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4413      	add	r3, r2
 80018de:	693a      	ldr	r2, [r7, #16]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d207      	bcs.n	80018f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018e4:	f005 fbee 	bl	80070c4 <__errno>
 80018e8:	4603      	mov	r3, r0
 80018ea:	220c      	movs	r2, #12
 80018ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ee:	f04f 33ff 	mov.w	r3, #4294967295
 80018f2:	e009      	b.n	8001908 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018f4:	4b08      	ldr	r3, [pc, #32]	; (8001918 <_sbrk+0x64>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018fa:	4b07      	ldr	r3, [pc, #28]	; (8001918 <_sbrk+0x64>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4413      	add	r3, r2
 8001902:	4a05      	ldr	r2, [pc, #20]	; (8001918 <_sbrk+0x64>)
 8001904:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001906:	68fb      	ldr	r3, [r7, #12]
}
 8001908:	4618      	mov	r0, r3
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	20020000 	.word	0x20020000
 8001914:	00000400 	.word	0x00000400
 8001918:	200002f0 	.word	0x200002f0
 800191c:	20000308 	.word	0x20000308

08001920 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001924:	4b06      	ldr	r3, [pc, #24]	; (8001940 <SystemInit+0x20>)
 8001926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800192a:	4a05      	ldr	r2, [pc, #20]	; (8001940 <SystemInit+0x20>)
 800192c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001930:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001934:	bf00      	nop
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <temperature>:
#include <main.h>

//I2C_HandleTypeDef hi2c1;

float temperature(uint8_t buf[6])
{
 8001944:	b480      	push	{r7}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
	  float t, t_raw;
	  t_raw = (uint16_t)((((uint16_t)buf[0])<<8) | (uint16_t)buf[1]);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	021b      	lsls	r3, r3, #8
 8001952:	b21a      	sxth	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3301      	adds	r3, #1
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	b21b      	sxth	r3, r3
 800195c:	4313      	orrs	r3, r2
 800195e:	b21b      	sxth	r3, r3
 8001960:	b29b      	uxth	r3, r3
 8001962:	ee07 3a90 	vmov	s15, r3
 8001966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800196a:	edc7 7a03 	vstr	s15, [r7, #12]
	  t = -45 + 175*t_raw/65535;
 800196e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001972:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80019a4 <temperature+0x60>
 8001976:	ee27 7a87 	vmul.f32	s14, s15, s14
 800197a:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80019a8 <temperature+0x64>
 800197e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001982:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80019ac <temperature+0x68>
 8001986:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800198a:	edc7 7a02 	vstr	s15, [r7, #8]
	  return t;
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	ee07 3a90 	vmov	s15, r3
}
 8001994:	eeb0 0a67 	vmov.f32	s0, s15
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	432f0000 	.word	0x432f0000
 80019a8:	477fff00 	.word	0x477fff00
 80019ac:	42340000 	.word	0x42340000

080019b0 <humidity>:

float humidity(uint8_t buf[6])
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
	  float h, h_raw;
	  h_raw = (uint16_t)((((uint16_t)buf[3])<<8) | (uint16_t)buf[4]);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3303      	adds	r3, #3
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	021b      	lsls	r3, r3, #8
 80019c0:	b21a      	sxth	r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	3304      	adds	r3, #4
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	b21b      	sxth	r3, r3
 80019ca:	4313      	orrs	r3, r2
 80019cc:	b21b      	sxth	r3, r3
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	ee07 3a90 	vmov	s15, r3
 80019d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019d8:	edc7 7a03 	vstr	s15, [r7, #12]
	  h = 100 * h_raw/65535;
 80019dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80019e0:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001a08 <humidity+0x58>
 80019e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019e8:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001a0c <humidity+0x5c>
 80019ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019f0:	edc7 7a02 	vstr	s15, [r7, #8]
	  return h;
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	ee07 3a90 	vmov	s15, r3
}
 80019fa:	eeb0 0a67 	vmov.f32	s0, s15
 80019fe:	3714      	adds	r7, #20
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	42c80000 	.word	0x42c80000
 8001a0c:	477fff00 	.word	0x477fff00

08001a10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a14:	480d      	ldr	r0, [pc, #52]	; (8001a4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a16:	490e      	ldr	r1, [pc, #56]	; (8001a50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a18:	4a0e      	ldr	r2, [pc, #56]	; (8001a54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a1c:	e002      	b.n	8001a24 <LoopCopyDataInit>

08001a1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a22:	3304      	adds	r3, #4

08001a24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a28:	d3f9      	bcc.n	8001a1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a2a:	4a0b      	ldr	r2, [pc, #44]	; (8001a58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a2c:	4c0b      	ldr	r4, [pc, #44]	; (8001a5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a30:	e001      	b.n	8001a36 <LoopFillZerobss>

08001a32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a34:	3204      	adds	r2, #4

08001a36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a38:	d3fb      	bcc.n	8001a32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001a3a:	f7ff ff71 	bl	8001920 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a3e:	f005 fb47 	bl	80070d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a42:	f7ff fb75 	bl	8001130 <main>
  bx  lr    
 8001a46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a50:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001a54:	0800a19c 	.word	0x0800a19c
  ldr r2, =_sbss
 8001a58:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001a5c:	20000308 	.word	0x20000308

08001a60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a60:	e7fe      	b.n	8001a60 <ADC_IRQHandler>
	...

08001a64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a68:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <HAL_Init+0x40>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a0d      	ldr	r2, [pc, #52]	; (8001aa4 <HAL_Init+0x40>)
 8001a6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a74:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <HAL_Init+0x40>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a0a      	ldr	r2, [pc, #40]	; (8001aa4 <HAL_Init+0x40>)
 8001a7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a80:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <HAL_Init+0x40>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a07      	ldr	r2, [pc, #28]	; (8001aa4 <HAL_Init+0x40>)
 8001a86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a8c:	2003      	movs	r0, #3
 8001a8e:	f000 f92b 	bl	8001ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a92:	2000      	movs	r0, #0
 8001a94:	f000 f808 	bl	8001aa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a98:	f7ff fd50 	bl	800153c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	40023c00 	.word	0x40023c00

08001aa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ab0:	4b12      	ldr	r3, [pc, #72]	; (8001afc <HAL_InitTick+0x54>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <HAL_InitTick+0x58>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	4619      	mov	r1, r3
 8001aba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001abe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f000 f943 	bl	8001d52 <HAL_SYSTICK_Config>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e00e      	b.n	8001af4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2b0f      	cmp	r3, #15
 8001ada:	d80a      	bhi.n	8001af2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001adc:	2200      	movs	r2, #0
 8001ade:	6879      	ldr	r1, [r7, #4]
 8001ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae4:	f000 f90b 	bl	8001cfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ae8:	4a06      	ldr	r2, [pc, #24]	; (8001b04 <HAL_InitTick+0x5c>)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001aee:	2300      	movs	r3, #0
 8001af0:	e000      	b.n	8001af4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20000004 	.word	0x20000004
 8001b00:	2000000c 	.word	0x2000000c
 8001b04:	20000008 	.word	0x20000008

08001b08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b0c:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <HAL_IncTick+0x20>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	461a      	mov	r2, r3
 8001b12:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <HAL_IncTick+0x24>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4413      	add	r3, r2
 8001b18:	4a04      	ldr	r2, [pc, #16]	; (8001b2c <HAL_IncTick+0x24>)
 8001b1a:	6013      	str	r3, [r2, #0]
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	2000000c 	.word	0x2000000c
 8001b2c:	200002f4 	.word	0x200002f4

08001b30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  return uwTick;
 8001b34:	4b03      	ldr	r3, [pc, #12]	; (8001b44 <HAL_GetTick+0x14>)
 8001b36:	681b      	ldr	r3, [r3, #0]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	200002f4 	.word	0x200002f4

08001b48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f003 0307 	and.w	r3, r3, #7
 8001b56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b58:	4b0c      	ldr	r3, [pc, #48]	; (8001b8c <__NVIC_SetPriorityGrouping+0x44>)
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b5e:	68ba      	ldr	r2, [r7, #8]
 8001b60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b64:	4013      	ands	r3, r2
 8001b66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b7a:	4a04      	ldr	r2, [pc, #16]	; (8001b8c <__NVIC_SetPriorityGrouping+0x44>)
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	60d3      	str	r3, [r2, #12]
}
 8001b80:	bf00      	nop
 8001b82:	3714      	adds	r7, #20
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b94:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <__NVIC_GetPriorityGrouping+0x18>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	0a1b      	lsrs	r3, r3, #8
 8001b9a:	f003 0307 	and.w	r3, r3, #7
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	db0b      	blt.n	8001bd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	f003 021f 	and.w	r2, r3, #31
 8001bc4:	4907      	ldr	r1, [pc, #28]	; (8001be4 <__NVIC_EnableIRQ+0x38>)
 8001bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bca:	095b      	lsrs	r3, r3, #5
 8001bcc:	2001      	movs	r0, #1
 8001bce:	fa00 f202 	lsl.w	r2, r0, r2
 8001bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	e000e100 	.word	0xe000e100

08001be8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	6039      	str	r1, [r7, #0]
 8001bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	db0a      	blt.n	8001c12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	490c      	ldr	r1, [pc, #48]	; (8001c34 <__NVIC_SetPriority+0x4c>)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	0112      	lsls	r2, r2, #4
 8001c08:	b2d2      	uxtb	r2, r2
 8001c0a:	440b      	add	r3, r1
 8001c0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c10:	e00a      	b.n	8001c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	4908      	ldr	r1, [pc, #32]	; (8001c38 <__NVIC_SetPriority+0x50>)
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	f003 030f 	and.w	r3, r3, #15
 8001c1e:	3b04      	subs	r3, #4
 8001c20:	0112      	lsls	r2, r2, #4
 8001c22:	b2d2      	uxtb	r2, r2
 8001c24:	440b      	add	r3, r1
 8001c26:	761a      	strb	r2, [r3, #24]
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	e000e100 	.word	0xe000e100
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b089      	sub	sp, #36	; 0x24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	60b9      	str	r1, [r7, #8]
 8001c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f1c3 0307 	rsb	r3, r3, #7
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	bf28      	it	cs
 8001c5a:	2304      	movcs	r3, #4
 8001c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	3304      	adds	r3, #4
 8001c62:	2b06      	cmp	r3, #6
 8001c64:	d902      	bls.n	8001c6c <NVIC_EncodePriority+0x30>
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	3b03      	subs	r3, #3
 8001c6a:	e000      	b.n	8001c6e <NVIC_EncodePriority+0x32>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c70:	f04f 32ff 	mov.w	r2, #4294967295
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43da      	mvns	r2, r3
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	401a      	ands	r2, r3
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c84:	f04f 31ff 	mov.w	r1, #4294967295
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8e:	43d9      	mvns	r1, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c94:	4313      	orrs	r3, r2
         );
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3724      	adds	r7, #36	; 0x24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
	...

08001ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001cb4:	d301      	bcc.n	8001cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e00f      	b.n	8001cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cba:	4a0a      	ldr	r2, [pc, #40]	; (8001ce4 <SysTick_Config+0x40>)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cc2:	210f      	movs	r1, #15
 8001cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc8:	f7ff ff8e 	bl	8001be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ccc:	4b05      	ldr	r3, [pc, #20]	; (8001ce4 <SysTick_Config+0x40>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cd2:	4b04      	ldr	r3, [pc, #16]	; (8001ce4 <SysTick_Config+0x40>)
 8001cd4:	2207      	movs	r2, #7
 8001cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	e000e010 	.word	0xe000e010

08001ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff ff29 	bl	8001b48 <__NVIC_SetPriorityGrouping>
}
 8001cf6:	bf00      	nop
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b086      	sub	sp, #24
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	4603      	mov	r3, r0
 8001d06:	60b9      	str	r1, [r7, #8]
 8001d08:	607a      	str	r2, [r7, #4]
 8001d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d10:	f7ff ff3e 	bl	8001b90 <__NVIC_GetPriorityGrouping>
 8001d14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	68b9      	ldr	r1, [r7, #8]
 8001d1a:	6978      	ldr	r0, [r7, #20]
 8001d1c:	f7ff ff8e 	bl	8001c3c <NVIC_EncodePriority>
 8001d20:	4602      	mov	r2, r0
 8001d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d26:	4611      	mov	r1, r2
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff ff5d 	bl	8001be8 <__NVIC_SetPriority>
}
 8001d2e:	bf00      	nop
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff ff31 	bl	8001bac <__NVIC_EnableIRQ>
}
 8001d4a:	bf00      	nop
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f7ff ffa2 	bl	8001ca4 <SysTick_Config>
 8001d60:	4603      	mov	r3, r0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b084      	sub	sp, #16
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d76:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001d78:	f7ff feda 	bl	8001b30 <HAL_GetTick>
 8001d7c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d008      	beq.n	8001d9c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2280      	movs	r2, #128	; 0x80
 8001d8e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e052      	b.n	8001e42 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 0216 	bic.w	r2, r2, #22
 8001daa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	695a      	ldr	r2, [r3, #20]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001dba:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d103      	bne.n	8001dcc <HAL_DMA_Abort+0x62>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d007      	beq.n	8001ddc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f022 0208 	bic.w	r2, r2, #8
 8001dda:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f022 0201 	bic.w	r2, r2, #1
 8001dea:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001dec:	e013      	b.n	8001e16 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001dee:	f7ff fe9f 	bl	8001b30 <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b05      	cmp	r3, #5
 8001dfa:	d90c      	bls.n	8001e16 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2220      	movs	r2, #32
 8001e00:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2203      	movs	r2, #3
 8001e06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e015      	b.n	8001e42 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d1e4      	bne.n	8001dee <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e28:	223f      	movs	r2, #63	; 0x3f
 8001e2a:	409a      	lsls	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2201      	movs	r2, #1
 8001e34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d004      	beq.n	8001e68 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2280      	movs	r2, #128	; 0x80
 8001e62:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e00c      	b.n	8001e82 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2205      	movs	r2, #5
 8001e6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f022 0201 	bic.w	r2, r2, #1
 8001e7e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr

08001e8e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	b083      	sub	sp, #12
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e9c:	b2db      	uxtb	r3, r3
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b089      	sub	sp, #36	; 0x24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	61fb      	str	r3, [r7, #28]
 8001ec6:	e165      	b.n	8002194 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ec8:	2201      	movs	r2, #1
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	697a      	ldr	r2, [r7, #20]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	f040 8154 	bne.w	800218e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f003 0303 	and.w	r3, r3, #3
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d005      	beq.n	8001efe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d130      	bne.n	8001f60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	2203      	movs	r2, #3
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	4013      	ands	r3, r2
 8001f14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	68da      	ldr	r2, [r3, #12]
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f34:	2201      	movs	r2, #1
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	69ba      	ldr	r2, [r7, #24]
 8001f40:	4013      	ands	r3, r2
 8001f42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	091b      	lsrs	r3, r3, #4
 8001f4a:	f003 0201 	and.w	r2, r3, #1
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f003 0303 	and.w	r3, r3, #3
 8001f68:	2b03      	cmp	r3, #3
 8001f6a:	d017      	beq.n	8001f9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	2203      	movs	r2, #3
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	4013      	ands	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	689a      	ldr	r2, [r3, #8]
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	69ba      	ldr	r2, [r7, #24]
 8001f9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f003 0303 	and.w	r3, r3, #3
 8001fa4:	2b02      	cmp	r3, #2
 8001fa6:	d123      	bne.n	8001ff0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	08da      	lsrs	r2, r3, #3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3208      	adds	r2, #8
 8001fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	f003 0307 	and.w	r3, r3, #7
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	220f      	movs	r2, #15
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	691a      	ldr	r2, [r3, #16]
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	f003 0307 	and.w	r3, r3, #7
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	08da      	lsrs	r2, r3, #3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	3208      	adds	r2, #8
 8001fea:	69b9      	ldr	r1, [r7, #24]
 8001fec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	2203      	movs	r2, #3
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	43db      	mvns	r3, r3
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	4013      	ands	r3, r2
 8002006:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f003 0203 	and.w	r2, r3, #3
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	4313      	orrs	r3, r2
 800201c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800202c:	2b00      	cmp	r3, #0
 800202e:	f000 80ae 	beq.w	800218e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002032:	2300      	movs	r3, #0
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	4b5d      	ldr	r3, [pc, #372]	; (80021ac <HAL_GPIO_Init+0x300>)
 8002038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203a:	4a5c      	ldr	r2, [pc, #368]	; (80021ac <HAL_GPIO_Init+0x300>)
 800203c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002040:	6453      	str	r3, [r2, #68]	; 0x44
 8002042:	4b5a      	ldr	r3, [pc, #360]	; (80021ac <HAL_GPIO_Init+0x300>)
 8002044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002046:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800204a:	60fb      	str	r3, [r7, #12]
 800204c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800204e:	4a58      	ldr	r2, [pc, #352]	; (80021b0 <HAL_GPIO_Init+0x304>)
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	089b      	lsrs	r3, r3, #2
 8002054:	3302      	adds	r3, #2
 8002056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800205a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	f003 0303 	and.w	r3, r3, #3
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	220f      	movs	r2, #15
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43db      	mvns	r3, r3
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	4013      	ands	r3, r2
 8002070:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a4f      	ldr	r2, [pc, #316]	; (80021b4 <HAL_GPIO_Init+0x308>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d025      	beq.n	80020c6 <HAL_GPIO_Init+0x21a>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a4e      	ldr	r2, [pc, #312]	; (80021b8 <HAL_GPIO_Init+0x30c>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d01f      	beq.n	80020c2 <HAL_GPIO_Init+0x216>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a4d      	ldr	r2, [pc, #308]	; (80021bc <HAL_GPIO_Init+0x310>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d019      	beq.n	80020be <HAL_GPIO_Init+0x212>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a4c      	ldr	r2, [pc, #304]	; (80021c0 <HAL_GPIO_Init+0x314>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d013      	beq.n	80020ba <HAL_GPIO_Init+0x20e>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a4b      	ldr	r2, [pc, #300]	; (80021c4 <HAL_GPIO_Init+0x318>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d00d      	beq.n	80020b6 <HAL_GPIO_Init+0x20a>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a4a      	ldr	r2, [pc, #296]	; (80021c8 <HAL_GPIO_Init+0x31c>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d007      	beq.n	80020b2 <HAL_GPIO_Init+0x206>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a49      	ldr	r2, [pc, #292]	; (80021cc <HAL_GPIO_Init+0x320>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d101      	bne.n	80020ae <HAL_GPIO_Init+0x202>
 80020aa:	2306      	movs	r3, #6
 80020ac:	e00c      	b.n	80020c8 <HAL_GPIO_Init+0x21c>
 80020ae:	2307      	movs	r3, #7
 80020b0:	e00a      	b.n	80020c8 <HAL_GPIO_Init+0x21c>
 80020b2:	2305      	movs	r3, #5
 80020b4:	e008      	b.n	80020c8 <HAL_GPIO_Init+0x21c>
 80020b6:	2304      	movs	r3, #4
 80020b8:	e006      	b.n	80020c8 <HAL_GPIO_Init+0x21c>
 80020ba:	2303      	movs	r3, #3
 80020bc:	e004      	b.n	80020c8 <HAL_GPIO_Init+0x21c>
 80020be:	2302      	movs	r3, #2
 80020c0:	e002      	b.n	80020c8 <HAL_GPIO_Init+0x21c>
 80020c2:	2301      	movs	r3, #1
 80020c4:	e000      	b.n	80020c8 <HAL_GPIO_Init+0x21c>
 80020c6:	2300      	movs	r3, #0
 80020c8:	69fa      	ldr	r2, [r7, #28]
 80020ca:	f002 0203 	and.w	r2, r2, #3
 80020ce:	0092      	lsls	r2, r2, #2
 80020d0:	4093      	lsls	r3, r2
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020d8:	4935      	ldr	r1, [pc, #212]	; (80021b0 <HAL_GPIO_Init+0x304>)
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	089b      	lsrs	r3, r3, #2
 80020de:	3302      	adds	r3, #2
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020e6:	4b3a      	ldr	r3, [pc, #232]	; (80021d0 <HAL_GPIO_Init+0x324>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	43db      	mvns	r3, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4013      	ands	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d003      	beq.n	800210a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	4313      	orrs	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800210a:	4a31      	ldr	r2, [pc, #196]	; (80021d0 <HAL_GPIO_Init+0x324>)
 800210c:	69bb      	ldr	r3, [r7, #24]
 800210e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002110:	4b2f      	ldr	r3, [pc, #188]	; (80021d0 <HAL_GPIO_Init+0x324>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	43db      	mvns	r3, r3
 800211a:	69ba      	ldr	r2, [r7, #24]
 800211c:	4013      	ands	r3, r2
 800211e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d003      	beq.n	8002134 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	4313      	orrs	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002134:	4a26      	ldr	r2, [pc, #152]	; (80021d0 <HAL_GPIO_Init+0x324>)
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800213a:	4b25      	ldr	r3, [pc, #148]	; (80021d0 <HAL_GPIO_Init+0x324>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	43db      	mvns	r3, r3
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	4013      	ands	r3, r2
 8002148:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d003      	beq.n	800215e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	4313      	orrs	r3, r2
 800215c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800215e:	4a1c      	ldr	r2, [pc, #112]	; (80021d0 <HAL_GPIO_Init+0x324>)
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002164:	4b1a      	ldr	r3, [pc, #104]	; (80021d0 <HAL_GPIO_Init+0x324>)
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	43db      	mvns	r3, r3
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	4013      	ands	r3, r2
 8002172:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d003      	beq.n	8002188 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	4313      	orrs	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002188:	4a11      	ldr	r2, [pc, #68]	; (80021d0 <HAL_GPIO_Init+0x324>)
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	3301      	adds	r3, #1
 8002192:	61fb      	str	r3, [r7, #28]
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	2b0f      	cmp	r3, #15
 8002198:	f67f ae96 	bls.w	8001ec8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800219c:	bf00      	nop
 800219e:	bf00      	nop
 80021a0:	3724      	adds	r7, #36	; 0x24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	40023800 	.word	0x40023800
 80021b0:	40013800 	.word	0x40013800
 80021b4:	40020000 	.word	0x40020000
 80021b8:	40020400 	.word	0x40020400
 80021bc:	40020800 	.word	0x40020800
 80021c0:	40020c00 	.word	0x40020c00
 80021c4:	40021000 	.word	0x40021000
 80021c8:	40021400 	.word	0x40021400
 80021cc:	40021800 	.word	0x40021800
 80021d0:	40013c00 	.word	0x40013c00

080021d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	460b      	mov	r3, r1
 80021de:	807b      	strh	r3, [r7, #2]
 80021e0:	4613      	mov	r3, r2
 80021e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021e4:	787b      	ldrb	r3, [r7, #1]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d003      	beq.n	80021f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ea:	887a      	ldrh	r2, [r7, #2]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021f0:	e003      	b.n	80021fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021f2:	887b      	ldrh	r3, [r7, #2]
 80021f4:	041a      	lsls	r2, r3, #16
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	619a      	str	r2, [r3, #24]
}
 80021fa:	bf00      	nop
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002206:	b480      	push	{r7}
 8002208:	b085      	sub	sp, #20
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
 800220e:	460b      	mov	r3, r1
 8002210:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002218:	887a      	ldrh	r2, [r7, #2]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	4013      	ands	r3, r2
 800221e:	041a      	lsls	r2, r3, #16
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	43d9      	mvns	r1, r3
 8002224:	887b      	ldrh	r3, [r7, #2]
 8002226:	400b      	ands	r3, r1
 8002228:	431a      	orrs	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	619a      	str	r2, [r3, #24]
}
 800222e:	bf00      	nop
 8002230:	3714      	adds	r7, #20
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
	...

0800223c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d101      	bne.n	800224e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e12b      	b.n	80024a6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002254:	b2db      	uxtb	r3, r3
 8002256:	2b00      	cmp	r3, #0
 8002258:	d106      	bne.n	8002268 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f7ff f992 	bl	800158c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2224      	movs	r2, #36	; 0x24
 800226c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f022 0201 	bic.w	r2, r2, #1
 800227e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800228e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800229e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022a0:	f002 fd24 	bl	8004cec <HAL_RCC_GetPCLK1Freq>
 80022a4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	4a81      	ldr	r2, [pc, #516]	; (80024b0 <HAL_I2C_Init+0x274>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d807      	bhi.n	80022c0 <HAL_I2C_Init+0x84>
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4a80      	ldr	r2, [pc, #512]	; (80024b4 <HAL_I2C_Init+0x278>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	bf94      	ite	ls
 80022b8:	2301      	movls	r3, #1
 80022ba:	2300      	movhi	r3, #0
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	e006      	b.n	80022ce <HAL_I2C_Init+0x92>
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	4a7d      	ldr	r2, [pc, #500]	; (80024b8 <HAL_I2C_Init+0x27c>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	bf94      	ite	ls
 80022c8:	2301      	movls	r3, #1
 80022ca:	2300      	movhi	r3, #0
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e0e7      	b.n	80024a6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	4a78      	ldr	r2, [pc, #480]	; (80024bc <HAL_I2C_Init+0x280>)
 80022da:	fba2 2303 	umull	r2, r3, r2, r3
 80022de:	0c9b      	lsrs	r3, r3, #18
 80022e0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	68ba      	ldr	r2, [r7, #8]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6a1b      	ldr	r3, [r3, #32]
 80022fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	4a6a      	ldr	r2, [pc, #424]	; (80024b0 <HAL_I2C_Init+0x274>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d802      	bhi.n	8002310 <HAL_I2C_Init+0xd4>
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	3301      	adds	r3, #1
 800230e:	e009      	b.n	8002324 <HAL_I2C_Init+0xe8>
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002316:	fb02 f303 	mul.w	r3, r2, r3
 800231a:	4a69      	ldr	r2, [pc, #420]	; (80024c0 <HAL_I2C_Init+0x284>)
 800231c:	fba2 2303 	umull	r2, r3, r2, r3
 8002320:	099b      	lsrs	r3, r3, #6
 8002322:	3301      	adds	r3, #1
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	6812      	ldr	r2, [r2, #0]
 8002328:	430b      	orrs	r3, r1
 800232a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002336:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	495c      	ldr	r1, [pc, #368]	; (80024b0 <HAL_I2C_Init+0x274>)
 8002340:	428b      	cmp	r3, r1
 8002342:	d819      	bhi.n	8002378 <HAL_I2C_Init+0x13c>
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	1e59      	subs	r1, r3, #1
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002352:	1c59      	adds	r1, r3, #1
 8002354:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002358:	400b      	ands	r3, r1
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00a      	beq.n	8002374 <HAL_I2C_Init+0x138>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	1e59      	subs	r1, r3, #1
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	fbb1 f3f3 	udiv	r3, r1, r3
 800236c:	3301      	adds	r3, #1
 800236e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002372:	e051      	b.n	8002418 <HAL_I2C_Init+0x1dc>
 8002374:	2304      	movs	r3, #4
 8002376:	e04f      	b.n	8002418 <HAL_I2C_Init+0x1dc>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d111      	bne.n	80023a4 <HAL_I2C_Init+0x168>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	1e58      	subs	r0, r3, #1
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6859      	ldr	r1, [r3, #4]
 8002388:	460b      	mov	r3, r1
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	440b      	add	r3, r1
 800238e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002392:	3301      	adds	r3, #1
 8002394:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002398:	2b00      	cmp	r3, #0
 800239a:	bf0c      	ite	eq
 800239c:	2301      	moveq	r3, #1
 800239e:	2300      	movne	r3, #0
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	e012      	b.n	80023ca <HAL_I2C_Init+0x18e>
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	1e58      	subs	r0, r3, #1
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6859      	ldr	r1, [r3, #4]
 80023ac:	460b      	mov	r3, r1
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	0099      	lsls	r1, r3, #2
 80023b4:	440b      	add	r3, r1
 80023b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80023ba:	3301      	adds	r3, #1
 80023bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	bf0c      	ite	eq
 80023c4:	2301      	moveq	r3, #1
 80023c6:	2300      	movne	r3, #0
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <HAL_I2C_Init+0x196>
 80023ce:	2301      	movs	r3, #1
 80023d0:	e022      	b.n	8002418 <HAL_I2C_Init+0x1dc>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d10e      	bne.n	80023f8 <HAL_I2C_Init+0x1bc>
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	1e58      	subs	r0, r3, #1
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6859      	ldr	r1, [r3, #4]
 80023e2:	460b      	mov	r3, r1
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	440b      	add	r3, r1
 80023e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80023ec:	3301      	adds	r3, #1
 80023ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023f6:	e00f      	b.n	8002418 <HAL_I2C_Init+0x1dc>
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	1e58      	subs	r0, r3, #1
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6859      	ldr	r1, [r3, #4]
 8002400:	460b      	mov	r3, r1
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	440b      	add	r3, r1
 8002406:	0099      	lsls	r1, r3, #2
 8002408:	440b      	add	r3, r1
 800240a:	fbb0 f3f3 	udiv	r3, r0, r3
 800240e:	3301      	adds	r3, #1
 8002410:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002414:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002418:	6879      	ldr	r1, [r7, #4]
 800241a:	6809      	ldr	r1, [r1, #0]
 800241c:	4313      	orrs	r3, r2
 800241e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	69da      	ldr	r2, [r3, #28]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6a1b      	ldr	r3, [r3, #32]
 8002432:	431a      	orrs	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002446:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	6911      	ldr	r1, [r2, #16]
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	68d2      	ldr	r2, [r2, #12]
 8002452:	4311      	orrs	r1, r2
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	6812      	ldr	r2, [r2, #0]
 8002458:	430b      	orrs	r3, r1
 800245a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	695a      	ldr	r2, [r3, #20]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	431a      	orrs	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	430a      	orrs	r2, r1
 8002476:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f042 0201 	orr.w	r2, r2, #1
 8002486:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2220      	movs	r2, #32
 8002492:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	000186a0 	.word	0x000186a0
 80024b4:	001e847f 	.word	0x001e847f
 80024b8:	003d08ff 	.word	0x003d08ff
 80024bc:	431bde83 	.word	0x431bde83
 80024c0:	10624dd3 	.word	0x10624dd3

080024c4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b088      	sub	sp, #32
 80024c8:	af02      	add	r7, sp, #8
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	607a      	str	r2, [r7, #4]
 80024ce:	461a      	mov	r2, r3
 80024d0:	460b      	mov	r3, r1
 80024d2:	817b      	strh	r3, [r7, #10]
 80024d4:	4613      	mov	r3, r2
 80024d6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024d8:	f7ff fb2a 	bl	8001b30 <HAL_GetTick>
 80024dc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	2b20      	cmp	r3, #32
 80024e8:	f040 80e0 	bne.w	80026ac <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	2319      	movs	r3, #25
 80024f2:	2201      	movs	r2, #1
 80024f4:	4970      	ldr	r1, [pc, #448]	; (80026b8 <HAL_I2C_Master_Transmit+0x1f4>)
 80024f6:	68f8      	ldr	r0, [r7, #12]
 80024f8:	f002 f8dc 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d001      	beq.n	8002506 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002502:	2302      	movs	r3, #2
 8002504:	e0d3      	b.n	80026ae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800250c:	2b01      	cmp	r3, #1
 800250e:	d101      	bne.n	8002514 <HAL_I2C_Master_Transmit+0x50>
 8002510:	2302      	movs	r3, #2
 8002512:	e0cc      	b.n	80026ae <HAL_I2C_Master_Transmit+0x1ea>
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	2b01      	cmp	r3, #1
 8002528:	d007      	beq.n	800253a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f042 0201 	orr.w	r2, r2, #1
 8002538:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002548:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2221      	movs	r2, #33	; 0x21
 800254e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2210      	movs	r2, #16
 8002556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2200      	movs	r2, #0
 800255e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	893a      	ldrh	r2, [r7, #8]
 800256a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002570:	b29a      	uxth	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	4a50      	ldr	r2, [pc, #320]	; (80026bc <HAL_I2C_Master_Transmit+0x1f8>)
 800257a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800257c:	8979      	ldrh	r1, [r7, #10]
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	6a3a      	ldr	r2, [r7, #32]
 8002582:	68f8      	ldr	r0, [r7, #12]
 8002584:	f001 fe9e 	bl	80042c4 <I2C_MasterRequestWrite>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e08d      	b.n	80026ae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002592:	2300      	movs	r3, #0
 8002594:	613b      	str	r3, [r7, #16]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	695b      	ldr	r3, [r3, #20]
 800259c:	613b      	str	r3, [r7, #16]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	613b      	str	r3, [r7, #16]
 80025a6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80025a8:	e066      	b.n	8002678 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	6a39      	ldr	r1, [r7, #32]
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f002 f956 	bl	8004860 <I2C_WaitOnTXEFlagUntilTimeout>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00d      	beq.n	80025d6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025be:	2b04      	cmp	r3, #4
 80025c0:	d107      	bne.n	80025d2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025d0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e06b      	b.n	80026ae <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025da:	781a      	ldrb	r2, [r3, #0]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e6:	1c5a      	adds	r2, r3, #1
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	3b01      	subs	r3, #1
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025fe:	3b01      	subs	r3, #1
 8002600:	b29a      	uxth	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	695b      	ldr	r3, [r3, #20]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b04      	cmp	r3, #4
 8002612:	d11b      	bne.n	800264c <HAL_I2C_Master_Transmit+0x188>
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002618:	2b00      	cmp	r3, #0
 800261a:	d017      	beq.n	800264c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002620:	781a      	ldrb	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800262c:	1c5a      	adds	r2, r3, #1
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002636:	b29b      	uxth	r3, r3
 8002638:	3b01      	subs	r3, #1
 800263a:	b29a      	uxth	r2, r3
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002644:	3b01      	subs	r3, #1
 8002646:	b29a      	uxth	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	6a39      	ldr	r1, [r7, #32]
 8002650:	68f8      	ldr	r0, [r7, #12]
 8002652:	f002 f946 	bl	80048e2 <I2C_WaitOnBTFFlagUntilTimeout>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d00d      	beq.n	8002678 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002660:	2b04      	cmp	r3, #4
 8002662:	d107      	bne.n	8002674 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002672:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e01a      	b.n	80026ae <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800267c:	2b00      	cmp	r3, #0
 800267e:	d194      	bne.n	80025aa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800268e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2220      	movs	r2, #32
 8002694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80026a8:	2300      	movs	r3, #0
 80026aa:	e000      	b.n	80026ae <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80026ac:	2302      	movs	r3, #2
  }
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3718      	adds	r7, #24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	00100002 	.word	0x00100002
 80026bc:	ffff0000 	.word	0xffff0000

080026c0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b08c      	sub	sp, #48	; 0x30
 80026c4:	af02      	add	r7, sp, #8
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	607a      	str	r2, [r7, #4]
 80026ca:	461a      	mov	r2, r3
 80026cc:	460b      	mov	r3, r1
 80026ce:	817b      	strh	r3, [r7, #10]
 80026d0:	4613      	mov	r3, r2
 80026d2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026d4:	f7ff fa2c 	bl	8001b30 <HAL_GetTick>
 80026d8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b20      	cmp	r3, #32
 80026e4:	f040 820b 	bne.w	8002afe <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ea:	9300      	str	r3, [sp, #0]
 80026ec:	2319      	movs	r3, #25
 80026ee:	2201      	movs	r2, #1
 80026f0:	497c      	ldr	r1, [pc, #496]	; (80028e4 <HAL_I2C_Master_Receive+0x224>)
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f001 ffde 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80026fe:	2302      	movs	r3, #2
 8002700:	e1fe      	b.n	8002b00 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002708:	2b01      	cmp	r3, #1
 800270a:	d101      	bne.n	8002710 <HAL_I2C_Master_Receive+0x50>
 800270c:	2302      	movs	r3, #2
 800270e:	e1f7      	b.n	8002b00 <HAL_I2C_Master_Receive+0x440>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b01      	cmp	r3, #1
 8002724:	d007      	beq.n	8002736 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f042 0201 	orr.w	r2, r2, #1
 8002734:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002744:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2222      	movs	r2, #34	; 0x22
 800274a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2210      	movs	r2, #16
 8002752:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2200      	movs	r2, #0
 800275a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	893a      	ldrh	r2, [r7, #8]
 8002766:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276c:	b29a      	uxth	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	4a5c      	ldr	r2, [pc, #368]	; (80028e8 <HAL_I2C_Master_Receive+0x228>)
 8002776:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002778:	8979      	ldrh	r1, [r7, #10]
 800277a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f001 fe22 	bl	80043c8 <I2C_MasterRequestRead>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e1b8      	b.n	8002b00 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002792:	2b00      	cmp	r3, #0
 8002794:	d113      	bne.n	80027be <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002796:	2300      	movs	r3, #0
 8002798:	623b      	str	r3, [r7, #32]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	695b      	ldr	r3, [r3, #20]
 80027a0:	623b      	str	r3, [r7, #32]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	623b      	str	r3, [r7, #32]
 80027aa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	e18c      	b.n	8002ad8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d11b      	bne.n	80027fe <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027d6:	2300      	movs	r3, #0
 80027d8:	61fb      	str	r3, [r7, #28]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	61fb      	str	r3, [r7, #28]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	699b      	ldr	r3, [r3, #24]
 80027e8:	61fb      	str	r3, [r7, #28]
 80027ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	e16c      	b.n	8002ad8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002802:	2b02      	cmp	r3, #2
 8002804:	d11b      	bne.n	800283e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002814:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002824:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002826:	2300      	movs	r3, #0
 8002828:	61bb      	str	r3, [r7, #24]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	695b      	ldr	r3, [r3, #20]
 8002830:	61bb      	str	r3, [r7, #24]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	699b      	ldr	r3, [r3, #24]
 8002838:	61bb      	str	r3, [r7, #24]
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	e14c      	b.n	8002ad8 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800284c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800284e:	2300      	movs	r3, #0
 8002850:	617b      	str	r3, [r7, #20]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	617b      	str	r3, [r7, #20]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	617b      	str	r3, [r7, #20]
 8002862:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002864:	e138      	b.n	8002ad8 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800286a:	2b03      	cmp	r3, #3
 800286c:	f200 80f1 	bhi.w	8002a52 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002874:	2b01      	cmp	r3, #1
 8002876:	d123      	bne.n	80028c0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800287a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800287c:	68f8      	ldr	r0, [r7, #12]
 800287e:	f002 f8a3 	bl	80049c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e139      	b.n	8002b00 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	691a      	ldr	r2, [r3, #16]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002896:	b2d2      	uxtb	r2, r2
 8002898:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289e:	1c5a      	adds	r2, r3, #1
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028a8:	3b01      	subs	r3, #1
 80028aa:	b29a      	uxth	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	3b01      	subs	r3, #1
 80028b8:	b29a      	uxth	r2, r3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80028be:	e10b      	b.n	8002ad8 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d14e      	bne.n	8002966 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ca:	9300      	str	r3, [sp, #0]
 80028cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ce:	2200      	movs	r2, #0
 80028d0:	4906      	ldr	r1, [pc, #24]	; (80028ec <HAL_I2C_Master_Receive+0x22c>)
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f001 feee 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d008      	beq.n	80028f0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e10e      	b.n	8002b00 <HAL_I2C_Master_Receive+0x440>
 80028e2:	bf00      	nop
 80028e4:	00100002 	.word	0x00100002
 80028e8:	ffff0000 	.word	0xffff0000
 80028ec:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	691a      	ldr	r2, [r3, #16]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290a:	b2d2      	uxtb	r2, r2
 800290c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002912:	1c5a      	adds	r2, r3, #1
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800291c:	3b01      	subs	r3, #1
 800291e:	b29a      	uxth	r2, r3
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002928:	b29b      	uxth	r3, r3
 800292a:	3b01      	subs	r3, #1
 800292c:	b29a      	uxth	r2, r3
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	691a      	ldr	r2, [r3, #16]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293c:	b2d2      	uxtb	r2, r2
 800293e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002944:	1c5a      	adds	r2, r3, #1
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800294e:	3b01      	subs	r3, #1
 8002950:	b29a      	uxth	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800295a:	b29b      	uxth	r3, r3
 800295c:	3b01      	subs	r3, #1
 800295e:	b29a      	uxth	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002964:	e0b8      	b.n	8002ad8 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800296c:	2200      	movs	r2, #0
 800296e:	4966      	ldr	r1, [pc, #408]	; (8002b08 <HAL_I2C_Master_Receive+0x448>)
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f001 fe9f 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e0bf      	b.n	8002b00 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800298e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	691a      	ldr	r2, [r3, #16]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a2:	1c5a      	adds	r2, r3, #1
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ac:	3b01      	subs	r3, #1
 80029ae:	b29a      	uxth	r2, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	3b01      	subs	r3, #1
 80029bc:	b29a      	uxth	r2, r3
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c4:	9300      	str	r3, [sp, #0]
 80029c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029c8:	2200      	movs	r2, #0
 80029ca:	494f      	ldr	r1, [pc, #316]	; (8002b08 <HAL_I2C_Master_Receive+0x448>)
 80029cc:	68f8      	ldr	r0, [r7, #12]
 80029ce:	f001 fe71 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e091      	b.n	8002b00 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	691a      	ldr	r2, [r3, #16]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f6:	b2d2      	uxtb	r2, r2
 80029f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029fe:	1c5a      	adds	r2, r3, #1
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	3b01      	subs	r3, #1
 8002a18:	b29a      	uxth	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	691a      	ldr	r2, [r3, #16]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a50:	e042      	b.n	8002ad8 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f001 ffb6 	bl	80049c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e04c      	b.n	8002b00 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	691a      	ldr	r2, [r3, #16]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a70:	b2d2      	uxtb	r2, r2
 8002a72:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a78:	1c5a      	adds	r2, r3, #1
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a82:	3b01      	subs	r3, #1
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	3b01      	subs	r3, #1
 8002a92:	b29a      	uxth	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	f003 0304 	and.w	r3, r3, #4
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	d118      	bne.n	8002ad8 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	691a      	ldr	r2, [r3, #16]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab0:	b2d2      	uxtb	r2, r2
 8002ab2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab8:	1c5a      	adds	r2, r3, #1
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	b29a      	uxth	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	f47f aec2 	bne.w	8002866 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2220      	movs	r2, #32
 8002ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002afa:	2300      	movs	r3, #0
 8002afc:	e000      	b.n	8002b00 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002afe:	2302      	movs	r3, #2
  }
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3728      	adds	r7, #40	; 0x28
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	00010004 	.word	0x00010004

08002b0c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b088      	sub	sp, #32
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002b14:	2300      	movs	r3, #0
 8002b16:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b24:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b2c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b34:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002b36:	7bfb      	ldrb	r3, [r7, #15]
 8002b38:	2b10      	cmp	r3, #16
 8002b3a:	d003      	beq.n	8002b44 <HAL_I2C_EV_IRQHandler+0x38>
 8002b3c:	7bfb      	ldrb	r3, [r7, #15]
 8002b3e:	2b40      	cmp	r3, #64	; 0x40
 8002b40:	f040 80c1 	bne.w	8002cc6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d10d      	bne.n	8002b7a <HAL_I2C_EV_IRQHandler+0x6e>
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002b64:	d003      	beq.n	8002b6e <HAL_I2C_EV_IRQHandler+0x62>
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002b6c:	d101      	bne.n	8002b72 <HAL_I2C_EV_IRQHandler+0x66>
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e000      	b.n	8002b74 <HAL_I2C_EV_IRQHandler+0x68>
 8002b72:	2300      	movs	r3, #0
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	f000 8132 	beq.w	8002dde <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00c      	beq.n	8002b9e <HAL_I2C_EV_IRQHandler+0x92>
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	0a5b      	lsrs	r3, r3, #9
 8002b88:	f003 0301 	and.w	r3, r3, #1
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d006      	beq.n	8002b9e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f001 ff9e 	bl	8004ad2 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f000 fd79 	bl	800368e <I2C_Master_SB>
 8002b9c:	e092      	b.n	8002cc4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	08db      	lsrs	r3, r3, #3
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d009      	beq.n	8002bbe <HAL_I2C_EV_IRQHandler+0xb2>
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	0a5b      	lsrs	r3, r3, #9
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d003      	beq.n	8002bbe <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f000 fdef 	bl	800379a <I2C_Master_ADD10>
 8002bbc:	e082      	b.n	8002cc4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	085b      	lsrs	r3, r3, #1
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d009      	beq.n	8002bde <HAL_I2C_EV_IRQHandler+0xd2>
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	0a5b      	lsrs	r3, r3, #9
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 fe09 	bl	80037ee <I2C_Master_ADDR>
 8002bdc:	e072      	b.n	8002cc4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	089b      	lsrs	r3, r3, #2
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d03b      	beq.n	8002c62 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bf4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bf8:	f000 80f3 	beq.w	8002de2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	09db      	lsrs	r3, r3, #7
 8002c00:	f003 0301 	and.w	r3, r3, #1
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d00f      	beq.n	8002c28 <HAL_I2C_EV_IRQHandler+0x11c>
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	0a9b      	lsrs	r3, r3, #10
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d009      	beq.n	8002c28 <HAL_I2C_EV_IRQHandler+0x11c>
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	089b      	lsrs	r3, r3, #2
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d103      	bne.n	8002c28 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f000 f9f3 	bl	800300c <I2C_MasterTransmit_TXE>
 8002c26:	e04d      	b.n	8002cc4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	089b      	lsrs	r3, r3, #2
 8002c2c:	f003 0301 	and.w	r3, r3, #1
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f000 80d6 	beq.w	8002de2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	0a5b      	lsrs	r3, r3, #9
 8002c3a:	f003 0301 	and.w	r3, r3, #1
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	f000 80cf 	beq.w	8002de2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002c44:	7bbb      	ldrb	r3, [r7, #14]
 8002c46:	2b21      	cmp	r3, #33	; 0x21
 8002c48:	d103      	bne.n	8002c52 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 fa7a 	bl	8003144 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c50:	e0c7      	b.n	8002de2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002c52:	7bfb      	ldrb	r3, [r7, #15]
 8002c54:	2b40      	cmp	r3, #64	; 0x40
 8002c56:	f040 80c4 	bne.w	8002de2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 fae8 	bl	8003230 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c60:	e0bf      	b.n	8002de2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c70:	f000 80b7 	beq.w	8002de2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	099b      	lsrs	r3, r3, #6
 8002c78:	f003 0301 	and.w	r3, r3, #1
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d00f      	beq.n	8002ca0 <HAL_I2C_EV_IRQHandler+0x194>
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	0a9b      	lsrs	r3, r3, #10
 8002c84:	f003 0301 	and.w	r3, r3, #1
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d009      	beq.n	8002ca0 <HAL_I2C_EV_IRQHandler+0x194>
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	089b      	lsrs	r3, r3, #2
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d103      	bne.n	8002ca0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 fb5d 	bl	8003358 <I2C_MasterReceive_RXNE>
 8002c9e:	e011      	b.n	8002cc4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ca0:	69fb      	ldr	r3, [r7, #28]
 8002ca2:	089b      	lsrs	r3, r3, #2
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 809a 	beq.w	8002de2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	0a5b      	lsrs	r3, r3, #9
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	f000 8093 	beq.w	8002de2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f000 fbfc 	bl	80034ba <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002cc2:	e08e      	b.n	8002de2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002cc4:	e08d      	b.n	8002de2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d004      	beq.n	8002cd8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	695b      	ldr	r3, [r3, #20]
 8002cd4:	61fb      	str	r3, [r7, #28]
 8002cd6:	e007      	b.n	8002ce8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	695b      	ldr	r3, [r3, #20]
 8002ce6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	085b      	lsrs	r3, r3, #1
 8002cec:	f003 0301 	and.w	r3, r3, #1
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d012      	beq.n	8002d1a <HAL_I2C_EV_IRQHandler+0x20e>
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	0a5b      	lsrs	r3, r3, #9
 8002cf8:	f003 0301 	and.w	r3, r3, #1
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00c      	beq.n	8002d1a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d003      	beq.n	8002d10 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002d10:	69b9      	ldr	r1, [r7, #24]
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f000 ffba 	bl	8003c8c <I2C_Slave_ADDR>
 8002d18:	e066      	b.n	8002de8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	091b      	lsrs	r3, r3, #4
 8002d1e:	f003 0301 	and.w	r3, r3, #1
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d009      	beq.n	8002d3a <HAL_I2C_EV_IRQHandler+0x22e>
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	0a5b      	lsrs	r3, r3, #9
 8002d2a:	f003 0301 	and.w	r3, r3, #1
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f000 fff4 	bl	8003d20 <I2C_Slave_STOPF>
 8002d38:	e056      	b.n	8002de8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002d3a:	7bbb      	ldrb	r3, [r7, #14]
 8002d3c:	2b21      	cmp	r3, #33	; 0x21
 8002d3e:	d002      	beq.n	8002d46 <HAL_I2C_EV_IRQHandler+0x23a>
 8002d40:	7bbb      	ldrb	r3, [r7, #14]
 8002d42:	2b29      	cmp	r3, #41	; 0x29
 8002d44:	d125      	bne.n	8002d92 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	09db      	lsrs	r3, r3, #7
 8002d4a:	f003 0301 	and.w	r3, r3, #1
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00f      	beq.n	8002d72 <HAL_I2C_EV_IRQHandler+0x266>
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	0a9b      	lsrs	r3, r3, #10
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d009      	beq.n	8002d72 <HAL_I2C_EV_IRQHandler+0x266>
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	089b      	lsrs	r3, r3, #2
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d103      	bne.n	8002d72 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 fed0 	bl	8003b10 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d70:	e039      	b.n	8002de6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	089b      	lsrs	r3, r3, #2
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d033      	beq.n	8002de6 <HAL_I2C_EV_IRQHandler+0x2da>
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	0a5b      	lsrs	r3, r3, #9
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d02d      	beq.n	8002de6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 fefd 	bl	8003b8a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d90:	e029      	b.n	8002de6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	099b      	lsrs	r3, r3, #6
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00f      	beq.n	8002dbe <HAL_I2C_EV_IRQHandler+0x2b2>
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	0a9b      	lsrs	r3, r3, #10
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d009      	beq.n	8002dbe <HAL_I2C_EV_IRQHandler+0x2b2>
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	089b      	lsrs	r3, r3, #2
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d103      	bne.n	8002dbe <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 ff08 	bl	8003bcc <I2C_SlaveReceive_RXNE>
 8002dbc:	e014      	b.n	8002de8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	089b      	lsrs	r3, r3, #2
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00e      	beq.n	8002de8 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	0a5b      	lsrs	r3, r3, #9
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d008      	beq.n	8002de8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 ff36 	bl	8003c48 <I2C_SlaveReceive_BTF>
 8002ddc:	e004      	b.n	8002de8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002dde:	bf00      	nop
 8002de0:	e002      	b.n	8002de8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002de2:	bf00      	nop
 8002de4:	e000      	b.n	8002de8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002de6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002de8:	3720      	adds	r7, #32
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b08a      	sub	sp, #40	; 0x28
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	695b      	ldr	r3, [r3, #20]
 8002dfc:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002e06:	2300      	movs	r3, #0
 8002e08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e10:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002e12:	6a3b      	ldr	r3, [r7, #32]
 8002e14:	0a1b      	lsrs	r3, r3, #8
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00e      	beq.n	8002e3c <HAL_I2C_ER_IRQHandler+0x4e>
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	0a1b      	lsrs	r3, r3, #8
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d008      	beq.n	8002e3c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2c:	f043 0301 	orr.w	r3, r3, #1
 8002e30:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002e3a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002e3c:	6a3b      	ldr	r3, [r7, #32]
 8002e3e:	0a5b      	lsrs	r3, r3, #9
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00e      	beq.n	8002e66 <HAL_I2C_ER_IRQHandler+0x78>
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	0a1b      	lsrs	r3, r3, #8
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d008      	beq.n	8002e66 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e56:	f043 0302 	orr.w	r3, r3, #2
 8002e5a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002e64:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	0a9b      	lsrs	r3, r3, #10
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d03f      	beq.n	8002ef2 <HAL_I2C_ER_IRQHandler+0x104>
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	0a1b      	lsrs	r3, r3, #8
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d039      	beq.n	8002ef2 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8002e7e:	7efb      	ldrb	r3, [r7, #27]
 8002e80:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e90:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002e98:	7ebb      	ldrb	r3, [r7, #26]
 8002e9a:	2b20      	cmp	r3, #32
 8002e9c:	d112      	bne.n	8002ec4 <HAL_I2C_ER_IRQHandler+0xd6>
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d10f      	bne.n	8002ec4 <HAL_I2C_ER_IRQHandler+0xd6>
 8002ea4:	7cfb      	ldrb	r3, [r7, #19]
 8002ea6:	2b21      	cmp	r3, #33	; 0x21
 8002ea8:	d008      	beq.n	8002ebc <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002eaa:	7cfb      	ldrb	r3, [r7, #19]
 8002eac:	2b29      	cmp	r3, #41	; 0x29
 8002eae:	d005      	beq.n	8002ebc <HAL_I2C_ER_IRQHandler+0xce>
 8002eb0:	7cfb      	ldrb	r3, [r7, #19]
 8002eb2:	2b28      	cmp	r3, #40	; 0x28
 8002eb4:	d106      	bne.n	8002ec4 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2b21      	cmp	r3, #33	; 0x21
 8002eba:	d103      	bne.n	8002ec4 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f001 f85f 	bl	8003f80 <I2C_Slave_AF>
 8002ec2:	e016      	b.n	8002ef2 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002ecc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed0:	f043 0304 	orr.w	r3, r3, #4
 8002ed4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002ed6:	7efb      	ldrb	r3, [r7, #27]
 8002ed8:	2b10      	cmp	r3, #16
 8002eda:	d002      	beq.n	8002ee2 <HAL_I2C_ER_IRQHandler+0xf4>
 8002edc:	7efb      	ldrb	r3, [r7, #27]
 8002ede:	2b40      	cmp	r3, #64	; 0x40
 8002ee0:	d107      	bne.n	8002ef2 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ef0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002ef2:	6a3b      	ldr	r3, [r7, #32]
 8002ef4:	0adb      	lsrs	r3, r3, #11
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d00e      	beq.n	8002f1c <HAL_I2C_ER_IRQHandler+0x12e>
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	0a1b      	lsrs	r3, r3, #8
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d008      	beq.n	8002f1c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0c:	f043 0308 	orr.w	r3, r3, #8
 8002f10:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002f1a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d008      	beq.n	8002f34 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f28:	431a      	orrs	r2, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f001 f896 	bl	8004060 <I2C_ITError>
  }
}
 8002f34:	bf00      	nop
 8002f36:	3728      	adds	r7, #40	; 0x28
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002f58:	bf00      	nop
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr

08002f64 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002f6c:	bf00      	nop
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002f80:	bf00      	nop
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	460b      	mov	r3, r1
 8002f96:	70fb      	strb	r3, [r7, #3]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800301a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003022:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003028:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800302e:	2b00      	cmp	r3, #0
 8003030:	d150      	bne.n	80030d4 <I2C_MasterTransmit_TXE+0xc8>
 8003032:	7bfb      	ldrb	r3, [r7, #15]
 8003034:	2b21      	cmp	r3, #33	; 0x21
 8003036:	d14d      	bne.n	80030d4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	2b08      	cmp	r3, #8
 800303c:	d01d      	beq.n	800307a <I2C_MasterTransmit_TXE+0x6e>
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	2b20      	cmp	r3, #32
 8003042:	d01a      	beq.n	800307a <I2C_MasterTransmit_TXE+0x6e>
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800304a:	d016      	beq.n	800307a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	685a      	ldr	r2, [r3, #4]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800305a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2211      	movs	r2, #17
 8003060:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2220      	movs	r2, #32
 800306e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7ff ff62 	bl	8002f3c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003078:	e060      	b.n	800313c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003088:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003098:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2220      	movs	r2, #32
 80030a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b40      	cmp	r3, #64	; 0x40
 80030b2:	d107      	bne.n	80030c4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f7ff ff7d 	bl	8002fbc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80030c2:	e03b      	b.n	800313c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f7ff ff35 	bl	8002f3c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80030d2:	e033      	b.n	800313c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80030d4:	7bfb      	ldrb	r3, [r7, #15]
 80030d6:	2b21      	cmp	r3, #33	; 0x21
 80030d8:	d005      	beq.n	80030e6 <I2C_MasterTransmit_TXE+0xda>
 80030da:	7bbb      	ldrb	r3, [r7, #14]
 80030dc:	2b40      	cmp	r3, #64	; 0x40
 80030de:	d12d      	bne.n	800313c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80030e0:	7bfb      	ldrb	r3, [r7, #15]
 80030e2:	2b22      	cmp	r3, #34	; 0x22
 80030e4:	d12a      	bne.n	800313c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d108      	bne.n	8003102 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	685a      	ldr	r2, [r3, #4]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030fe:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003100:	e01c      	b.n	800313c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b40      	cmp	r3, #64	; 0x40
 800310c:	d103      	bne.n	8003116 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 f88e 	bl	8003230 <I2C_MemoryTransmit_TXE_BTF>
}
 8003114:	e012      	b.n	800313c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311a:	781a      	ldrb	r2, [r3, #0]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003126:	1c5a      	adds	r2, r3, #1
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003130:	b29b      	uxth	r3, r3
 8003132:	3b01      	subs	r3, #1
 8003134:	b29a      	uxth	r2, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800313a:	e7ff      	b.n	800313c <I2C_MasterTransmit_TXE+0x130>
 800313c:	bf00      	nop
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003150:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b21      	cmp	r3, #33	; 0x21
 800315c:	d164      	bne.n	8003228 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003162:	b29b      	uxth	r3, r3
 8003164:	2b00      	cmp	r3, #0
 8003166:	d012      	beq.n	800318e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316c:	781a      	ldrb	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003178:	1c5a      	adds	r2, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003182:	b29b      	uxth	r3, r3
 8003184:	3b01      	subs	r3, #1
 8003186:	b29a      	uxth	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800318c:	e04c      	b.n	8003228 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2b08      	cmp	r3, #8
 8003192:	d01d      	beq.n	80031d0 <I2C_MasterTransmit_BTF+0x8c>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2b20      	cmp	r3, #32
 8003198:	d01a      	beq.n	80031d0 <I2C_MasterTransmit_BTF+0x8c>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031a0:	d016      	beq.n	80031d0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80031b0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2211      	movs	r2, #17
 80031b6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2220      	movs	r2, #32
 80031c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	f7ff feb7 	bl	8002f3c <HAL_I2C_MasterTxCpltCallback>
}
 80031ce:	e02b      	b.n	8003228 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685a      	ldr	r2, [r3, #4]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80031de:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031ee:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2220      	movs	r2, #32
 80031fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b40      	cmp	r3, #64	; 0x40
 8003208:	d107      	bne.n	800321a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f7ff fed2 	bl	8002fbc <HAL_I2C_MemTxCpltCallback>
}
 8003218:	e006      	b.n	8003228 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f7ff fe8a 	bl	8002f3c <HAL_I2C_MasterTxCpltCallback>
}
 8003228:	bf00      	nop
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800323e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003244:	2b00      	cmp	r3, #0
 8003246:	d11d      	bne.n	8003284 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800324c:	2b01      	cmp	r3, #1
 800324e:	d10b      	bne.n	8003268 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003254:	b2da      	uxtb	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003260:	1c9a      	adds	r2, r3, #2
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003266:	e073      	b.n	8003350 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800326c:	b29b      	uxth	r3, r3
 800326e:	121b      	asrs	r3, r3, #8
 8003270:	b2da      	uxtb	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800327c:	1c5a      	adds	r2, r3, #1
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003282:	e065      	b.n	8003350 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003288:	2b01      	cmp	r3, #1
 800328a:	d10b      	bne.n	80032a4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003290:	b2da      	uxtb	r2, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800329c:	1c5a      	adds	r2, r3, #1
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80032a2:	e055      	b.n	8003350 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d151      	bne.n	8003350 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80032ac:	7bfb      	ldrb	r3, [r7, #15]
 80032ae:	2b22      	cmp	r3, #34	; 0x22
 80032b0:	d10d      	bne.n	80032ce <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032c0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032c6:	1c5a      	adds	r2, r3, #1
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	651a      	str	r2, [r3, #80]	; 0x50
}
 80032cc:	e040      	b.n	8003350 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d015      	beq.n	8003304 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80032d8:	7bfb      	ldrb	r3, [r7, #15]
 80032da:	2b21      	cmp	r3, #33	; 0x21
 80032dc:	d112      	bne.n	8003304 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e2:	781a      	ldrb	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ee:	1c5a      	adds	r2, r3, #1
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	3b01      	subs	r3, #1
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003302:	e025      	b.n	8003350 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003308:	b29b      	uxth	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d120      	bne.n	8003350 <I2C_MemoryTransmit_TXE_BTF+0x120>
 800330e:	7bfb      	ldrb	r3, [r7, #15]
 8003310:	2b21      	cmp	r3, #33	; 0x21
 8003312:	d11d      	bne.n	8003350 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685a      	ldr	r2, [r3, #4]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003322:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003332:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2220      	movs	r2, #32
 800333e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f7ff fe36 	bl	8002fbc <HAL_I2C_MemTxCpltCallback>
}
 8003350:	bf00      	nop
 8003352:	3710      	adds	r7, #16
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003366:	b2db      	uxtb	r3, r3
 8003368:	2b22      	cmp	r3, #34	; 0x22
 800336a:	f040 80a2 	bne.w	80034b2 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003372:	b29b      	uxth	r3, r3
 8003374:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2b03      	cmp	r3, #3
 800337a:	d921      	bls.n	80033c0 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	691a      	ldr	r2, [r3, #16]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003386:	b2d2      	uxtb	r2, r2
 8003388:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338e:	1c5a      	adds	r2, r3, #1
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003398:	b29b      	uxth	r3, r3
 800339a:	3b01      	subs	r3, #1
 800339c:	b29a      	uxth	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	2b03      	cmp	r3, #3
 80033aa:	f040 8082 	bne.w	80034b2 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033bc:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80033be:	e078      	b.n	80034b2 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d074      	beq.n	80034b2 <I2C_MasterReceive_RXNE+0x15a>
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d002      	beq.n	80033d4 <I2C_MasterReceive_RXNE+0x7c>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d16e      	bne.n	80034b2 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f001 fac5 	bl	8004964 <I2C_WaitOnSTOPRequestThroughIT>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d142      	bne.n	8003466 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033ee:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80033fe:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	691a      	ldr	r2, [r3, #16]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340a:	b2d2      	uxtb	r2, r2
 800340c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003412:	1c5a      	adds	r2, r3, #1
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800341c:	b29b      	uxth	r3, r3
 800341e:	3b01      	subs	r3, #1
 8003420:	b29a      	uxth	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2220      	movs	r2, #32
 800342a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003434:	b2db      	uxtb	r3, r3
 8003436:	2b40      	cmp	r3, #64	; 0x40
 8003438:	d10a      	bne.n	8003450 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7ff fdc1 	bl	8002fd0 <HAL_I2C_MemRxCpltCallback>
}
 800344e:	e030      	b.n	80034b2 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2212      	movs	r2, #18
 800345c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f7ff fd76 	bl	8002f50 <HAL_I2C_MasterRxCpltCallback>
}
 8003464:	e025      	b.n	80034b2 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	685a      	ldr	r2, [r3, #4]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003474:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	691a      	ldr	r2, [r3, #16]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003480:	b2d2      	uxtb	r2, r2
 8003482:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003488:	1c5a      	adds	r2, r3, #1
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003492:	b29b      	uxth	r3, r3
 8003494:	3b01      	subs	r3, #1
 8003496:	b29a      	uxth	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2220      	movs	r2, #32
 80034a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f7ff fd99 	bl	8002fe4 <HAL_I2C_ErrorCallback>
}
 80034b2:	bf00      	nop
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b084      	sub	sp, #16
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c6:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d11b      	bne.n	800350a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034e0:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	691a      	ldr	r2, [r3, #16]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ec:	b2d2      	uxtb	r2, r2
 80034ee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f4:	1c5a      	adds	r2, r3, #1
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034fe:	b29b      	uxth	r3, r3
 8003500:	3b01      	subs	r3, #1
 8003502:	b29a      	uxth	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003508:	e0bd      	b.n	8003686 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800350e:	b29b      	uxth	r3, r3
 8003510:	2b03      	cmp	r3, #3
 8003512:	d129      	bne.n	8003568 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	685a      	ldr	r2, [r3, #4]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003522:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2b04      	cmp	r3, #4
 8003528:	d00a      	beq.n	8003540 <I2C_MasterReceive_BTF+0x86>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2b02      	cmp	r3, #2
 800352e:	d007      	beq.n	8003540 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800353e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	691a      	ldr	r2, [r3, #16]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354a:	b2d2      	uxtb	r2, r2
 800354c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	1c5a      	adds	r2, r3, #1
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800355c:	b29b      	uxth	r3, r3
 800355e:	3b01      	subs	r3, #1
 8003560:	b29a      	uxth	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003566:	e08e      	b.n	8003686 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800356c:	b29b      	uxth	r3, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d176      	bne.n	8003660 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2b01      	cmp	r3, #1
 8003576:	d002      	beq.n	800357e <I2C_MasterReceive_BTF+0xc4>
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2b10      	cmp	r3, #16
 800357c:	d108      	bne.n	8003590 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800358c:	601a      	str	r2, [r3, #0]
 800358e:	e019      	b.n	80035c4 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2b04      	cmp	r3, #4
 8003594:	d002      	beq.n	800359c <I2C_MasterReceive_BTF+0xe2>
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2b02      	cmp	r3, #2
 800359a:	d108      	bne.n	80035ae <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80035aa:	601a      	str	r2, [r3, #0]
 80035ac:	e00a      	b.n	80035c4 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2b10      	cmp	r3, #16
 80035b2:	d007      	beq.n	80035c4 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035c2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	691a      	ldr	r2, [r3, #16]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ce:	b2d2      	uxtb	r2, r2
 80035d0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d6:	1c5a      	adds	r2, r3, #1
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	3b01      	subs	r3, #1
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	691a      	ldr	r2, [r3, #16]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	b2d2      	uxtb	r2, r2
 80035f6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fc:	1c5a      	adds	r2, r3, #1
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003606:	b29b      	uxth	r3, r3
 8003608:	3b01      	subs	r3, #1
 800360a:	b29a      	uxth	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	685a      	ldr	r2, [r3, #4]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800361e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800362e:	b2db      	uxtb	r3, r3
 8003630:	2b40      	cmp	r3, #64	; 0x40
 8003632:	d10a      	bne.n	800364a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7ff fcc4 	bl	8002fd0 <HAL_I2C_MemRxCpltCallback>
}
 8003648:	e01d      	b.n	8003686 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2212      	movs	r2, #18
 8003656:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f7ff fc79 	bl	8002f50 <HAL_I2C_MasterRxCpltCallback>
}
 800365e:	e012      	b.n	8003686 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	691a      	ldr	r2, [r3, #16]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366a:	b2d2      	uxtb	r2, r2
 800366c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003672:	1c5a      	adds	r2, r3, #1
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800367c:	b29b      	uxth	r3, r3
 800367e:	3b01      	subs	r3, #1
 8003680:	b29a      	uxth	r2, r3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003686:	bf00      	nop
 8003688:	3710      	adds	r7, #16
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800368e:	b480      	push	{r7}
 8003690:	b083      	sub	sp, #12
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b40      	cmp	r3, #64	; 0x40
 80036a0:	d117      	bne.n	80036d2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d109      	bne.n	80036be <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	461a      	mov	r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036ba:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80036bc:	e067      	b.n	800378e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	f043 0301 	orr.w	r3, r3, #1
 80036c8:	b2da      	uxtb	r2, r3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	611a      	str	r2, [r3, #16]
}
 80036d0:	e05d      	b.n	800378e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036da:	d133      	bne.n	8003744 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b21      	cmp	r3, #33	; 0x21
 80036e6:	d109      	bne.n	80036fc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	461a      	mov	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036f8:	611a      	str	r2, [r3, #16]
 80036fa:	e008      	b.n	800370e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003700:	b2db      	uxtb	r3, r3
 8003702:	f043 0301 	orr.w	r3, r3, #1
 8003706:	b2da      	uxtb	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003712:	2b00      	cmp	r3, #0
 8003714:	d004      	beq.n	8003720 <I2C_Master_SB+0x92>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800371a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800371c:	2b00      	cmp	r3, #0
 800371e:	d108      	bne.n	8003732 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003724:	2b00      	cmp	r3, #0
 8003726:	d032      	beq.n	800378e <I2C_Master_SB+0x100>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800372c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800372e:	2b00      	cmp	r3, #0
 8003730:	d02d      	beq.n	800378e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	685a      	ldr	r2, [r3, #4]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003740:	605a      	str	r2, [r3, #4]
}
 8003742:	e024      	b.n	800378e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10e      	bne.n	800376a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003750:	b29b      	uxth	r3, r3
 8003752:	11db      	asrs	r3, r3, #7
 8003754:	b2db      	uxtb	r3, r3
 8003756:	f003 0306 	and.w	r3, r3, #6
 800375a:	b2db      	uxtb	r3, r3
 800375c:	f063 030f 	orn	r3, r3, #15
 8003760:	b2da      	uxtb	r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	611a      	str	r2, [r3, #16]
}
 8003768:	e011      	b.n	800378e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800376e:	2b01      	cmp	r3, #1
 8003770:	d10d      	bne.n	800378e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003776:	b29b      	uxth	r3, r3
 8003778:	11db      	asrs	r3, r3, #7
 800377a:	b2db      	uxtb	r3, r3
 800377c:	f003 0306 	and.w	r3, r3, #6
 8003780:	b2db      	uxtb	r3, r3
 8003782:	f063 030e 	orn	r3, r3, #14
 8003786:	b2da      	uxtb	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	611a      	str	r2, [r3, #16]
}
 800378e:	bf00      	nop
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr

0800379a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800379a:	b480      	push	{r7}
 800379c:	b083      	sub	sp, #12
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a6:	b2da      	uxtb	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d004      	beq.n	80037c0 <I2C_Master_ADD10+0x26>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d108      	bne.n	80037d2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00c      	beq.n	80037e2 <I2C_Master_ADD10+0x48>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d007      	beq.n	80037e2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	685a      	ldr	r2, [r3, #4]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037e0:	605a      	str	r2, [r3, #4]
  }
}
 80037e2:	bf00      	nop
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b091      	sub	sp, #68	; 0x44
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037fc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003804:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800380a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003812:	b2db      	uxtb	r3, r3
 8003814:	2b22      	cmp	r3, #34	; 0x22
 8003816:	f040 8169 	bne.w	8003aec <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10f      	bne.n	8003842 <I2C_Master_ADDR+0x54>
 8003822:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003826:	2b40      	cmp	r3, #64	; 0x40
 8003828:	d10b      	bne.n	8003842 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800382a:	2300      	movs	r3, #0
 800382c:	633b      	str	r3, [r7, #48]	; 0x30
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	695b      	ldr	r3, [r3, #20]
 8003834:	633b      	str	r3, [r7, #48]	; 0x30
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	633b      	str	r3, [r7, #48]	; 0x30
 800383e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003840:	e160      	b.n	8003b04 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003846:	2b00      	cmp	r3, #0
 8003848:	d11d      	bne.n	8003886 <I2C_Master_ADDR+0x98>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003852:	d118      	bne.n	8003886 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003854:	2300      	movs	r3, #0
 8003856:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003868:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003878:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800387e:	1c5a      	adds	r2, r3, #1
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	651a      	str	r2, [r3, #80]	; 0x50
 8003884:	e13e      	b.n	8003b04 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800388a:	b29b      	uxth	r3, r3
 800388c:	2b00      	cmp	r3, #0
 800388e:	d113      	bne.n	80038b8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003890:	2300      	movs	r3, #0
 8003892:	62bb      	str	r3, [r7, #40]	; 0x28
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	62bb      	str	r3, [r7, #40]	; 0x28
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80038a4:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038b4:	601a      	str	r2, [r3, #0]
 80038b6:	e115      	b.n	8003ae4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038bc:	b29b      	uxth	r3, r3
 80038be:	2b01      	cmp	r3, #1
 80038c0:	f040 808a 	bne.w	80039d8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80038c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038c6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80038ca:	d137      	bne.n	800393c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038da:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038ea:	d113      	bne.n	8003914 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038fa:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038fc:	2300      	movs	r3, #0
 80038fe:	627b      	str	r3, [r7, #36]	; 0x24
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	627b      	str	r3, [r7, #36]	; 0x24
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	627b      	str	r3, [r7, #36]	; 0x24
 8003910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003912:	e0e7      	b.n	8003ae4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003914:	2300      	movs	r3, #0
 8003916:	623b      	str	r3, [r7, #32]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	623b      	str	r3, [r7, #32]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	699b      	ldr	r3, [r3, #24]
 8003926:	623b      	str	r3, [r7, #32]
 8003928:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003938:	601a      	str	r2, [r3, #0]
 800393a:	e0d3      	b.n	8003ae4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800393c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800393e:	2b08      	cmp	r3, #8
 8003940:	d02e      	beq.n	80039a0 <I2C_Master_ADDR+0x1b2>
 8003942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003944:	2b20      	cmp	r3, #32
 8003946:	d02b      	beq.n	80039a0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800394a:	2b12      	cmp	r3, #18
 800394c:	d102      	bne.n	8003954 <I2C_Master_ADDR+0x166>
 800394e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003950:	2b01      	cmp	r3, #1
 8003952:	d125      	bne.n	80039a0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003956:	2b04      	cmp	r3, #4
 8003958:	d00e      	beq.n	8003978 <I2C_Master_ADDR+0x18a>
 800395a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800395c:	2b02      	cmp	r3, #2
 800395e:	d00b      	beq.n	8003978 <I2C_Master_ADDR+0x18a>
 8003960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003962:	2b10      	cmp	r3, #16
 8003964:	d008      	beq.n	8003978 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003974:	601a      	str	r2, [r3, #0]
 8003976:	e007      	b.n	8003988 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003986:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003988:	2300      	movs	r3, #0
 800398a:	61fb      	str	r3, [r7, #28]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	695b      	ldr	r3, [r3, #20]
 8003992:	61fb      	str	r3, [r7, #28]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	61fb      	str	r3, [r7, #28]
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	e0a1      	b.n	8003ae4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039ae:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039b0:	2300      	movs	r3, #0
 80039b2:	61bb      	str	r3, [r7, #24]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	61bb      	str	r3, [r7, #24]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	61bb      	str	r3, [r7, #24]
 80039c4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039d4:	601a      	str	r2, [r3, #0]
 80039d6:	e085      	b.n	8003ae4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d14d      	bne.n	8003a7e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80039e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039e4:	2b04      	cmp	r3, #4
 80039e6:	d016      	beq.n	8003a16 <I2C_Master_ADDR+0x228>
 80039e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d013      	beq.n	8003a16 <I2C_Master_ADDR+0x228>
 80039ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f0:	2b10      	cmp	r3, #16
 80039f2:	d010      	beq.n	8003a16 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a02:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a12:	601a      	str	r2, [r3, #0]
 8003a14:	e007      	b.n	8003a26 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a24:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a34:	d117      	bne.n	8003a66 <I2C_Master_ADDR+0x278>
 8003a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a38:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a3c:	d00b      	beq.n	8003a56 <I2C_Master_ADDR+0x268>
 8003a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d008      	beq.n	8003a56 <I2C_Master_ADDR+0x268>
 8003a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a46:	2b08      	cmp	r3, #8
 8003a48:	d005      	beq.n	8003a56 <I2C_Master_ADDR+0x268>
 8003a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a4c:	2b10      	cmp	r3, #16
 8003a4e:	d002      	beq.n	8003a56 <I2C_Master_ADDR+0x268>
 8003a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a52:	2b20      	cmp	r3, #32
 8003a54:	d107      	bne.n	8003a66 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a64:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a66:	2300      	movs	r3, #0
 8003a68:	617b      	str	r3, [r7, #20]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	617b      	str	r3, [r7, #20]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	617b      	str	r3, [r7, #20]
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	e032      	b.n	8003ae4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a8c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a9c:	d117      	bne.n	8003ace <I2C_Master_ADDR+0x2e0>
 8003a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aa0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003aa4:	d00b      	beq.n	8003abe <I2C_Master_ADDR+0x2d0>
 8003aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d008      	beq.n	8003abe <I2C_Master_ADDR+0x2d0>
 8003aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aae:	2b08      	cmp	r3, #8
 8003ab0:	d005      	beq.n	8003abe <I2C_Master_ADDR+0x2d0>
 8003ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ab4:	2b10      	cmp	r3, #16
 8003ab6:	d002      	beq.n	8003abe <I2C_Master_ADDR+0x2d0>
 8003ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aba:	2b20      	cmp	r3, #32
 8003abc:	d107      	bne.n	8003ace <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	685a      	ldr	r2, [r3, #4]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003acc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ace:	2300      	movs	r3, #0
 8003ad0:	613b      	str	r3, [r7, #16]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	695b      	ldr	r3, [r3, #20]
 8003ad8:	613b      	str	r3, [r7, #16]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	699b      	ldr	r3, [r3, #24]
 8003ae0:	613b      	str	r3, [r7, #16]
 8003ae2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003aea:	e00b      	b.n	8003b04 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aec:	2300      	movs	r3, #0
 8003aee:	60fb      	str	r3, [r7, #12]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	695b      	ldr	r3, [r3, #20]
 8003af6:	60fb      	str	r3, [r7, #12]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	699b      	ldr	r3, [r3, #24]
 8003afe:	60fb      	str	r3, [r7, #12]
 8003b00:	68fb      	ldr	r3, [r7, #12]
}
 8003b02:	e7ff      	b.n	8003b04 <I2C_Master_ADDR+0x316>
 8003b04:	bf00      	nop
 8003b06:	3744      	adds	r7, #68	; 0x44
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr

08003b10 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b1e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d02b      	beq.n	8003b82 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2e:	781a      	ldrb	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3a:	1c5a      	adds	r2, r3, #1
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	3b01      	subs	r3, #1
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d114      	bne.n	8003b82 <I2C_SlaveTransmit_TXE+0x72>
 8003b58:	7bfb      	ldrb	r3, [r7, #15]
 8003b5a:	2b29      	cmp	r3, #41	; 0x29
 8003b5c:	d111      	bne.n	8003b82 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685a      	ldr	r2, [r3, #4]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b6c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2221      	movs	r2, #33	; 0x21
 8003b72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2228      	movs	r2, #40	; 0x28
 8003b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f7ff f9f1 	bl	8002f64 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003b82:	bf00      	nop
 8003b84:	3710      	adds	r7, #16
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b8a:	b480      	push	{r7}
 8003b8c:	b083      	sub	sp, #12
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d011      	beq.n	8003bc0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba0:	781a      	ldrb	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003bc0:	bf00      	nop
 8003bc2:	370c      	adds	r7, #12
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bda:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d02c      	beq.n	8003c40 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	691a      	ldr	r2, [r3, #16]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf0:	b2d2      	uxtb	r2, r2
 8003bf2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf8:	1c5a      	adds	r2, r3, #1
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	3b01      	subs	r3, #1
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d114      	bne.n	8003c40 <I2C_SlaveReceive_RXNE+0x74>
 8003c16:	7bfb      	ldrb	r3, [r7, #15]
 8003c18:	2b2a      	cmp	r3, #42	; 0x2a
 8003c1a:	d111      	bne.n	8003c40 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685a      	ldr	r2, [r3, #4]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c2a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2222      	movs	r2, #34	; 0x22
 8003c30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2228      	movs	r2, #40	; 0x28
 8003c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f7ff f99c 	bl	8002f78 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003c40:	bf00      	nop
 8003c42:	3710      	adds	r7, #16
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c54:	b29b      	uxth	r3, r3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d012      	beq.n	8003c80 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	691a      	ldr	r2, [r3, #16]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c64:	b2d2      	uxtb	r2, r2
 8003c66:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6c:	1c5a      	adds	r2, r3, #1
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c76:	b29b      	uxth	r3, r3
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003c80:	bf00      	nop
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003c96:	2300      	movs	r3, #0
 8003c98:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003ca6:	2b28      	cmp	r3, #40	; 0x28
 8003ca8:	d127      	bne.n	8003cfa <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cb8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	089b      	lsrs	r3, r3, #2
 8003cbe:	f003 0301 	and.w	r3, r3, #1
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	09db      	lsrs	r3, r3, #7
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d103      	bne.n	8003cde <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	81bb      	strh	r3, [r7, #12]
 8003cdc:	e002      	b.n	8003ce4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003cec:	89ba      	ldrh	r2, [r7, #12]
 8003cee:	7bfb      	ldrb	r3, [r7, #15]
 8003cf0:	4619      	mov	r1, r3
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f7ff f94a 	bl	8002f8c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003cf8:	e00e      	b.n	8003d18 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	60bb      	str	r3, [r7, #8]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	695b      	ldr	r3, [r3, #20]
 8003d04:	60bb      	str	r3, [r7, #8]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	60bb      	str	r3, [r7, #8]
 8003d0e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003d18:	bf00      	nop
 8003d1a:	3710      	adds	r7, #16
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d2e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	685a      	ldr	r2, [r3, #4]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d3e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003d40:	2300      	movs	r3, #0
 8003d42:	60bb      	str	r3, [r7, #8]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	60bb      	str	r3, [r7, #8]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0201 	orr.w	r2, r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]
 8003d5c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d6c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d7c:	d172      	bne.n	8003e64 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d7e:	7bfb      	ldrb	r3, [r7, #15]
 8003d80:	2b22      	cmp	r3, #34	; 0x22
 8003d82:	d002      	beq.n	8003d8a <I2C_Slave_STOPF+0x6a>
 8003d84:	7bfb      	ldrb	r3, [r7, #15]
 8003d86:	2b2a      	cmp	r3, #42	; 0x2a
 8003d88:	d135      	bne.n	8003df6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	b29a      	uxth	r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d005      	beq.n	8003dae <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da6:	f043 0204 	orr.w	r2, r3, #4
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	685a      	ldr	r2, [r3, #4]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dbc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7fe f863 	bl	8001e8e <HAL_DMA_GetState>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d049      	beq.n	8003e62 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd2:	4a69      	ldr	r2, [pc, #420]	; (8003f78 <I2C_Slave_STOPF+0x258>)
 8003dd4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fe f835 	bl	8001e4a <HAL_DMA_Abort_IT>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d03d      	beq.n	8003e62 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003df0:	4610      	mov	r0, r2
 8003df2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003df4:	e035      	b.n	8003e62 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	b29a      	uxth	r2, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d005      	beq.n	8003e1a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e12:	f043 0204 	orr.w	r2, r3, #4
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e28:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7fe f82d 	bl	8001e8e <HAL_DMA_GetState>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d014      	beq.n	8003e64 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e3e:	4a4e      	ldr	r2, [pc, #312]	; (8003f78 <I2C_Slave_STOPF+0x258>)
 8003e40:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7fd ffff 	bl	8001e4a <HAL_DMA_Abort_IT>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d008      	beq.n	8003e64 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e5c:	4610      	mov	r0, r2
 8003e5e:	4798      	blx	r3
 8003e60:	e000      	b.n	8003e64 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003e62:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d03e      	beq.n	8003eec <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	f003 0304 	and.w	r3, r3, #4
 8003e78:	2b04      	cmp	r3, #4
 8003e7a:	d112      	bne.n	8003ea2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	691a      	ldr	r2, [r3, #16]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e86:	b2d2      	uxtb	r2, r2
 8003e88:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8e:	1c5a      	adds	r2, r3, #1
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	695b      	ldr	r3, [r3, #20]
 8003ea8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eac:	2b40      	cmp	r3, #64	; 0x40
 8003eae:	d112      	bne.n	8003ed6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	691a      	ldr	r2, [r3, #16]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eba:	b2d2      	uxtb	r2, r2
 8003ebc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec2:	1c5a      	adds	r2, r3, #1
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d005      	beq.n	8003eec <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee4:	f043 0204 	orr.w	r2, r3, #4
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d003      	beq.n	8003efc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 f8b3 	bl	8004060 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003efa:	e039      	b.n	8003f70 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003efc:	7bfb      	ldrb	r3, [r7, #15]
 8003efe:	2b2a      	cmp	r3, #42	; 0x2a
 8003f00:	d109      	bne.n	8003f16 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2228      	movs	r2, #40	; 0x28
 8003f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f7ff f831 	bl	8002f78 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b28      	cmp	r3, #40	; 0x28
 8003f20:	d111      	bne.n	8003f46 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a15      	ldr	r2, [pc, #84]	; (8003f7c <I2C_Slave_STOPF+0x25c>)
 8003f26:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2220      	movs	r2, #32
 8003f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f7ff f832 	bl	8002fa8 <HAL_I2C_ListenCpltCallback>
}
 8003f44:	e014      	b.n	8003f70 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4a:	2b22      	cmp	r3, #34	; 0x22
 8003f4c:	d002      	beq.n	8003f54 <I2C_Slave_STOPF+0x234>
 8003f4e:	7bfb      	ldrb	r3, [r7, #15]
 8003f50:	2b22      	cmp	r3, #34	; 0x22
 8003f52:	d10d      	bne.n	8003f70 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2220      	movs	r2, #32
 8003f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f7ff f804 	bl	8002f78 <HAL_I2C_SlaveRxCpltCallback>
}
 8003f70:	bf00      	nop
 8003f72:	3710      	adds	r7, #16
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	08004565 	.word	0x08004565
 8003f7c:	ffff0000 	.word	0xffff0000

08003f80 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f94:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	2b08      	cmp	r3, #8
 8003f9a:	d002      	beq.n	8003fa2 <I2C_Slave_AF+0x22>
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	2b20      	cmp	r3, #32
 8003fa0:	d129      	bne.n	8003ff6 <I2C_Slave_AF+0x76>
 8003fa2:	7bfb      	ldrb	r3, [r7, #15]
 8003fa4:	2b28      	cmp	r3, #40	; 0x28
 8003fa6:	d126      	bne.n	8003ff6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	4a2c      	ldr	r2, [pc, #176]	; (800405c <I2C_Slave_AF+0xdc>)
 8003fac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	685a      	ldr	r2, [r3, #4]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003fbc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fc6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fd6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2220      	movs	r2, #32
 8003fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f7fe ffda 	bl	8002fa8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003ff4:	e02e      	b.n	8004054 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	2b21      	cmp	r3, #33	; 0x21
 8003ffa:	d126      	bne.n	800404a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a17      	ldr	r2, [pc, #92]	; (800405c <I2C_Slave_AF+0xdc>)
 8004000:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2221      	movs	r2, #33	; 0x21
 8004006:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2220      	movs	r2, #32
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004026:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004030:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004040:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f7fe ff8e 	bl	8002f64 <HAL_I2C_SlaveTxCpltCallback>
}
 8004048:	e004      	b.n	8004054 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004052:	615a      	str	r2, [r3, #20]
}
 8004054:	bf00      	nop
 8004056:	3710      	adds	r7, #16
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	ffff0000 	.word	0xffff0000

08004060 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800406e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004076:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004078:	7bbb      	ldrb	r3, [r7, #14]
 800407a:	2b10      	cmp	r3, #16
 800407c:	d002      	beq.n	8004084 <I2C_ITError+0x24>
 800407e:	7bbb      	ldrb	r3, [r7, #14]
 8004080:	2b40      	cmp	r3, #64	; 0x40
 8004082:	d10a      	bne.n	800409a <I2C_ITError+0x3a>
 8004084:	7bfb      	ldrb	r3, [r7, #15]
 8004086:	2b22      	cmp	r3, #34	; 0x22
 8004088:	d107      	bne.n	800409a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004098:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800409a:	7bfb      	ldrb	r3, [r7, #15]
 800409c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80040a0:	2b28      	cmp	r3, #40	; 0x28
 80040a2:	d107      	bne.n	80040b4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2228      	movs	r2, #40	; 0x28
 80040ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80040b2:	e015      	b.n	80040e0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040c2:	d00a      	beq.n	80040da <I2C_ITError+0x7a>
 80040c4:	7bfb      	ldrb	r3, [r7, #15]
 80040c6:	2b60      	cmp	r3, #96	; 0x60
 80040c8:	d007      	beq.n	80040da <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2220      	movs	r2, #32
 80040ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040ee:	d162      	bne.n	80041b6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	685a      	ldr	r2, [r3, #4]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040fe:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004104:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b01      	cmp	r3, #1
 800410c:	d020      	beq.n	8004150 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004112:	4a6a      	ldr	r2, [pc, #424]	; (80042bc <I2C_ITError+0x25c>)
 8004114:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800411a:	4618      	mov	r0, r3
 800411c:	f7fd fe95 	bl	8001e4a <HAL_DMA_Abort_IT>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	f000 8089 	beq.w	800423a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f022 0201 	bic.w	r2, r2, #1
 8004136:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2220      	movs	r2, #32
 800413c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004144:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800414a:	4610      	mov	r0, r2
 800414c:	4798      	blx	r3
 800414e:	e074      	b.n	800423a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004154:	4a59      	ldr	r2, [pc, #356]	; (80042bc <I2C_ITError+0x25c>)
 8004156:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415c:	4618      	mov	r0, r3
 800415e:	f7fd fe74 	bl	8001e4a <HAL_DMA_Abort_IT>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d068      	beq.n	800423a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004172:	2b40      	cmp	r3, #64	; 0x40
 8004174:	d10b      	bne.n	800418e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	691a      	ldr	r2, [r3, #16]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004180:	b2d2      	uxtb	r2, r2
 8004182:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004188:	1c5a      	adds	r2, r3, #1
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 0201 	bic.w	r2, r2, #1
 800419c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2220      	movs	r2, #32
 80041a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041b0:	4610      	mov	r0, r2
 80041b2:	4798      	blx	r3
 80041b4:	e041      	b.n	800423a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	2b60      	cmp	r3, #96	; 0x60
 80041c0:	d125      	bne.n	800420e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2220      	movs	r2, #32
 80041c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041da:	2b40      	cmp	r3, #64	; 0x40
 80041dc:	d10b      	bne.n	80041f6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	691a      	ldr	r2, [r3, #16]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e8:	b2d2      	uxtb	r2, r2
 80041ea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f0:	1c5a      	adds	r2, r3, #1
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f022 0201 	bic.w	r2, r2, #1
 8004204:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f7fe fef6 	bl	8002ff8 <HAL_I2C_AbortCpltCallback>
 800420c:	e015      	b.n	800423a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	695b      	ldr	r3, [r3, #20]
 8004214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004218:	2b40      	cmp	r3, #64	; 0x40
 800421a:	d10b      	bne.n	8004234 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	691a      	ldr	r2, [r3, #16]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004226:	b2d2      	uxtb	r2, r2
 8004228:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422e:	1c5a      	adds	r2, r3, #1
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f7fe fed5 	bl	8002fe4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b00      	cmp	r3, #0
 8004248:	d10e      	bne.n	8004268 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004250:	2b00      	cmp	r3, #0
 8004252:	d109      	bne.n	8004268 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800425a:	2b00      	cmp	r3, #0
 800425c:	d104      	bne.n	8004268 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004264:	2b00      	cmp	r3, #0
 8004266:	d007      	beq.n	8004278 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	685a      	ldr	r2, [r3, #4]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004276:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800427e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	2b04      	cmp	r3, #4
 800428a:	d113      	bne.n	80042b4 <I2C_ITError+0x254>
 800428c:	7bfb      	ldrb	r3, [r7, #15]
 800428e:	2b28      	cmp	r3, #40	; 0x28
 8004290:	d110      	bne.n	80042b4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a0a      	ldr	r2, [pc, #40]	; (80042c0 <I2C_ITError+0x260>)
 8004296:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2220      	movs	r2, #32
 80042a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7fe fe7a 	bl	8002fa8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80042b4:	bf00      	nop
 80042b6:	3710      	adds	r7, #16
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	08004565 	.word	0x08004565
 80042c0:	ffff0000 	.word	0xffff0000

080042c4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b088      	sub	sp, #32
 80042c8:	af02      	add	r7, sp, #8
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	607a      	str	r2, [r7, #4]
 80042ce:	603b      	str	r3, [r7, #0]
 80042d0:	460b      	mov	r3, r1
 80042d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042d8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	2b08      	cmp	r3, #8
 80042de:	d006      	beq.n	80042ee <I2C_MasterRequestWrite+0x2a>
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d003      	beq.n	80042ee <I2C_MasterRequestWrite+0x2a>
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80042ec:	d108      	bne.n	8004300 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042fc:	601a      	str	r2, [r3, #0]
 80042fe:	e00b      	b.n	8004318 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004304:	2b12      	cmp	r3, #18
 8004306:	d107      	bne.n	8004318 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004316:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	9300      	str	r3, [sp, #0]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004324:	68f8      	ldr	r0, [r7, #12]
 8004326:	f000 f9c5 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00d      	beq.n	800434c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800433a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800433e:	d103      	bne.n	8004348 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004346:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	e035      	b.n	80043b8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	691b      	ldr	r3, [r3, #16]
 8004350:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004354:	d108      	bne.n	8004368 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004356:	897b      	ldrh	r3, [r7, #10]
 8004358:	b2db      	uxtb	r3, r3
 800435a:	461a      	mov	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004364:	611a      	str	r2, [r3, #16]
 8004366:	e01b      	b.n	80043a0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004368:	897b      	ldrh	r3, [r7, #10]
 800436a:	11db      	asrs	r3, r3, #7
 800436c:	b2db      	uxtb	r3, r3
 800436e:	f003 0306 	and.w	r3, r3, #6
 8004372:	b2db      	uxtb	r3, r3
 8004374:	f063 030f 	orn	r3, r3, #15
 8004378:	b2da      	uxtb	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	490e      	ldr	r1, [pc, #56]	; (80043c0 <I2C_MasterRequestWrite+0xfc>)
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 f9eb 	bl	8004762 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e010      	b.n	80043b8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004396:	897b      	ldrh	r3, [r7, #10]
 8004398:	b2da      	uxtb	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	4907      	ldr	r1, [pc, #28]	; (80043c4 <I2C_MasterRequestWrite+0x100>)
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f000 f9db 	bl	8004762 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e000      	b.n	80043b8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3718      	adds	r7, #24
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	00010008 	.word	0x00010008
 80043c4:	00010002 	.word	0x00010002

080043c8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b088      	sub	sp, #32
 80043cc:	af02      	add	r7, sp, #8
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	607a      	str	r2, [r7, #4]
 80043d2:	603b      	str	r3, [r7, #0]
 80043d4:	460b      	mov	r3, r1
 80043d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043dc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043ec:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d006      	beq.n	8004402 <I2C_MasterRequestRead+0x3a>
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d003      	beq.n	8004402 <I2C_MasterRequestRead+0x3a>
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004400:	d108      	bne.n	8004414 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004410:	601a      	str	r2, [r3, #0]
 8004412:	e00b      	b.n	800442c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004418:	2b11      	cmp	r3, #17
 800441a:	d107      	bne.n	800442c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800442a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	f000 f93b 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d00d      	beq.n	8004460 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800444e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004452:	d103      	bne.n	800445c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f44f 7200 	mov.w	r2, #512	; 0x200
 800445a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e079      	b.n	8004554 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004468:	d108      	bne.n	800447c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800446a:	897b      	ldrh	r3, [r7, #10]
 800446c:	b2db      	uxtb	r3, r3
 800446e:	f043 0301 	orr.w	r3, r3, #1
 8004472:	b2da      	uxtb	r2, r3
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	611a      	str	r2, [r3, #16]
 800447a:	e05f      	b.n	800453c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800447c:	897b      	ldrh	r3, [r7, #10]
 800447e:	11db      	asrs	r3, r3, #7
 8004480:	b2db      	uxtb	r3, r3
 8004482:	f003 0306 	and.w	r3, r3, #6
 8004486:	b2db      	uxtb	r3, r3
 8004488:	f063 030f 	orn	r3, r3, #15
 800448c:	b2da      	uxtb	r2, r3
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	4930      	ldr	r1, [pc, #192]	; (800455c <I2C_MasterRequestRead+0x194>)
 800449a:	68f8      	ldr	r0, [r7, #12]
 800449c:	f000 f961 	bl	8004762 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044a0:	4603      	mov	r3, r0
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d001      	beq.n	80044aa <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e054      	b.n	8004554 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80044aa:	897b      	ldrh	r3, [r7, #10]
 80044ac:	b2da      	uxtb	r2, r3
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	4929      	ldr	r1, [pc, #164]	; (8004560 <I2C_MasterRequestRead+0x198>)
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f000 f951 	bl	8004762 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e044      	b.n	8004554 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044ca:	2300      	movs	r3, #0
 80044cc:	613b      	str	r3, [r7, #16]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	695b      	ldr	r3, [r3, #20]
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	613b      	str	r3, [r7, #16]
 80044de:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044ee:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	9300      	str	r3, [sp, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80044fc:	68f8      	ldr	r0, [r7, #12]
 80044fe:	f000 f8d9 	bl	80046b4 <I2C_WaitOnFlagUntilTimeout>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d00d      	beq.n	8004524 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004512:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004516:	d103      	bne.n	8004520 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800451e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e017      	b.n	8004554 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004524:	897b      	ldrh	r3, [r7, #10]
 8004526:	11db      	asrs	r3, r3, #7
 8004528:	b2db      	uxtb	r3, r3
 800452a:	f003 0306 	and.w	r3, r3, #6
 800452e:	b2db      	uxtb	r3, r3
 8004530:	f063 030e 	orn	r3, r3, #14
 8004534:	b2da      	uxtb	r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	4907      	ldr	r1, [pc, #28]	; (8004560 <I2C_MasterRequestRead+0x198>)
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f000 f90d 	bl	8004762 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d001      	beq.n	8004552 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e000      	b.n	8004554 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3718      	adds	r7, #24
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	00010008 	.word	0x00010008
 8004560:	00010002 	.word	0x00010002

08004564 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800456c:	2300      	movs	r3, #0
 800456e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004574:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800457c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800457e:	4b4b      	ldr	r3, [pc, #300]	; (80046ac <I2C_DMAAbort+0x148>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	08db      	lsrs	r3, r3, #3
 8004584:	4a4a      	ldr	r2, [pc, #296]	; (80046b0 <I2C_DMAAbort+0x14c>)
 8004586:	fba2 2303 	umull	r2, r3, r2, r3
 800458a:	0a1a      	lsrs	r2, r3, #8
 800458c:	4613      	mov	r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	4413      	add	r3, r2
 8004592:	00da      	lsls	r2, r3, #3
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d106      	bne.n	80045ac <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a2:	f043 0220 	orr.w	r2, r3, #32
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80045aa:	e00a      	b.n	80045c2 <I2C_DMAAbort+0x5e>
    }
    count--;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	3b01      	subs	r3, #1
 80045b0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045c0:	d0ea      	beq.n	8004598 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d003      	beq.n	80045d2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ce:	2200      	movs	r2, #0
 80045d0:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d003      	beq.n	80045e2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045de:	2200      	movs	r2, #0
 80045e0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045f0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	2200      	movs	r2, #0
 80045f6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d003      	beq.n	8004608 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004604:	2200      	movs	r2, #0
 8004606:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800460c:	2b00      	cmp	r3, #0
 800460e:	d003      	beq.n	8004618 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004614:	2200      	movs	r2, #0
 8004616:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f022 0201 	bic.w	r2, r2, #1
 8004626:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800462e:	b2db      	uxtb	r3, r3
 8004630:	2b60      	cmp	r3, #96	; 0x60
 8004632:	d10e      	bne.n	8004652 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	2220      	movs	r2, #32
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	2200      	movs	r2, #0
 8004648:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800464a:	6978      	ldr	r0, [r7, #20]
 800464c:	f7fe fcd4 	bl	8002ff8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004650:	e027      	b.n	80046a2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004652:	7cfb      	ldrb	r3, [r7, #19]
 8004654:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004658:	2b28      	cmp	r3, #40	; 0x28
 800465a:	d117      	bne.n	800468c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f042 0201 	orr.w	r2, r2, #1
 800466a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800467a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	2200      	movs	r2, #0
 8004680:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	2228      	movs	r2, #40	; 0x28
 8004686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800468a:	e007      	b.n	800469c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	2220      	movs	r2, #32
 8004690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800469c:	6978      	ldr	r0, [r7, #20]
 800469e:	f7fe fca1 	bl	8002fe4 <HAL_I2C_ErrorCallback>
}
 80046a2:	bf00      	nop
 80046a4:	3718      	adds	r7, #24
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	20000004 	.word	0x20000004
 80046b0:	14f8b589 	.word	0x14f8b589

080046b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	4613      	mov	r3, r2
 80046c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046c4:	e025      	b.n	8004712 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046cc:	d021      	beq.n	8004712 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ce:	f7fd fa2f 	bl	8001b30 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	683a      	ldr	r2, [r7, #0]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d302      	bcc.n	80046e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d116      	bne.n	8004712 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	2220      	movs	r2, #32
 80046ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fe:	f043 0220 	orr.w	r2, r3, #32
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e023      	b.n	800475a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	0c1b      	lsrs	r3, r3, #16
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b01      	cmp	r3, #1
 800471a:	d10d      	bne.n	8004738 <I2C_WaitOnFlagUntilTimeout+0x84>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	43da      	mvns	r2, r3
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	4013      	ands	r3, r2
 8004728:	b29b      	uxth	r3, r3
 800472a:	2b00      	cmp	r3, #0
 800472c:	bf0c      	ite	eq
 800472e:	2301      	moveq	r3, #1
 8004730:	2300      	movne	r3, #0
 8004732:	b2db      	uxtb	r3, r3
 8004734:	461a      	mov	r2, r3
 8004736:	e00c      	b.n	8004752 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	43da      	mvns	r2, r3
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	4013      	ands	r3, r2
 8004744:	b29b      	uxth	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	bf0c      	ite	eq
 800474a:	2301      	moveq	r3, #1
 800474c:	2300      	movne	r3, #0
 800474e:	b2db      	uxtb	r3, r3
 8004750:	461a      	mov	r2, r3
 8004752:	79fb      	ldrb	r3, [r7, #7]
 8004754:	429a      	cmp	r2, r3
 8004756:	d0b6      	beq.n	80046c6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b084      	sub	sp, #16
 8004766:	af00      	add	r7, sp, #0
 8004768:	60f8      	str	r0, [r7, #12]
 800476a:	60b9      	str	r1, [r7, #8]
 800476c:	607a      	str	r2, [r7, #4]
 800476e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004770:	e051      	b.n	8004816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800477c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004780:	d123      	bne.n	80047ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004790:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800479a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2220      	movs	r2, #32
 80047a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b6:	f043 0204 	orr.w	r2, r3, #4
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e046      	b.n	8004858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d0:	d021      	beq.n	8004816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047d2:	f7fd f9ad 	bl	8001b30 <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	429a      	cmp	r2, r3
 80047e0:	d302      	bcc.n	80047e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d116      	bne.n	8004816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2200      	movs	r2, #0
 80047ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2220      	movs	r2, #32
 80047f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004802:	f043 0220 	orr.w	r2, r3, #32
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e020      	b.n	8004858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	0c1b      	lsrs	r3, r3, #16
 800481a:	b2db      	uxtb	r3, r3
 800481c:	2b01      	cmp	r3, #1
 800481e:	d10c      	bne.n	800483a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	695b      	ldr	r3, [r3, #20]
 8004826:	43da      	mvns	r2, r3
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	4013      	ands	r3, r2
 800482c:	b29b      	uxth	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	bf14      	ite	ne
 8004832:	2301      	movne	r3, #1
 8004834:	2300      	moveq	r3, #0
 8004836:	b2db      	uxtb	r3, r3
 8004838:	e00b      	b.n	8004852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	43da      	mvns	r2, r3
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	4013      	ands	r3, r2
 8004846:	b29b      	uxth	r3, r3
 8004848:	2b00      	cmp	r3, #0
 800484a:	bf14      	ite	ne
 800484c:	2301      	movne	r3, #1
 800484e:	2300      	moveq	r3, #0
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d18d      	bne.n	8004772 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}

08004860 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800486c:	e02d      	b.n	80048ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800486e:	68f8      	ldr	r0, [r7, #12]
 8004870:	f000 f900 	bl	8004a74 <I2C_IsAcknowledgeFailed>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d001      	beq.n	800487e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e02d      	b.n	80048da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004884:	d021      	beq.n	80048ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004886:	f7fd f953 	bl	8001b30 <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	429a      	cmp	r2, r3
 8004894:	d302      	bcc.n	800489c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d116      	bne.n	80048ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2220      	movs	r2, #32
 80048a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b6:	f043 0220 	orr.w	r2, r3, #32
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e007      	b.n	80048da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	695b      	ldr	r3, [r3, #20]
 80048d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048d4:	2b80      	cmp	r3, #128	; 0x80
 80048d6:	d1ca      	bne.n	800486e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80048d8:	2300      	movs	r3, #0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3710      	adds	r7, #16
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b084      	sub	sp, #16
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	60f8      	str	r0, [r7, #12]
 80048ea:	60b9      	str	r1, [r7, #8]
 80048ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048ee:	e02d      	b.n	800494c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f000 f8bf 	bl	8004a74 <I2C_IsAcknowledgeFailed>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d001      	beq.n	8004900 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e02d      	b.n	800495c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004906:	d021      	beq.n	800494c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004908:	f7fd f912 	bl	8001b30 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	68ba      	ldr	r2, [r7, #8]
 8004914:	429a      	cmp	r2, r3
 8004916:	d302      	bcc.n	800491e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d116      	bne.n	800494c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2220      	movs	r2, #32
 8004928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2200      	movs	r2, #0
 8004930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004938:	f043 0220 	orr.w	r2, r3, #32
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e007      	b.n	800495c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	f003 0304 	and.w	r3, r3, #4
 8004956:	2b04      	cmp	r3, #4
 8004958:	d1ca      	bne.n	80048f0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}

08004964 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800496c:	2300      	movs	r3, #0
 800496e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004970:	4b13      	ldr	r3, [pc, #76]	; (80049c0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	08db      	lsrs	r3, r3, #3
 8004976:	4a13      	ldr	r2, [pc, #76]	; (80049c4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004978:	fba2 2303 	umull	r2, r3, r2, r3
 800497c:	0a1a      	lsrs	r2, r3, #8
 800497e:	4613      	mov	r3, r2
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	4413      	add	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	3b01      	subs	r3, #1
 800498a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d107      	bne.n	80049a2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004996:	f043 0220 	orr.w	r2, r3, #32
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e008      	b.n	80049b4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049b0:	d0e9      	beq.n	8004986 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80049b2:	2300      	movs	r3, #0
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3714      	adds	r7, #20
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr
 80049c0:	20000004 	.word	0x20000004
 80049c4:	14f8b589 	.word	0x14f8b589

080049c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049d4:	e042      	b.n	8004a5c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	f003 0310 	and.w	r3, r3, #16
 80049e0:	2b10      	cmp	r3, #16
 80049e2:	d119      	bne.n	8004a18 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f06f 0210 	mvn.w	r2, #16
 80049ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2220      	movs	r2, #32
 80049f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e029      	b.n	8004a6c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a18:	f7fd f88a 	bl	8001b30 <HAL_GetTick>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	68ba      	ldr	r2, [r7, #8]
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d302      	bcc.n	8004a2e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d116      	bne.n	8004a5c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2220      	movs	r2, #32
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a48:	f043 0220 	orr.w	r2, r3, #32
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e007      	b.n	8004a6c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a66:	2b40      	cmp	r3, #64	; 0x40
 8004a68:	d1b5      	bne.n	80049d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004a6a:	2300      	movs	r3, #0
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3710      	adds	r7, #16
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a8a:	d11b      	bne.n	8004ac4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004a94:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2220      	movs	r2, #32
 8004aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab0:	f043 0204 	orr.w	r2, r3, #4
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2200      	movs	r2, #0
 8004abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e000      	b.n	8004ac6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	370c      	adds	r7, #12
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr

08004ad2 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004ad2:	b480      	push	{r7}
 8004ad4:	b083      	sub	sp, #12
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ade:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004ae2:	d103      	bne.n	8004aec <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004aea:	e007      	b.n	8004afc <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004af4:	d102      	bne.n	8004afc <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2208      	movs	r2, #8
 8004afa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004afc:	bf00      	nop
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b084      	sub	sp, #16
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d101      	bne.n	8004b1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e0cc      	b.n	8004cb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b1c:	4b68      	ldr	r3, [pc, #416]	; (8004cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 030f 	and.w	r3, r3, #15
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d90c      	bls.n	8004b44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b2a:	4b65      	ldr	r3, [pc, #404]	; (8004cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b2c:	683a      	ldr	r2, [r7, #0]
 8004b2e:	b2d2      	uxtb	r2, r2
 8004b30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b32:	4b63      	ldr	r3, [pc, #396]	; (8004cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 030f 	and.w	r3, r3, #15
 8004b3a:	683a      	ldr	r2, [r7, #0]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d001      	beq.n	8004b44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e0b8      	b.n	8004cb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0302 	and.w	r3, r3, #2
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d020      	beq.n	8004b92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0304 	and.w	r3, r3, #4
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b5c:	4b59      	ldr	r3, [pc, #356]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	4a58      	ldr	r2, [pc, #352]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b62:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004b66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0308 	and.w	r3, r3, #8
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d005      	beq.n	8004b80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b74:	4b53      	ldr	r3, [pc, #332]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	4a52      	ldr	r2, [pc, #328]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b7a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b80:	4b50      	ldr	r3, [pc, #320]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	494d      	ldr	r1, [pc, #308]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d044      	beq.n	8004c28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d107      	bne.n	8004bb6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ba6:	4b47      	ldr	r3, [pc, #284]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d119      	bne.n	8004be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e07f      	b.n	8004cb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d003      	beq.n	8004bc6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bc2:	2b03      	cmp	r3, #3
 8004bc4:	d107      	bne.n	8004bd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bc6:	4b3f      	ldr	r3, [pc, #252]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d109      	bne.n	8004be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e06f      	b.n	8004cb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bd6:	4b3b      	ldr	r3, [pc, #236]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e067      	b.n	8004cb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004be6:	4b37      	ldr	r3, [pc, #220]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f023 0203 	bic.w	r2, r3, #3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	4934      	ldr	r1, [pc, #208]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004bf8:	f7fc ff9a 	bl	8001b30 <HAL_GetTick>
 8004bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bfe:	e00a      	b.n	8004c16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c00:	f7fc ff96 	bl	8001b30 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e04f      	b.n	8004cb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c16:	4b2b      	ldr	r3, [pc, #172]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f003 020c 	and.w	r2, r3, #12
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d1eb      	bne.n	8004c00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c28:	4b25      	ldr	r3, [pc, #148]	; (8004cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 030f 	and.w	r3, r3, #15
 8004c30:	683a      	ldr	r2, [r7, #0]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d20c      	bcs.n	8004c50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c36:	4b22      	ldr	r3, [pc, #136]	; (8004cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c38:	683a      	ldr	r2, [r7, #0]
 8004c3a:	b2d2      	uxtb	r2, r2
 8004c3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c3e:	4b20      	ldr	r3, [pc, #128]	; (8004cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 030f 	and.w	r3, r3, #15
 8004c46:	683a      	ldr	r2, [r7, #0]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d001      	beq.n	8004c50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e032      	b.n	8004cb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0304 	and.w	r3, r3, #4
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d008      	beq.n	8004c6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c5c:	4b19      	ldr	r3, [pc, #100]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	4916      	ldr	r1, [pc, #88]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0308 	and.w	r3, r3, #8
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d009      	beq.n	8004c8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c7a:	4b12      	ldr	r3, [pc, #72]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	00db      	lsls	r3, r3, #3
 8004c88:	490e      	ldr	r1, [pc, #56]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c8e:	f000 f855 	bl	8004d3c <HAL_RCC_GetSysClockFreq>
 8004c92:	4602      	mov	r2, r0
 8004c94:	4b0b      	ldr	r3, [pc, #44]	; (8004cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	091b      	lsrs	r3, r3, #4
 8004c9a:	f003 030f 	and.w	r3, r3, #15
 8004c9e:	490a      	ldr	r1, [pc, #40]	; (8004cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8004ca0:	5ccb      	ldrb	r3, [r1, r3]
 8004ca2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ca6:	4a09      	ldr	r2, [pc, #36]	; (8004ccc <HAL_RCC_ClockConfig+0x1c4>)
 8004ca8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004caa:	4b09      	ldr	r3, [pc, #36]	; (8004cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7fc fefa 	bl	8001aa8 <HAL_InitTick>

  return HAL_OK;
 8004cb4:	2300      	movs	r3, #0
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3710      	adds	r7, #16
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	40023c00 	.word	0x40023c00
 8004cc4:	40023800 	.word	0x40023800
 8004cc8:	08009d9c 	.word	0x08009d9c
 8004ccc:	20000004 	.word	0x20000004
 8004cd0:	20000008 	.word	0x20000008

08004cd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cd8:	4b03      	ldr	r3, [pc, #12]	; (8004ce8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004cda:	681b      	ldr	r3, [r3, #0]
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	20000004 	.word	0x20000004

08004cec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004cf0:	f7ff fff0 	bl	8004cd4 <HAL_RCC_GetHCLKFreq>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	4b05      	ldr	r3, [pc, #20]	; (8004d0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	0a9b      	lsrs	r3, r3, #10
 8004cfc:	f003 0307 	and.w	r3, r3, #7
 8004d00:	4903      	ldr	r1, [pc, #12]	; (8004d10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d02:	5ccb      	ldrb	r3, [r1, r3]
 8004d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	40023800 	.word	0x40023800
 8004d10:	08009dac 	.word	0x08009dac

08004d14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d18:	f7ff ffdc 	bl	8004cd4 <HAL_RCC_GetHCLKFreq>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	4b05      	ldr	r3, [pc, #20]	; (8004d34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	0b5b      	lsrs	r3, r3, #13
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	4903      	ldr	r1, [pc, #12]	; (8004d38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d2a:	5ccb      	ldrb	r3, [r1, r3]
 8004d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	40023800 	.word	0x40023800
 8004d38:	08009dac 	.word	0x08009dac

08004d3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d40:	b0ae      	sub	sp, #184	; 0xb8
 8004d42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004d44:	2300      	movs	r3, #0
 8004d46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004d50:	2300      	movs	r3, #0
 8004d52:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8004d56:	2300      	movs	r3, #0
 8004d58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d62:	4bcb      	ldr	r3, [pc, #812]	; (8005090 <HAL_RCC_GetSysClockFreq+0x354>)
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f003 030c 	and.w	r3, r3, #12
 8004d6a:	2b0c      	cmp	r3, #12
 8004d6c:	f200 8206 	bhi.w	800517c <HAL_RCC_GetSysClockFreq+0x440>
 8004d70:	a201      	add	r2, pc, #4	; (adr r2, 8004d78 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d76:	bf00      	nop
 8004d78:	08004dad 	.word	0x08004dad
 8004d7c:	0800517d 	.word	0x0800517d
 8004d80:	0800517d 	.word	0x0800517d
 8004d84:	0800517d 	.word	0x0800517d
 8004d88:	08004db5 	.word	0x08004db5
 8004d8c:	0800517d 	.word	0x0800517d
 8004d90:	0800517d 	.word	0x0800517d
 8004d94:	0800517d 	.word	0x0800517d
 8004d98:	08004dbd 	.word	0x08004dbd
 8004d9c:	0800517d 	.word	0x0800517d
 8004da0:	0800517d 	.word	0x0800517d
 8004da4:	0800517d 	.word	0x0800517d
 8004da8:	08004fad 	.word	0x08004fad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004dac:	4bb9      	ldr	r3, [pc, #740]	; (8005094 <HAL_RCC_GetSysClockFreq+0x358>)
 8004dae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004db2:	e1e7      	b.n	8005184 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004db4:	4bb8      	ldr	r3, [pc, #736]	; (8005098 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004db6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004dba:	e1e3      	b.n	8005184 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004dbc:	4bb4      	ldr	r3, [pc, #720]	; (8005090 <HAL_RCC_GetSysClockFreq+0x354>)
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004dc4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004dc8:	4bb1      	ldr	r3, [pc, #708]	; (8005090 <HAL_RCC_GetSysClockFreq+0x354>)
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d071      	beq.n	8004eb8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dd4:	4bae      	ldr	r3, [pc, #696]	; (8005090 <HAL_RCC_GetSysClockFreq+0x354>)
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	099b      	lsrs	r3, r3, #6
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004de0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004de4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004de8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004df0:	2300      	movs	r3, #0
 8004df2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004df6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004dfa:	4622      	mov	r2, r4
 8004dfc:	462b      	mov	r3, r5
 8004dfe:	f04f 0000 	mov.w	r0, #0
 8004e02:	f04f 0100 	mov.w	r1, #0
 8004e06:	0159      	lsls	r1, r3, #5
 8004e08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e0c:	0150      	lsls	r0, r2, #5
 8004e0e:	4602      	mov	r2, r0
 8004e10:	460b      	mov	r3, r1
 8004e12:	4621      	mov	r1, r4
 8004e14:	1a51      	subs	r1, r2, r1
 8004e16:	6439      	str	r1, [r7, #64]	; 0x40
 8004e18:	4629      	mov	r1, r5
 8004e1a:	eb63 0301 	sbc.w	r3, r3, r1
 8004e1e:	647b      	str	r3, [r7, #68]	; 0x44
 8004e20:	f04f 0200 	mov.w	r2, #0
 8004e24:	f04f 0300 	mov.w	r3, #0
 8004e28:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004e2c:	4649      	mov	r1, r9
 8004e2e:	018b      	lsls	r3, r1, #6
 8004e30:	4641      	mov	r1, r8
 8004e32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e36:	4641      	mov	r1, r8
 8004e38:	018a      	lsls	r2, r1, #6
 8004e3a:	4641      	mov	r1, r8
 8004e3c:	1a51      	subs	r1, r2, r1
 8004e3e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004e40:	4649      	mov	r1, r9
 8004e42:	eb63 0301 	sbc.w	r3, r3, r1
 8004e46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e48:	f04f 0200 	mov.w	r2, #0
 8004e4c:	f04f 0300 	mov.w	r3, #0
 8004e50:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8004e54:	4649      	mov	r1, r9
 8004e56:	00cb      	lsls	r3, r1, #3
 8004e58:	4641      	mov	r1, r8
 8004e5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e5e:	4641      	mov	r1, r8
 8004e60:	00ca      	lsls	r2, r1, #3
 8004e62:	4610      	mov	r0, r2
 8004e64:	4619      	mov	r1, r3
 8004e66:	4603      	mov	r3, r0
 8004e68:	4622      	mov	r2, r4
 8004e6a:	189b      	adds	r3, r3, r2
 8004e6c:	633b      	str	r3, [r7, #48]	; 0x30
 8004e6e:	462b      	mov	r3, r5
 8004e70:	460a      	mov	r2, r1
 8004e72:	eb42 0303 	adc.w	r3, r2, r3
 8004e76:	637b      	str	r3, [r7, #52]	; 0x34
 8004e78:	f04f 0200 	mov.w	r2, #0
 8004e7c:	f04f 0300 	mov.w	r3, #0
 8004e80:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004e84:	4629      	mov	r1, r5
 8004e86:	024b      	lsls	r3, r1, #9
 8004e88:	4621      	mov	r1, r4
 8004e8a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004e8e:	4621      	mov	r1, r4
 8004e90:	024a      	lsls	r2, r1, #9
 8004e92:	4610      	mov	r0, r2
 8004e94:	4619      	mov	r1, r3
 8004e96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004ea0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004ea4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004ea8:	f7fb fe9e 	bl	8000be8 <__aeabi_uldivmod>
 8004eac:	4602      	mov	r2, r0
 8004eae:	460b      	mov	r3, r1
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004eb6:	e067      	b.n	8004f88 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004eb8:	4b75      	ldr	r3, [pc, #468]	; (8005090 <HAL_RCC_GetSysClockFreq+0x354>)
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	099b      	lsrs	r3, r3, #6
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004ec4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004ec8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004ecc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ed0:	67bb      	str	r3, [r7, #120]	; 0x78
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004ed6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8004eda:	4622      	mov	r2, r4
 8004edc:	462b      	mov	r3, r5
 8004ede:	f04f 0000 	mov.w	r0, #0
 8004ee2:	f04f 0100 	mov.w	r1, #0
 8004ee6:	0159      	lsls	r1, r3, #5
 8004ee8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004eec:	0150      	lsls	r0, r2, #5
 8004eee:	4602      	mov	r2, r0
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	4621      	mov	r1, r4
 8004ef4:	1a51      	subs	r1, r2, r1
 8004ef6:	62b9      	str	r1, [r7, #40]	; 0x28
 8004ef8:	4629      	mov	r1, r5
 8004efa:	eb63 0301 	sbc.w	r3, r3, r1
 8004efe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f00:	f04f 0200 	mov.w	r2, #0
 8004f04:	f04f 0300 	mov.w	r3, #0
 8004f08:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004f0c:	4649      	mov	r1, r9
 8004f0e:	018b      	lsls	r3, r1, #6
 8004f10:	4641      	mov	r1, r8
 8004f12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f16:	4641      	mov	r1, r8
 8004f18:	018a      	lsls	r2, r1, #6
 8004f1a:	4641      	mov	r1, r8
 8004f1c:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f20:	4649      	mov	r1, r9
 8004f22:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f26:	f04f 0200 	mov.w	r2, #0
 8004f2a:	f04f 0300 	mov.w	r3, #0
 8004f2e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f32:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f3a:	4692      	mov	sl, r2
 8004f3c:	469b      	mov	fp, r3
 8004f3e:	4623      	mov	r3, r4
 8004f40:	eb1a 0303 	adds.w	r3, sl, r3
 8004f44:	623b      	str	r3, [r7, #32]
 8004f46:	462b      	mov	r3, r5
 8004f48:	eb4b 0303 	adc.w	r3, fp, r3
 8004f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8004f4e:	f04f 0200 	mov.w	r2, #0
 8004f52:	f04f 0300 	mov.w	r3, #0
 8004f56:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004f5a:	4629      	mov	r1, r5
 8004f5c:	028b      	lsls	r3, r1, #10
 8004f5e:	4621      	mov	r1, r4
 8004f60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f64:	4621      	mov	r1, r4
 8004f66:	028a      	lsls	r2, r1, #10
 8004f68:	4610      	mov	r0, r2
 8004f6a:	4619      	mov	r1, r3
 8004f6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004f70:	2200      	movs	r2, #0
 8004f72:	673b      	str	r3, [r7, #112]	; 0x70
 8004f74:	677a      	str	r2, [r7, #116]	; 0x74
 8004f76:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8004f7a:	f7fb fe35 	bl	8000be8 <__aeabi_uldivmod>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	460b      	mov	r3, r1
 8004f82:	4613      	mov	r3, r2
 8004f84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f88:	4b41      	ldr	r3, [pc, #260]	; (8005090 <HAL_RCC_GetSysClockFreq+0x354>)
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	0c1b      	lsrs	r3, r3, #16
 8004f8e:	f003 0303 	and.w	r3, r3, #3
 8004f92:	3301      	adds	r3, #1
 8004f94:	005b      	lsls	r3, r3, #1
 8004f96:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8004f9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004f9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004faa:	e0eb      	b.n	8005184 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fac:	4b38      	ldr	r3, [pc, #224]	; (8005090 <HAL_RCC_GetSysClockFreq+0x354>)
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fb8:	4b35      	ldr	r3, [pc, #212]	; (8005090 <HAL_RCC_GetSysClockFreq+0x354>)
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d06b      	beq.n	800509c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fc4:	4b32      	ldr	r3, [pc, #200]	; (8005090 <HAL_RCC_GetSysClockFreq+0x354>)
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	099b      	lsrs	r3, r3, #6
 8004fca:	2200      	movs	r2, #0
 8004fcc:	66bb      	str	r3, [r7, #104]	; 0x68
 8004fce:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004fd0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fd6:	663b      	str	r3, [r7, #96]	; 0x60
 8004fd8:	2300      	movs	r3, #0
 8004fda:	667b      	str	r3, [r7, #100]	; 0x64
 8004fdc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004fe0:	4622      	mov	r2, r4
 8004fe2:	462b      	mov	r3, r5
 8004fe4:	f04f 0000 	mov.w	r0, #0
 8004fe8:	f04f 0100 	mov.w	r1, #0
 8004fec:	0159      	lsls	r1, r3, #5
 8004fee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ff2:	0150      	lsls	r0, r2, #5
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	4621      	mov	r1, r4
 8004ffa:	1a51      	subs	r1, r2, r1
 8004ffc:	61b9      	str	r1, [r7, #24]
 8004ffe:	4629      	mov	r1, r5
 8005000:	eb63 0301 	sbc.w	r3, r3, r1
 8005004:	61fb      	str	r3, [r7, #28]
 8005006:	f04f 0200 	mov.w	r2, #0
 800500a:	f04f 0300 	mov.w	r3, #0
 800500e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005012:	4659      	mov	r1, fp
 8005014:	018b      	lsls	r3, r1, #6
 8005016:	4651      	mov	r1, sl
 8005018:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800501c:	4651      	mov	r1, sl
 800501e:	018a      	lsls	r2, r1, #6
 8005020:	4651      	mov	r1, sl
 8005022:	ebb2 0801 	subs.w	r8, r2, r1
 8005026:	4659      	mov	r1, fp
 8005028:	eb63 0901 	sbc.w	r9, r3, r1
 800502c:	f04f 0200 	mov.w	r2, #0
 8005030:	f04f 0300 	mov.w	r3, #0
 8005034:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005038:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800503c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005040:	4690      	mov	r8, r2
 8005042:	4699      	mov	r9, r3
 8005044:	4623      	mov	r3, r4
 8005046:	eb18 0303 	adds.w	r3, r8, r3
 800504a:	613b      	str	r3, [r7, #16]
 800504c:	462b      	mov	r3, r5
 800504e:	eb49 0303 	adc.w	r3, r9, r3
 8005052:	617b      	str	r3, [r7, #20]
 8005054:	f04f 0200 	mov.w	r2, #0
 8005058:	f04f 0300 	mov.w	r3, #0
 800505c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005060:	4629      	mov	r1, r5
 8005062:	024b      	lsls	r3, r1, #9
 8005064:	4621      	mov	r1, r4
 8005066:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800506a:	4621      	mov	r1, r4
 800506c:	024a      	lsls	r2, r1, #9
 800506e:	4610      	mov	r0, r2
 8005070:	4619      	mov	r1, r3
 8005072:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005076:	2200      	movs	r2, #0
 8005078:	65bb      	str	r3, [r7, #88]	; 0x58
 800507a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800507c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005080:	f7fb fdb2 	bl	8000be8 <__aeabi_uldivmod>
 8005084:	4602      	mov	r2, r0
 8005086:	460b      	mov	r3, r1
 8005088:	4613      	mov	r3, r2
 800508a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800508e:	e065      	b.n	800515c <HAL_RCC_GetSysClockFreq+0x420>
 8005090:	40023800 	.word	0x40023800
 8005094:	00f42400 	.word	0x00f42400
 8005098:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800509c:	4b3d      	ldr	r3, [pc, #244]	; (8005194 <HAL_RCC_GetSysClockFreq+0x458>)
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	099b      	lsrs	r3, r3, #6
 80050a2:	2200      	movs	r2, #0
 80050a4:	4618      	mov	r0, r3
 80050a6:	4611      	mov	r1, r2
 80050a8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80050ac:	653b      	str	r3, [r7, #80]	; 0x50
 80050ae:	2300      	movs	r3, #0
 80050b0:	657b      	str	r3, [r7, #84]	; 0x54
 80050b2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80050b6:	4642      	mov	r2, r8
 80050b8:	464b      	mov	r3, r9
 80050ba:	f04f 0000 	mov.w	r0, #0
 80050be:	f04f 0100 	mov.w	r1, #0
 80050c2:	0159      	lsls	r1, r3, #5
 80050c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050c8:	0150      	lsls	r0, r2, #5
 80050ca:	4602      	mov	r2, r0
 80050cc:	460b      	mov	r3, r1
 80050ce:	4641      	mov	r1, r8
 80050d0:	1a51      	subs	r1, r2, r1
 80050d2:	60b9      	str	r1, [r7, #8]
 80050d4:	4649      	mov	r1, r9
 80050d6:	eb63 0301 	sbc.w	r3, r3, r1
 80050da:	60fb      	str	r3, [r7, #12]
 80050dc:	f04f 0200 	mov.w	r2, #0
 80050e0:	f04f 0300 	mov.w	r3, #0
 80050e4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80050e8:	4659      	mov	r1, fp
 80050ea:	018b      	lsls	r3, r1, #6
 80050ec:	4651      	mov	r1, sl
 80050ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80050f2:	4651      	mov	r1, sl
 80050f4:	018a      	lsls	r2, r1, #6
 80050f6:	4651      	mov	r1, sl
 80050f8:	1a54      	subs	r4, r2, r1
 80050fa:	4659      	mov	r1, fp
 80050fc:	eb63 0501 	sbc.w	r5, r3, r1
 8005100:	f04f 0200 	mov.w	r2, #0
 8005104:	f04f 0300 	mov.w	r3, #0
 8005108:	00eb      	lsls	r3, r5, #3
 800510a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800510e:	00e2      	lsls	r2, r4, #3
 8005110:	4614      	mov	r4, r2
 8005112:	461d      	mov	r5, r3
 8005114:	4643      	mov	r3, r8
 8005116:	18e3      	adds	r3, r4, r3
 8005118:	603b      	str	r3, [r7, #0]
 800511a:	464b      	mov	r3, r9
 800511c:	eb45 0303 	adc.w	r3, r5, r3
 8005120:	607b      	str	r3, [r7, #4]
 8005122:	f04f 0200 	mov.w	r2, #0
 8005126:	f04f 0300 	mov.w	r3, #0
 800512a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800512e:	4629      	mov	r1, r5
 8005130:	028b      	lsls	r3, r1, #10
 8005132:	4621      	mov	r1, r4
 8005134:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005138:	4621      	mov	r1, r4
 800513a:	028a      	lsls	r2, r1, #10
 800513c:	4610      	mov	r0, r2
 800513e:	4619      	mov	r1, r3
 8005140:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005144:	2200      	movs	r2, #0
 8005146:	64bb      	str	r3, [r7, #72]	; 0x48
 8005148:	64fa      	str	r2, [r7, #76]	; 0x4c
 800514a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800514e:	f7fb fd4b 	bl	8000be8 <__aeabi_uldivmod>
 8005152:	4602      	mov	r2, r0
 8005154:	460b      	mov	r3, r1
 8005156:	4613      	mov	r3, r2
 8005158:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800515c:	4b0d      	ldr	r3, [pc, #52]	; (8005194 <HAL_RCC_GetSysClockFreq+0x458>)
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	0f1b      	lsrs	r3, r3, #28
 8005162:	f003 0307 	and.w	r3, r3, #7
 8005166:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800516a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800516e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005172:	fbb2 f3f3 	udiv	r3, r2, r3
 8005176:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800517a:	e003      	b.n	8005184 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800517c:	4b06      	ldr	r3, [pc, #24]	; (8005198 <HAL_RCC_GetSysClockFreq+0x45c>)
 800517e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005182:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005184:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8005188:	4618      	mov	r0, r3
 800518a:	37b8      	adds	r7, #184	; 0xb8
 800518c:	46bd      	mov	sp, r7
 800518e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005192:	bf00      	nop
 8005194:	40023800 	.word	0x40023800
 8005198:	00f42400 	.word	0x00f42400

0800519c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b086      	sub	sp, #24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e28d      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	f000 8083 	beq.w	80052c2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80051bc:	4b94      	ldr	r3, [pc, #592]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f003 030c 	and.w	r3, r3, #12
 80051c4:	2b04      	cmp	r3, #4
 80051c6:	d019      	beq.n	80051fc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80051c8:	4b91      	ldr	r3, [pc, #580]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80051d0:	2b08      	cmp	r3, #8
 80051d2:	d106      	bne.n	80051e2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80051d4:	4b8e      	ldr	r3, [pc, #568]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051e0:	d00c      	beq.n	80051fc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051e2:	4b8b      	ldr	r3, [pc, #556]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80051ea:	2b0c      	cmp	r3, #12
 80051ec:	d112      	bne.n	8005214 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051ee:	4b88      	ldr	r3, [pc, #544]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051fa:	d10b      	bne.n	8005214 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051fc:	4b84      	ldr	r3, [pc, #528]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d05b      	beq.n	80052c0 <HAL_RCC_OscConfig+0x124>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d157      	bne.n	80052c0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e25a      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800521c:	d106      	bne.n	800522c <HAL_RCC_OscConfig+0x90>
 800521e:	4b7c      	ldr	r3, [pc, #496]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a7b      	ldr	r2, [pc, #492]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 8005224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005228:	6013      	str	r3, [r2, #0]
 800522a:	e01d      	b.n	8005268 <HAL_RCC_OscConfig+0xcc>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005234:	d10c      	bne.n	8005250 <HAL_RCC_OscConfig+0xb4>
 8005236:	4b76      	ldr	r3, [pc, #472]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a75      	ldr	r2, [pc, #468]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 800523c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	4b73      	ldr	r3, [pc, #460]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a72      	ldr	r2, [pc, #456]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 8005248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800524c:	6013      	str	r3, [r2, #0]
 800524e:	e00b      	b.n	8005268 <HAL_RCC_OscConfig+0xcc>
 8005250:	4b6f      	ldr	r3, [pc, #444]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a6e      	ldr	r2, [pc, #440]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 8005256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800525a:	6013      	str	r3, [r2, #0]
 800525c:	4b6c      	ldr	r3, [pc, #432]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a6b      	ldr	r2, [pc, #428]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 8005262:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005266:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d013      	beq.n	8005298 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005270:	f7fc fc5e 	bl	8001b30 <HAL_GetTick>
 8005274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005276:	e008      	b.n	800528a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005278:	f7fc fc5a 	bl	8001b30 <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b64      	cmp	r3, #100	; 0x64
 8005284:	d901      	bls.n	800528a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e21f      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800528a:	4b61      	ldr	r3, [pc, #388]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d0f0      	beq.n	8005278 <HAL_RCC_OscConfig+0xdc>
 8005296:	e014      	b.n	80052c2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005298:	f7fc fc4a 	bl	8001b30 <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052a0:	f7fc fc46 	bl	8001b30 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b64      	cmp	r3, #100	; 0x64
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e20b      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052b2:	4b57      	ldr	r3, [pc, #348]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1f0      	bne.n	80052a0 <HAL_RCC_OscConfig+0x104>
 80052be:	e000      	b.n	80052c2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0302 	and.w	r3, r3, #2
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d06f      	beq.n	80053ae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80052ce:	4b50      	ldr	r3, [pc, #320]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 030c 	and.w	r3, r3, #12
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d017      	beq.n	800530a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80052da:	4b4d      	ldr	r3, [pc, #308]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80052e2:	2b08      	cmp	r3, #8
 80052e4:	d105      	bne.n	80052f2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80052e6:	4b4a      	ldr	r3, [pc, #296]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d00b      	beq.n	800530a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052f2:	4b47      	ldr	r3, [pc, #284]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80052fa:	2b0c      	cmp	r3, #12
 80052fc:	d11c      	bne.n	8005338 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052fe:	4b44      	ldr	r3, [pc, #272]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d116      	bne.n	8005338 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800530a:	4b41      	ldr	r3, [pc, #260]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f003 0302 	and.w	r3, r3, #2
 8005312:	2b00      	cmp	r3, #0
 8005314:	d005      	beq.n	8005322 <HAL_RCC_OscConfig+0x186>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	2b01      	cmp	r3, #1
 800531c:	d001      	beq.n	8005322 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e1d3      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005322:	4b3b      	ldr	r3, [pc, #236]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	00db      	lsls	r3, r3, #3
 8005330:	4937      	ldr	r1, [pc, #220]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 8005332:	4313      	orrs	r3, r2
 8005334:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005336:	e03a      	b.n	80053ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d020      	beq.n	8005382 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005340:	4b34      	ldr	r3, [pc, #208]	; (8005414 <HAL_RCC_OscConfig+0x278>)
 8005342:	2201      	movs	r2, #1
 8005344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005346:	f7fc fbf3 	bl	8001b30 <HAL_GetTick>
 800534a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800534c:	e008      	b.n	8005360 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800534e:	f7fc fbef 	bl	8001b30 <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d901      	bls.n	8005360 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e1b4      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005360:	4b2b      	ldr	r3, [pc, #172]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 0302 	and.w	r3, r3, #2
 8005368:	2b00      	cmp	r3, #0
 800536a:	d0f0      	beq.n	800534e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800536c:	4b28      	ldr	r3, [pc, #160]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	691b      	ldr	r3, [r3, #16]
 8005378:	00db      	lsls	r3, r3, #3
 800537a:	4925      	ldr	r1, [pc, #148]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 800537c:	4313      	orrs	r3, r2
 800537e:	600b      	str	r3, [r1, #0]
 8005380:	e015      	b.n	80053ae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005382:	4b24      	ldr	r3, [pc, #144]	; (8005414 <HAL_RCC_OscConfig+0x278>)
 8005384:	2200      	movs	r2, #0
 8005386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005388:	f7fc fbd2 	bl	8001b30 <HAL_GetTick>
 800538c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800538e:	e008      	b.n	80053a2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005390:	f7fc fbce 	bl	8001b30 <HAL_GetTick>
 8005394:	4602      	mov	r2, r0
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	2b02      	cmp	r3, #2
 800539c:	d901      	bls.n	80053a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	e193      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053a2:	4b1b      	ldr	r3, [pc, #108]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0302 	and.w	r3, r3, #2
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1f0      	bne.n	8005390 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 0308 	and.w	r3, r3, #8
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d036      	beq.n	8005428 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	695b      	ldr	r3, [r3, #20]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d016      	beq.n	80053f0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053c2:	4b15      	ldr	r3, [pc, #84]	; (8005418 <HAL_RCC_OscConfig+0x27c>)
 80053c4:	2201      	movs	r2, #1
 80053c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053c8:	f7fc fbb2 	bl	8001b30 <HAL_GetTick>
 80053cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053ce:	e008      	b.n	80053e2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053d0:	f7fc fbae 	bl	8001b30 <HAL_GetTick>
 80053d4:	4602      	mov	r2, r0
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	2b02      	cmp	r3, #2
 80053dc:	d901      	bls.n	80053e2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80053de:	2303      	movs	r3, #3
 80053e0:	e173      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053e2:	4b0b      	ldr	r3, [pc, #44]	; (8005410 <HAL_RCC_OscConfig+0x274>)
 80053e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053e6:	f003 0302 	and.w	r3, r3, #2
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d0f0      	beq.n	80053d0 <HAL_RCC_OscConfig+0x234>
 80053ee:	e01b      	b.n	8005428 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053f0:	4b09      	ldr	r3, [pc, #36]	; (8005418 <HAL_RCC_OscConfig+0x27c>)
 80053f2:	2200      	movs	r2, #0
 80053f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053f6:	f7fc fb9b 	bl	8001b30 <HAL_GetTick>
 80053fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053fc:	e00e      	b.n	800541c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053fe:	f7fc fb97 	bl	8001b30 <HAL_GetTick>
 8005402:	4602      	mov	r2, r0
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	1ad3      	subs	r3, r2, r3
 8005408:	2b02      	cmp	r3, #2
 800540a:	d907      	bls.n	800541c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800540c:	2303      	movs	r3, #3
 800540e:	e15c      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
 8005410:	40023800 	.word	0x40023800
 8005414:	42470000 	.word	0x42470000
 8005418:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800541c:	4b8a      	ldr	r3, [pc, #552]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 800541e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005420:	f003 0302 	and.w	r3, r3, #2
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1ea      	bne.n	80053fe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0304 	and.w	r3, r3, #4
 8005430:	2b00      	cmp	r3, #0
 8005432:	f000 8097 	beq.w	8005564 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005436:	2300      	movs	r3, #0
 8005438:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800543a:	4b83      	ldr	r3, [pc, #524]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 800543c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10f      	bne.n	8005466 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005446:	2300      	movs	r3, #0
 8005448:	60bb      	str	r3, [r7, #8]
 800544a:	4b7f      	ldr	r3, [pc, #508]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 800544c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544e:	4a7e      	ldr	r2, [pc, #504]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 8005450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005454:	6413      	str	r3, [r2, #64]	; 0x40
 8005456:	4b7c      	ldr	r3, [pc, #496]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 8005458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800545e:	60bb      	str	r3, [r7, #8]
 8005460:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005462:	2301      	movs	r3, #1
 8005464:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005466:	4b79      	ldr	r3, [pc, #484]	; (800564c <HAL_RCC_OscConfig+0x4b0>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800546e:	2b00      	cmp	r3, #0
 8005470:	d118      	bne.n	80054a4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005472:	4b76      	ldr	r3, [pc, #472]	; (800564c <HAL_RCC_OscConfig+0x4b0>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a75      	ldr	r2, [pc, #468]	; (800564c <HAL_RCC_OscConfig+0x4b0>)
 8005478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800547c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800547e:	f7fc fb57 	bl	8001b30 <HAL_GetTick>
 8005482:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005484:	e008      	b.n	8005498 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005486:	f7fc fb53 	bl	8001b30 <HAL_GetTick>
 800548a:	4602      	mov	r2, r0
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	1ad3      	subs	r3, r2, r3
 8005490:	2b02      	cmp	r3, #2
 8005492:	d901      	bls.n	8005498 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	e118      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005498:	4b6c      	ldr	r3, [pc, #432]	; (800564c <HAL_RCC_OscConfig+0x4b0>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d0f0      	beq.n	8005486 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d106      	bne.n	80054ba <HAL_RCC_OscConfig+0x31e>
 80054ac:	4b66      	ldr	r3, [pc, #408]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 80054ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b0:	4a65      	ldr	r2, [pc, #404]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 80054b2:	f043 0301 	orr.w	r3, r3, #1
 80054b6:	6713      	str	r3, [r2, #112]	; 0x70
 80054b8:	e01c      	b.n	80054f4 <HAL_RCC_OscConfig+0x358>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	2b05      	cmp	r3, #5
 80054c0:	d10c      	bne.n	80054dc <HAL_RCC_OscConfig+0x340>
 80054c2:	4b61      	ldr	r3, [pc, #388]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 80054c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c6:	4a60      	ldr	r2, [pc, #384]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 80054c8:	f043 0304 	orr.w	r3, r3, #4
 80054cc:	6713      	str	r3, [r2, #112]	; 0x70
 80054ce:	4b5e      	ldr	r3, [pc, #376]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 80054d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d2:	4a5d      	ldr	r2, [pc, #372]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 80054d4:	f043 0301 	orr.w	r3, r3, #1
 80054d8:	6713      	str	r3, [r2, #112]	; 0x70
 80054da:	e00b      	b.n	80054f4 <HAL_RCC_OscConfig+0x358>
 80054dc:	4b5a      	ldr	r3, [pc, #360]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 80054de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e0:	4a59      	ldr	r2, [pc, #356]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 80054e2:	f023 0301 	bic.w	r3, r3, #1
 80054e6:	6713      	str	r3, [r2, #112]	; 0x70
 80054e8:	4b57      	ldr	r3, [pc, #348]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 80054ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ec:	4a56      	ldr	r2, [pc, #344]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 80054ee:	f023 0304 	bic.w	r3, r3, #4
 80054f2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d015      	beq.n	8005528 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054fc:	f7fc fb18 	bl	8001b30 <HAL_GetTick>
 8005500:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005502:	e00a      	b.n	800551a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005504:	f7fc fb14 	bl	8001b30 <HAL_GetTick>
 8005508:	4602      	mov	r2, r0
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005512:	4293      	cmp	r3, r2
 8005514:	d901      	bls.n	800551a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e0d7      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800551a:	4b4b      	ldr	r3, [pc, #300]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 800551c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800551e:	f003 0302 	and.w	r3, r3, #2
 8005522:	2b00      	cmp	r3, #0
 8005524:	d0ee      	beq.n	8005504 <HAL_RCC_OscConfig+0x368>
 8005526:	e014      	b.n	8005552 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005528:	f7fc fb02 	bl	8001b30 <HAL_GetTick>
 800552c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800552e:	e00a      	b.n	8005546 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005530:	f7fc fafe 	bl	8001b30 <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	f241 3288 	movw	r2, #5000	; 0x1388
 800553e:	4293      	cmp	r3, r2
 8005540:	d901      	bls.n	8005546 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e0c1      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005546:	4b40      	ldr	r3, [pc, #256]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 8005548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800554a:	f003 0302 	and.w	r3, r3, #2
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1ee      	bne.n	8005530 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005552:	7dfb      	ldrb	r3, [r7, #23]
 8005554:	2b01      	cmp	r3, #1
 8005556:	d105      	bne.n	8005564 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005558:	4b3b      	ldr	r3, [pc, #236]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 800555a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555c:	4a3a      	ldr	r2, [pc, #232]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 800555e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005562:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	2b00      	cmp	r3, #0
 800556a:	f000 80ad 	beq.w	80056c8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800556e:	4b36      	ldr	r3, [pc, #216]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f003 030c 	and.w	r3, r3, #12
 8005576:	2b08      	cmp	r3, #8
 8005578:	d060      	beq.n	800563c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	699b      	ldr	r3, [r3, #24]
 800557e:	2b02      	cmp	r3, #2
 8005580:	d145      	bne.n	800560e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005582:	4b33      	ldr	r3, [pc, #204]	; (8005650 <HAL_RCC_OscConfig+0x4b4>)
 8005584:	2200      	movs	r2, #0
 8005586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005588:	f7fc fad2 	bl	8001b30 <HAL_GetTick>
 800558c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800558e:	e008      	b.n	80055a2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005590:	f7fc face 	bl	8001b30 <HAL_GetTick>
 8005594:	4602      	mov	r2, r0
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	1ad3      	subs	r3, r2, r3
 800559a:	2b02      	cmp	r3, #2
 800559c:	d901      	bls.n	80055a2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800559e:	2303      	movs	r3, #3
 80055a0:	e093      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055a2:	4b29      	ldr	r3, [pc, #164]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1f0      	bne.n	8005590 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	69da      	ldr	r2, [r3, #28]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6a1b      	ldr	r3, [r3, #32]
 80055b6:	431a      	orrs	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055bc:	019b      	lsls	r3, r3, #6
 80055be:	431a      	orrs	r2, r3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c4:	085b      	lsrs	r3, r3, #1
 80055c6:	3b01      	subs	r3, #1
 80055c8:	041b      	lsls	r3, r3, #16
 80055ca:	431a      	orrs	r2, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d0:	061b      	lsls	r3, r3, #24
 80055d2:	431a      	orrs	r2, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055d8:	071b      	lsls	r3, r3, #28
 80055da:	491b      	ldr	r1, [pc, #108]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 80055dc:	4313      	orrs	r3, r2
 80055de:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055e0:	4b1b      	ldr	r3, [pc, #108]	; (8005650 <HAL_RCC_OscConfig+0x4b4>)
 80055e2:	2201      	movs	r2, #1
 80055e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055e6:	f7fc faa3 	bl	8001b30 <HAL_GetTick>
 80055ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055ec:	e008      	b.n	8005600 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055ee:	f7fc fa9f 	bl	8001b30 <HAL_GetTick>
 80055f2:	4602      	mov	r2, r0
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d901      	bls.n	8005600 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e064      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005600:	4b11      	ldr	r3, [pc, #68]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d0f0      	beq.n	80055ee <HAL_RCC_OscConfig+0x452>
 800560c:	e05c      	b.n	80056c8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800560e:	4b10      	ldr	r3, [pc, #64]	; (8005650 <HAL_RCC_OscConfig+0x4b4>)
 8005610:	2200      	movs	r2, #0
 8005612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005614:	f7fc fa8c 	bl	8001b30 <HAL_GetTick>
 8005618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800561a:	e008      	b.n	800562e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800561c:	f7fc fa88 	bl	8001b30 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b02      	cmp	r3, #2
 8005628:	d901      	bls.n	800562e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e04d      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800562e:	4b06      	ldr	r3, [pc, #24]	; (8005648 <HAL_RCC_OscConfig+0x4ac>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005636:	2b00      	cmp	r3, #0
 8005638:	d1f0      	bne.n	800561c <HAL_RCC_OscConfig+0x480>
 800563a:	e045      	b.n	80056c8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	699b      	ldr	r3, [r3, #24]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d107      	bne.n	8005654 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e040      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
 8005648:	40023800 	.word	0x40023800
 800564c:	40007000 	.word	0x40007000
 8005650:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005654:	4b1f      	ldr	r3, [pc, #124]	; (80056d4 <HAL_RCC_OscConfig+0x538>)
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	699b      	ldr	r3, [r3, #24]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d030      	beq.n	80056c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800566c:	429a      	cmp	r2, r3
 800566e:	d129      	bne.n	80056c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800567a:	429a      	cmp	r2, r3
 800567c:	d122      	bne.n	80056c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800567e:	68fa      	ldr	r2, [r7, #12]
 8005680:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005684:	4013      	ands	r3, r2
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800568a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800568c:	4293      	cmp	r3, r2
 800568e:	d119      	bne.n	80056c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569a:	085b      	lsrs	r3, r3, #1
 800569c:	3b01      	subs	r3, #1
 800569e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d10f      	bne.n	80056c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d107      	bne.n	80056c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056be:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d001      	beq.n	80056c8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e000      	b.n	80056ca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3718      	adds	r7, #24
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	40023800 	.word	0x40023800

080056d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b082      	sub	sp, #8
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d101      	bne.n	80056ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e041      	b.n	800576e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d106      	bne.n	8005704 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f7fb ff9c 	bl	800163c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2202      	movs	r2, #2
 8005708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	3304      	adds	r3, #4
 8005714:	4619      	mov	r1, r3
 8005716:	4610      	mov	r0, r2
 8005718:	f000 fa96 	bl	8005c48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3708      	adds	r7, #8
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
	...

08005778 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005778:	b480      	push	{r7}
 800577a:	b085      	sub	sp, #20
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005786:	b2db      	uxtb	r3, r3
 8005788:	2b01      	cmp	r3, #1
 800578a:	d001      	beq.n	8005790 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e04e      	b.n	800582e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2202      	movs	r2, #2
 8005794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68da      	ldr	r2, [r3, #12]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f042 0201 	orr.w	r2, r2, #1
 80057a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a23      	ldr	r2, [pc, #140]	; (800583c <HAL_TIM_Base_Start_IT+0xc4>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d022      	beq.n	80057f8 <HAL_TIM_Base_Start_IT+0x80>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057ba:	d01d      	beq.n	80057f8 <HAL_TIM_Base_Start_IT+0x80>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a1f      	ldr	r2, [pc, #124]	; (8005840 <HAL_TIM_Base_Start_IT+0xc8>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d018      	beq.n	80057f8 <HAL_TIM_Base_Start_IT+0x80>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a1e      	ldr	r2, [pc, #120]	; (8005844 <HAL_TIM_Base_Start_IT+0xcc>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d013      	beq.n	80057f8 <HAL_TIM_Base_Start_IT+0x80>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a1c      	ldr	r2, [pc, #112]	; (8005848 <HAL_TIM_Base_Start_IT+0xd0>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d00e      	beq.n	80057f8 <HAL_TIM_Base_Start_IT+0x80>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a1b      	ldr	r2, [pc, #108]	; (800584c <HAL_TIM_Base_Start_IT+0xd4>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d009      	beq.n	80057f8 <HAL_TIM_Base_Start_IT+0x80>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a19      	ldr	r2, [pc, #100]	; (8005850 <HAL_TIM_Base_Start_IT+0xd8>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d004      	beq.n	80057f8 <HAL_TIM_Base_Start_IT+0x80>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a18      	ldr	r2, [pc, #96]	; (8005854 <HAL_TIM_Base_Start_IT+0xdc>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d111      	bne.n	800581c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	f003 0307 	and.w	r3, r3, #7
 8005802:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2b06      	cmp	r3, #6
 8005808:	d010      	beq.n	800582c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f042 0201 	orr.w	r2, r2, #1
 8005818:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800581a:	e007      	b.n	800582c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f042 0201 	orr.w	r2, r2, #1
 800582a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800582c:	2300      	movs	r3, #0
}
 800582e:	4618      	mov	r0, r3
 8005830:	3714      	adds	r7, #20
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr
 800583a:	bf00      	nop
 800583c:	40010000 	.word	0x40010000
 8005840:	40000400 	.word	0x40000400
 8005844:	40000800 	.word	0x40000800
 8005848:	40000c00 	.word	0x40000c00
 800584c:	40010400 	.word	0x40010400
 8005850:	40014000 	.word	0x40014000
 8005854:	40001800 	.word	0x40001800

08005858 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b082      	sub	sp, #8
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	f003 0302 	and.w	r3, r3, #2
 800586a:	2b02      	cmp	r3, #2
 800586c:	d122      	bne.n	80058b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	f003 0302 	and.w	r3, r3, #2
 8005878:	2b02      	cmp	r3, #2
 800587a:	d11b      	bne.n	80058b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f06f 0202 	mvn.w	r2, #2
 8005884:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2201      	movs	r2, #1
 800588a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	699b      	ldr	r3, [r3, #24]
 8005892:	f003 0303 	and.w	r3, r3, #3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d003      	beq.n	80058a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 f9b5 	bl	8005c0a <HAL_TIM_IC_CaptureCallback>
 80058a0:	e005      	b.n	80058ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 f9a7 	bl	8005bf6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 f9b8 	bl	8005c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	f003 0304 	and.w	r3, r3, #4
 80058be:	2b04      	cmp	r3, #4
 80058c0:	d122      	bne.n	8005908 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	f003 0304 	and.w	r3, r3, #4
 80058cc:	2b04      	cmp	r3, #4
 80058ce:	d11b      	bne.n	8005908 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f06f 0204 	mvn.w	r2, #4
 80058d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2202      	movs	r2, #2
 80058de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f000 f98b 	bl	8005c0a <HAL_TIM_IC_CaptureCallback>
 80058f4:	e005      	b.n	8005902 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 f97d 	bl	8005bf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 f98e 	bl	8005c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	691b      	ldr	r3, [r3, #16]
 800590e:	f003 0308 	and.w	r3, r3, #8
 8005912:	2b08      	cmp	r3, #8
 8005914:	d122      	bne.n	800595c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	f003 0308 	and.w	r3, r3, #8
 8005920:	2b08      	cmp	r3, #8
 8005922:	d11b      	bne.n	800595c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f06f 0208 	mvn.w	r2, #8
 800592c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2204      	movs	r2, #4
 8005932:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	69db      	ldr	r3, [r3, #28]
 800593a:	f003 0303 	and.w	r3, r3, #3
 800593e:	2b00      	cmp	r3, #0
 8005940:	d003      	beq.n	800594a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 f961 	bl	8005c0a <HAL_TIM_IC_CaptureCallback>
 8005948:	e005      	b.n	8005956 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f953 	bl	8005bf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 f964 	bl	8005c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	f003 0310 	and.w	r3, r3, #16
 8005966:	2b10      	cmp	r3, #16
 8005968:	d122      	bne.n	80059b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	f003 0310 	and.w	r3, r3, #16
 8005974:	2b10      	cmp	r3, #16
 8005976:	d11b      	bne.n	80059b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f06f 0210 	mvn.w	r2, #16
 8005980:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2208      	movs	r2, #8
 8005986:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	69db      	ldr	r3, [r3, #28]
 800598e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005992:	2b00      	cmp	r3, #0
 8005994:	d003      	beq.n	800599e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f937 	bl	8005c0a <HAL_TIM_IC_CaptureCallback>
 800599c:	e005      	b.n	80059aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 f929 	bl	8005bf6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f000 f93a 	bl	8005c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	f003 0301 	and.w	r3, r3, #1
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d10e      	bne.n	80059dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d107      	bne.n	80059dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f06f 0201 	mvn.w	r2, #1
 80059d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f7fb fd96 	bl	8001508 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e6:	2b80      	cmp	r3, #128	; 0x80
 80059e8:	d10e      	bne.n	8005a08 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059f4:	2b80      	cmp	r3, #128	; 0x80
 80059f6:	d107      	bne.n	8005a08 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f000 fae0 	bl	8005fc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a12:	2b40      	cmp	r3, #64	; 0x40
 8005a14:	d10e      	bne.n	8005a34 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a20:	2b40      	cmp	r3, #64	; 0x40
 8005a22:	d107      	bne.n	8005a34 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 f8ff 	bl	8005c32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	691b      	ldr	r3, [r3, #16]
 8005a3a:	f003 0320 	and.w	r3, r3, #32
 8005a3e:	2b20      	cmp	r3, #32
 8005a40:	d10e      	bne.n	8005a60 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	f003 0320 	and.w	r3, r3, #32
 8005a4c:	2b20      	cmp	r3, #32
 8005a4e:	d107      	bne.n	8005a60 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f06f 0220 	mvn.w	r2, #32
 8005a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 faaa 	bl	8005fb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a60:	bf00      	nop
 8005a62:	3708      	adds	r7, #8
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a72:	2300      	movs	r3, #0
 8005a74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d101      	bne.n	8005a84 <HAL_TIM_ConfigClockSource+0x1c>
 8005a80:	2302      	movs	r3, #2
 8005a82:	e0b4      	b.n	8005bee <HAL_TIM_ConfigClockSource+0x186>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2202      	movs	r2, #2
 8005a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005aa2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005aaa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68ba      	ldr	r2, [r7, #8]
 8005ab2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005abc:	d03e      	beq.n	8005b3c <HAL_TIM_ConfigClockSource+0xd4>
 8005abe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ac2:	f200 8087 	bhi.w	8005bd4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aca:	f000 8086 	beq.w	8005bda <HAL_TIM_ConfigClockSource+0x172>
 8005ace:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ad2:	d87f      	bhi.n	8005bd4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ad4:	2b70      	cmp	r3, #112	; 0x70
 8005ad6:	d01a      	beq.n	8005b0e <HAL_TIM_ConfigClockSource+0xa6>
 8005ad8:	2b70      	cmp	r3, #112	; 0x70
 8005ada:	d87b      	bhi.n	8005bd4 <HAL_TIM_ConfigClockSource+0x16c>
 8005adc:	2b60      	cmp	r3, #96	; 0x60
 8005ade:	d050      	beq.n	8005b82 <HAL_TIM_ConfigClockSource+0x11a>
 8005ae0:	2b60      	cmp	r3, #96	; 0x60
 8005ae2:	d877      	bhi.n	8005bd4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ae4:	2b50      	cmp	r3, #80	; 0x50
 8005ae6:	d03c      	beq.n	8005b62 <HAL_TIM_ConfigClockSource+0xfa>
 8005ae8:	2b50      	cmp	r3, #80	; 0x50
 8005aea:	d873      	bhi.n	8005bd4 <HAL_TIM_ConfigClockSource+0x16c>
 8005aec:	2b40      	cmp	r3, #64	; 0x40
 8005aee:	d058      	beq.n	8005ba2 <HAL_TIM_ConfigClockSource+0x13a>
 8005af0:	2b40      	cmp	r3, #64	; 0x40
 8005af2:	d86f      	bhi.n	8005bd4 <HAL_TIM_ConfigClockSource+0x16c>
 8005af4:	2b30      	cmp	r3, #48	; 0x30
 8005af6:	d064      	beq.n	8005bc2 <HAL_TIM_ConfigClockSource+0x15a>
 8005af8:	2b30      	cmp	r3, #48	; 0x30
 8005afa:	d86b      	bhi.n	8005bd4 <HAL_TIM_ConfigClockSource+0x16c>
 8005afc:	2b20      	cmp	r3, #32
 8005afe:	d060      	beq.n	8005bc2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b00:	2b20      	cmp	r3, #32
 8005b02:	d867      	bhi.n	8005bd4 <HAL_TIM_ConfigClockSource+0x16c>
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d05c      	beq.n	8005bc2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b08:	2b10      	cmp	r3, #16
 8005b0a:	d05a      	beq.n	8005bc2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b0c:	e062      	b.n	8005bd4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6818      	ldr	r0, [r3, #0]
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	6899      	ldr	r1, [r3, #8]
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	685a      	ldr	r2, [r3, #4]
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	68db      	ldr	r3, [r3, #12]
 8005b1e:	f000 f9ad 	bl	8005e7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005b30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	68ba      	ldr	r2, [r7, #8]
 8005b38:	609a      	str	r2, [r3, #8]
      break;
 8005b3a:	e04f      	b.n	8005bdc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6818      	ldr	r0, [r3, #0]
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	6899      	ldr	r1, [r3, #8]
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	685a      	ldr	r2, [r3, #4]
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	f000 f996 	bl	8005e7c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	689a      	ldr	r2, [r3, #8]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b5e:	609a      	str	r2, [r3, #8]
      break;
 8005b60:	e03c      	b.n	8005bdc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6818      	ldr	r0, [r3, #0]
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	6859      	ldr	r1, [r3, #4]
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	68db      	ldr	r3, [r3, #12]
 8005b6e:	461a      	mov	r2, r3
 8005b70:	f000 f90a 	bl	8005d88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2150      	movs	r1, #80	; 0x50
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f000 f963 	bl	8005e46 <TIM_ITRx_SetConfig>
      break;
 8005b80:	e02c      	b.n	8005bdc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6818      	ldr	r0, [r3, #0]
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	6859      	ldr	r1, [r3, #4]
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	461a      	mov	r2, r3
 8005b90:	f000 f929 	bl	8005de6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2160      	movs	r1, #96	; 0x60
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f000 f953 	bl	8005e46 <TIM_ITRx_SetConfig>
      break;
 8005ba0:	e01c      	b.n	8005bdc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6818      	ldr	r0, [r3, #0]
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	6859      	ldr	r1, [r3, #4]
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	461a      	mov	r2, r3
 8005bb0:	f000 f8ea 	bl	8005d88 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2140      	movs	r1, #64	; 0x40
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 f943 	bl	8005e46 <TIM_ITRx_SetConfig>
      break;
 8005bc0:	e00c      	b.n	8005bdc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4619      	mov	r1, r3
 8005bcc:	4610      	mov	r0, r2
 8005bce:	f000 f93a 	bl	8005e46 <TIM_ITRx_SetConfig>
      break;
 8005bd2:	e003      	b.n	8005bdc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	73fb      	strb	r3, [r7, #15]
      break;
 8005bd8:	e000      	b.n	8005bdc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005bda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3710      	adds	r7, #16
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}

08005bf6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bf6:	b480      	push	{r7}
 8005bf8:	b083      	sub	sp, #12
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bfe:	bf00      	nop
 8005c00:	370c      	adds	r7, #12
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr

08005c0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c0a:	b480      	push	{r7}
 8005c0c:	b083      	sub	sp, #12
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c12:	bf00      	nop
 8005c14:	370c      	adds	r7, #12
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr

08005c1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c1e:	b480      	push	{r7}
 8005c20:	b083      	sub	sp, #12
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c26:	bf00      	nop
 8005c28:	370c      	adds	r7, #12
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr

08005c32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c32:	b480      	push	{r7}
 8005c34:	b083      	sub	sp, #12
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c3a:	bf00      	nop
 8005c3c:	370c      	adds	r7, #12
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
	...

08005c48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b085      	sub	sp, #20
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a40      	ldr	r2, [pc, #256]	; (8005d5c <TIM_Base_SetConfig+0x114>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d013      	beq.n	8005c88 <TIM_Base_SetConfig+0x40>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c66:	d00f      	beq.n	8005c88 <TIM_Base_SetConfig+0x40>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a3d      	ldr	r2, [pc, #244]	; (8005d60 <TIM_Base_SetConfig+0x118>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d00b      	beq.n	8005c88 <TIM_Base_SetConfig+0x40>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a3c      	ldr	r2, [pc, #240]	; (8005d64 <TIM_Base_SetConfig+0x11c>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d007      	beq.n	8005c88 <TIM_Base_SetConfig+0x40>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a3b      	ldr	r2, [pc, #236]	; (8005d68 <TIM_Base_SetConfig+0x120>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d003      	beq.n	8005c88 <TIM_Base_SetConfig+0x40>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a3a      	ldr	r2, [pc, #232]	; (8005d6c <TIM_Base_SetConfig+0x124>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d108      	bne.n	8005c9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	68fa      	ldr	r2, [r7, #12]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a2f      	ldr	r2, [pc, #188]	; (8005d5c <TIM_Base_SetConfig+0x114>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d02b      	beq.n	8005cfa <TIM_Base_SetConfig+0xb2>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ca8:	d027      	beq.n	8005cfa <TIM_Base_SetConfig+0xb2>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a2c      	ldr	r2, [pc, #176]	; (8005d60 <TIM_Base_SetConfig+0x118>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d023      	beq.n	8005cfa <TIM_Base_SetConfig+0xb2>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a2b      	ldr	r2, [pc, #172]	; (8005d64 <TIM_Base_SetConfig+0x11c>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d01f      	beq.n	8005cfa <TIM_Base_SetConfig+0xb2>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a2a      	ldr	r2, [pc, #168]	; (8005d68 <TIM_Base_SetConfig+0x120>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d01b      	beq.n	8005cfa <TIM_Base_SetConfig+0xb2>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a29      	ldr	r2, [pc, #164]	; (8005d6c <TIM_Base_SetConfig+0x124>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d017      	beq.n	8005cfa <TIM_Base_SetConfig+0xb2>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a28      	ldr	r2, [pc, #160]	; (8005d70 <TIM_Base_SetConfig+0x128>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d013      	beq.n	8005cfa <TIM_Base_SetConfig+0xb2>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a27      	ldr	r2, [pc, #156]	; (8005d74 <TIM_Base_SetConfig+0x12c>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d00f      	beq.n	8005cfa <TIM_Base_SetConfig+0xb2>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a26      	ldr	r2, [pc, #152]	; (8005d78 <TIM_Base_SetConfig+0x130>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d00b      	beq.n	8005cfa <TIM_Base_SetConfig+0xb2>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a25      	ldr	r2, [pc, #148]	; (8005d7c <TIM_Base_SetConfig+0x134>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d007      	beq.n	8005cfa <TIM_Base_SetConfig+0xb2>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a24      	ldr	r2, [pc, #144]	; (8005d80 <TIM_Base_SetConfig+0x138>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d003      	beq.n	8005cfa <TIM_Base_SetConfig+0xb2>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a23      	ldr	r2, [pc, #140]	; (8005d84 <TIM_Base_SetConfig+0x13c>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d108      	bne.n	8005d0c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	68db      	ldr	r3, [r3, #12]
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	689a      	ldr	r2, [r3, #8]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a0a      	ldr	r2, [pc, #40]	; (8005d5c <TIM_Base_SetConfig+0x114>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d003      	beq.n	8005d40 <TIM_Base_SetConfig+0xf8>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	4a0c      	ldr	r2, [pc, #48]	; (8005d6c <TIM_Base_SetConfig+0x124>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d103      	bne.n	8005d48 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	691a      	ldr	r2, [r3, #16]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	615a      	str	r2, [r3, #20]
}
 8005d4e:	bf00      	nop
 8005d50:	3714      	adds	r7, #20
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr
 8005d5a:	bf00      	nop
 8005d5c:	40010000 	.word	0x40010000
 8005d60:	40000400 	.word	0x40000400
 8005d64:	40000800 	.word	0x40000800
 8005d68:	40000c00 	.word	0x40000c00
 8005d6c:	40010400 	.word	0x40010400
 8005d70:	40014000 	.word	0x40014000
 8005d74:	40014400 	.word	0x40014400
 8005d78:	40014800 	.word	0x40014800
 8005d7c:	40001800 	.word	0x40001800
 8005d80:	40001c00 	.word	0x40001c00
 8005d84:	40002000 	.word	0x40002000

08005d88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b087      	sub	sp, #28
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	60f8      	str	r0, [r7, #12]
 8005d90:	60b9      	str	r1, [r7, #8]
 8005d92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6a1b      	ldr	r3, [r3, #32]
 8005d98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6a1b      	ldr	r3, [r3, #32]
 8005d9e:	f023 0201 	bic.w	r2, r3, #1
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	699b      	ldr	r3, [r3, #24]
 8005daa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005db2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	011b      	lsls	r3, r3, #4
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	f023 030a 	bic.w	r3, r3, #10
 8005dc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	693a      	ldr	r2, [r7, #16]
 8005dd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	697a      	ldr	r2, [r7, #20]
 8005dd8:	621a      	str	r2, [r3, #32]
}
 8005dda:	bf00      	nop
 8005ddc:	371c      	adds	r7, #28
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr

08005de6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005de6:	b480      	push	{r7}
 8005de8:	b087      	sub	sp, #28
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	60f8      	str	r0, [r7, #12]
 8005dee:	60b9      	str	r1, [r7, #8]
 8005df0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6a1b      	ldr	r3, [r3, #32]
 8005df6:	f023 0210 	bic.w	r2, r3, #16
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6a1b      	ldr	r3, [r3, #32]
 8005e08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	031b      	lsls	r3, r3, #12
 8005e16:	697a      	ldr	r2, [r7, #20]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e22:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	011b      	lsls	r3, r3, #4
 8005e28:	693a      	ldr	r2, [r7, #16]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	693a      	ldr	r2, [r7, #16]
 8005e38:	621a      	str	r2, [r3, #32]
}
 8005e3a:	bf00      	nop
 8005e3c:	371c      	adds	r7, #28
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr

08005e46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e46:	b480      	push	{r7}
 8005e48:	b085      	sub	sp, #20
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
 8005e4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e5e:	683a      	ldr	r2, [r7, #0]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	f043 0307 	orr.w	r3, r3, #7
 8005e68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68fa      	ldr	r2, [r7, #12]
 8005e6e:	609a      	str	r2, [r3, #8]
}
 8005e70:	bf00      	nop
 8005e72:	3714      	adds	r7, #20
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	60b9      	str	r1, [r7, #8]
 8005e86:	607a      	str	r2, [r7, #4]
 8005e88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	021a      	lsls	r2, r3, #8
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	431a      	orrs	r2, r3
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	697a      	ldr	r2, [r7, #20]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	697a      	ldr	r2, [r7, #20]
 8005eae:	609a      	str	r2, [r3, #8]
}
 8005eb0:	bf00      	nop
 8005eb2:	371c      	adds	r7, #28
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b085      	sub	sp, #20
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d101      	bne.n	8005ed4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ed0:	2302      	movs	r3, #2
 8005ed2:	e05a      	b.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2202      	movs	r2, #2
 8005ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005efa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68fa      	ldr	r2, [r7, #12]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	68fa      	ldr	r2, [r7, #12]
 8005f0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a21      	ldr	r2, [pc, #132]	; (8005f98 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d022      	beq.n	8005f5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f20:	d01d      	beq.n	8005f5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a1d      	ldr	r2, [pc, #116]	; (8005f9c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d018      	beq.n	8005f5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a1b      	ldr	r2, [pc, #108]	; (8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d013      	beq.n	8005f5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a1a      	ldr	r2, [pc, #104]	; (8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d00e      	beq.n	8005f5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a18      	ldr	r2, [pc, #96]	; (8005fa8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d009      	beq.n	8005f5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a17      	ldr	r2, [pc, #92]	; (8005fac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d004      	beq.n	8005f5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a15      	ldr	r2, [pc, #84]	; (8005fb0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d10c      	bne.n	8005f78 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	68ba      	ldr	r2, [r7, #8]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68ba      	ldr	r2, [r7, #8]
 8005f76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3714      	adds	r7, #20
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr
 8005f96:	bf00      	nop
 8005f98:	40010000 	.word	0x40010000
 8005f9c:	40000400 	.word	0x40000400
 8005fa0:	40000800 	.word	0x40000800
 8005fa4:	40000c00 	.word	0x40000c00
 8005fa8:	40010400 	.word	0x40010400
 8005fac:	40014000 	.word	0x40014000
 8005fb0:	40001800 	.word	0x40001800

08005fb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fbc:	bf00      	nop
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fd0:	bf00      	nop
 8005fd2:	370c      	adds	r7, #12
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr

08005fdc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b082      	sub	sp, #8
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d101      	bne.n	8005fee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	e03f      	b.n	800606e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d106      	bne.n	8006008 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f7fb fb40 	bl	8001688 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2224      	movs	r2, #36	; 0x24
 800600c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68da      	ldr	r2, [r3, #12]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800601e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f000 fddb 	bl	8006bdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	691a      	ldr	r2, [r3, #16]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006034:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	695a      	ldr	r2, [r3, #20]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006044:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	68da      	ldr	r2, [r3, #12]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006054:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2220      	movs	r2, #32
 8006060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2220      	movs	r2, #32
 8006068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800606c:	2300      	movs	r3, #0
}
 800606e:	4618      	mov	r0, r3
 8006070:	3708      	adds	r7, #8
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}

08006076 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006076:	b580      	push	{r7, lr}
 8006078:	b08a      	sub	sp, #40	; 0x28
 800607a:	af02      	add	r7, sp, #8
 800607c:	60f8      	str	r0, [r7, #12]
 800607e:	60b9      	str	r1, [r7, #8]
 8006080:	603b      	str	r3, [r7, #0]
 8006082:	4613      	mov	r3, r2
 8006084:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006086:	2300      	movs	r3, #0
 8006088:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006090:	b2db      	uxtb	r3, r3
 8006092:	2b20      	cmp	r3, #32
 8006094:	d17c      	bne.n	8006190 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d002      	beq.n	80060a2 <HAL_UART_Transmit+0x2c>
 800609c:	88fb      	ldrh	r3, [r7, #6]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d101      	bne.n	80060a6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e075      	b.n	8006192 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d101      	bne.n	80060b4 <HAL_UART_Transmit+0x3e>
 80060b0:	2302      	movs	r3, #2
 80060b2:	e06e      	b.n	8006192 <HAL_UART_Transmit+0x11c>
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2200      	movs	r2, #0
 80060c0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2221      	movs	r2, #33	; 0x21
 80060c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060ca:	f7fb fd31 	bl	8001b30 <HAL_GetTick>
 80060ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	88fa      	ldrh	r2, [r7, #6]
 80060d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	88fa      	ldrh	r2, [r7, #6]
 80060da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060e4:	d108      	bne.n	80060f8 <HAL_UART_Transmit+0x82>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d104      	bne.n	80060f8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80060ee:	2300      	movs	r3, #0
 80060f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	61bb      	str	r3, [r7, #24]
 80060f6:	e003      	b.n	8006100 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060fc:	2300      	movs	r3, #0
 80060fe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006108:	e02a      	b.n	8006160 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	9300      	str	r3, [sp, #0]
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	2200      	movs	r2, #0
 8006112:	2180      	movs	r1, #128	; 0x80
 8006114:	68f8      	ldr	r0, [r7, #12]
 8006116:	f000 fb1f 	bl	8006758 <UART_WaitOnFlagUntilTimeout>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d001      	beq.n	8006124 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006120:	2303      	movs	r3, #3
 8006122:	e036      	b.n	8006192 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d10b      	bne.n	8006142 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800612a:	69bb      	ldr	r3, [r7, #24]
 800612c:	881b      	ldrh	r3, [r3, #0]
 800612e:	461a      	mov	r2, r3
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006138:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	3302      	adds	r3, #2
 800613e:	61bb      	str	r3, [r7, #24]
 8006140:	e007      	b.n	8006152 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	781a      	ldrb	r2, [r3, #0]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	3301      	adds	r3, #1
 8006150:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006156:	b29b      	uxth	r3, r3
 8006158:	3b01      	subs	r3, #1
 800615a:	b29a      	uxth	r2, r3
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006164:	b29b      	uxth	r3, r3
 8006166:	2b00      	cmp	r3, #0
 8006168:	d1cf      	bne.n	800610a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	9300      	str	r3, [sp, #0]
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	2200      	movs	r2, #0
 8006172:	2140      	movs	r1, #64	; 0x40
 8006174:	68f8      	ldr	r0, [r7, #12]
 8006176:	f000 faef 	bl	8006758 <UART_WaitOnFlagUntilTimeout>
 800617a:	4603      	mov	r3, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	d001      	beq.n	8006184 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006180:	2303      	movs	r3, #3
 8006182:	e006      	b.n	8006192 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2220      	movs	r2, #32
 8006188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800618c:	2300      	movs	r3, #0
 800618e:	e000      	b.n	8006192 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006190:	2302      	movs	r3, #2
  }
}
 8006192:	4618      	mov	r0, r3
 8006194:	3720      	adds	r7, #32
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}

0800619a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800619a:	b580      	push	{r7, lr}
 800619c:	b084      	sub	sp, #16
 800619e:	af00      	add	r7, sp, #0
 80061a0:	60f8      	str	r0, [r7, #12]
 80061a2:	60b9      	str	r1, [r7, #8]
 80061a4:	4613      	mov	r3, r2
 80061a6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	2b20      	cmp	r3, #32
 80061b2:	d11d      	bne.n	80061f0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d002      	beq.n	80061c0 <HAL_UART_Receive_IT+0x26>
 80061ba:	88fb      	ldrh	r3, [r7, #6]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d101      	bne.n	80061c4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	e016      	b.n	80061f2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d101      	bne.n	80061d2 <HAL_UART_Receive_IT+0x38>
 80061ce:	2302      	movs	r3, #2
 80061d0:	e00f      	b.n	80061f2 <HAL_UART_Receive_IT+0x58>
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2201      	movs	r2, #1
 80061d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2200      	movs	r2, #0
 80061de:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80061e0:	88fb      	ldrh	r3, [r7, #6]
 80061e2:	461a      	mov	r2, r3
 80061e4:	68b9      	ldr	r1, [r7, #8]
 80061e6:	68f8      	ldr	r0, [r7, #12]
 80061e8:	f000 fb24 	bl	8006834 <UART_Start_Receive_IT>
 80061ec:	4603      	mov	r3, r0
 80061ee:	e000      	b.n	80061f2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80061f0:	2302      	movs	r3, #2
  }
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3710      	adds	r7, #16
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bd80      	pop	{r7, pc}
	...

080061fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b0ba      	sub	sp, #232	; 0xe8
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	695b      	ldr	r3, [r3, #20]
 800621e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006222:	2300      	movs	r3, #0
 8006224:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006228:	2300      	movs	r3, #0
 800622a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800622e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006232:	f003 030f 	and.w	r3, r3, #15
 8006236:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800623a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800623e:	2b00      	cmp	r3, #0
 8006240:	d10f      	bne.n	8006262 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006246:	f003 0320 	and.w	r3, r3, #32
 800624a:	2b00      	cmp	r3, #0
 800624c:	d009      	beq.n	8006262 <HAL_UART_IRQHandler+0x66>
 800624e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006252:	f003 0320 	and.w	r3, r3, #32
 8006256:	2b00      	cmp	r3, #0
 8006258:	d003      	beq.n	8006262 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 fc03 	bl	8006a66 <UART_Receive_IT>
      return;
 8006260:	e256      	b.n	8006710 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006262:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006266:	2b00      	cmp	r3, #0
 8006268:	f000 80de 	beq.w	8006428 <HAL_UART_IRQHandler+0x22c>
 800626c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006270:	f003 0301 	and.w	r3, r3, #1
 8006274:	2b00      	cmp	r3, #0
 8006276:	d106      	bne.n	8006286 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006278:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800627c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006280:	2b00      	cmp	r3, #0
 8006282:	f000 80d1 	beq.w	8006428 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	2b00      	cmp	r3, #0
 8006290:	d00b      	beq.n	80062aa <HAL_UART_IRQHandler+0xae>
 8006292:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800629a:	2b00      	cmp	r3, #0
 800629c:	d005      	beq.n	80062aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062a2:	f043 0201 	orr.w	r2, r3, #1
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062ae:	f003 0304 	and.w	r3, r3, #4
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d00b      	beq.n	80062ce <HAL_UART_IRQHandler+0xd2>
 80062b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062ba:	f003 0301 	and.w	r3, r3, #1
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d005      	beq.n	80062ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c6:	f043 0202 	orr.w	r2, r3, #2
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80062ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062d2:	f003 0302 	and.w	r3, r3, #2
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d00b      	beq.n	80062f2 <HAL_UART_IRQHandler+0xf6>
 80062da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062de:	f003 0301 	and.w	r3, r3, #1
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d005      	beq.n	80062f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ea:	f043 0204 	orr.w	r2, r3, #4
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80062f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062f6:	f003 0308 	and.w	r3, r3, #8
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d011      	beq.n	8006322 <HAL_UART_IRQHandler+0x126>
 80062fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006302:	f003 0320 	and.w	r3, r3, #32
 8006306:	2b00      	cmp	r3, #0
 8006308:	d105      	bne.n	8006316 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800630a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800630e:	f003 0301 	and.w	r3, r3, #1
 8006312:	2b00      	cmp	r3, #0
 8006314:	d005      	beq.n	8006322 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631a:	f043 0208 	orr.w	r2, r3, #8
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006326:	2b00      	cmp	r3, #0
 8006328:	f000 81ed 	beq.w	8006706 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800632c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006330:	f003 0320 	and.w	r3, r3, #32
 8006334:	2b00      	cmp	r3, #0
 8006336:	d008      	beq.n	800634a <HAL_UART_IRQHandler+0x14e>
 8006338:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800633c:	f003 0320 	and.w	r3, r3, #32
 8006340:	2b00      	cmp	r3, #0
 8006342:	d002      	beq.n	800634a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f000 fb8e 	bl	8006a66 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	695b      	ldr	r3, [r3, #20]
 8006350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006354:	2b40      	cmp	r3, #64	; 0x40
 8006356:	bf0c      	ite	eq
 8006358:	2301      	moveq	r3, #1
 800635a:	2300      	movne	r3, #0
 800635c:	b2db      	uxtb	r3, r3
 800635e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006366:	f003 0308 	and.w	r3, r3, #8
 800636a:	2b00      	cmp	r3, #0
 800636c:	d103      	bne.n	8006376 <HAL_UART_IRQHandler+0x17a>
 800636e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006372:	2b00      	cmp	r3, #0
 8006374:	d04f      	beq.n	8006416 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f000 fa96 	bl	80068a8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	695b      	ldr	r3, [r3, #20]
 8006382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006386:	2b40      	cmp	r3, #64	; 0x40
 8006388:	d141      	bne.n	800640e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	3314      	adds	r3, #20
 8006390:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006394:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006398:	e853 3f00 	ldrex	r3, [r3]
 800639c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80063a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80063a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	3314      	adds	r3, #20
 80063b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80063b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80063ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80063c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80063c6:	e841 2300 	strex	r3, r2, [r1]
 80063ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80063ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d1d9      	bne.n	800638a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d013      	beq.n	8006406 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063e2:	4a7d      	ldr	r2, [pc, #500]	; (80065d8 <HAL_UART_IRQHandler+0x3dc>)
 80063e4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ea:	4618      	mov	r0, r3
 80063ec:	f7fb fd2d 	bl	8001e4a <HAL_DMA_Abort_IT>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d016      	beq.n	8006424 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006400:	4610      	mov	r0, r2
 8006402:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006404:	e00e      	b.n	8006424 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 f990 	bl	800672c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800640c:	e00a      	b.n	8006424 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 f98c 	bl	800672c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006414:	e006      	b.n	8006424 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f988 	bl	800672c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006422:	e170      	b.n	8006706 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006424:	bf00      	nop
    return;
 8006426:	e16e      	b.n	8006706 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800642c:	2b01      	cmp	r3, #1
 800642e:	f040 814a 	bne.w	80066c6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006436:	f003 0310 	and.w	r3, r3, #16
 800643a:	2b00      	cmp	r3, #0
 800643c:	f000 8143 	beq.w	80066c6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006440:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006444:	f003 0310 	and.w	r3, r3, #16
 8006448:	2b00      	cmp	r3, #0
 800644a:	f000 813c 	beq.w	80066c6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800644e:	2300      	movs	r3, #0
 8006450:	60bb      	str	r3, [r7, #8]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	60bb      	str	r3, [r7, #8]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	60bb      	str	r3, [r7, #8]
 8006462:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	695b      	ldr	r3, [r3, #20]
 800646a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800646e:	2b40      	cmp	r3, #64	; 0x40
 8006470:	f040 80b4 	bne.w	80065dc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006480:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006484:	2b00      	cmp	r3, #0
 8006486:	f000 8140 	beq.w	800670a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800648e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006492:	429a      	cmp	r2, r3
 8006494:	f080 8139 	bcs.w	800670a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800649e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a4:	69db      	ldr	r3, [r3, #28]
 80064a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064aa:	f000 8088 	beq.w	80065be <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	330c      	adds	r3, #12
 80064b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80064bc:	e853 3f00 	ldrex	r3, [r3]
 80064c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80064c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80064c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	330c      	adds	r3, #12
 80064d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80064da:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80064de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80064e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80064ea:	e841 2300 	strex	r3, r2, [r1]
 80064ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80064f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d1d9      	bne.n	80064ae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	3314      	adds	r3, #20
 8006500:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006502:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006504:	e853 3f00 	ldrex	r3, [r3]
 8006508:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800650a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800650c:	f023 0301 	bic.w	r3, r3, #1
 8006510:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	3314      	adds	r3, #20
 800651a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800651e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006522:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006524:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006526:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800652a:	e841 2300 	strex	r3, r2, [r1]
 800652e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006530:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006532:	2b00      	cmp	r3, #0
 8006534:	d1e1      	bne.n	80064fa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	3314      	adds	r3, #20
 800653c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006540:	e853 3f00 	ldrex	r3, [r3]
 8006544:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006546:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006548:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800654c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	3314      	adds	r3, #20
 8006556:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800655a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800655c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800655e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006560:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006562:	e841 2300 	strex	r3, r2, [r1]
 8006566:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006568:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800656a:	2b00      	cmp	r3, #0
 800656c:	d1e3      	bne.n	8006536 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2220      	movs	r2, #32
 8006572:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	330c      	adds	r3, #12
 8006582:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006584:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006586:	e853 3f00 	ldrex	r3, [r3]
 800658a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800658c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800658e:	f023 0310 	bic.w	r3, r3, #16
 8006592:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	330c      	adds	r3, #12
 800659c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80065a0:	65ba      	str	r2, [r7, #88]	; 0x58
 80065a2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80065a6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80065a8:	e841 2300 	strex	r3, r2, [r1]
 80065ac:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80065ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d1e3      	bne.n	800657c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b8:	4618      	mov	r0, r3
 80065ba:	f7fb fbd6 	bl	8001d6a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065c6:	b29b      	uxth	r3, r3
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	4619      	mov	r1, r3
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f000 f8b6 	bl	8006740 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80065d4:	e099      	b.n	800670a <HAL_UART_IRQHandler+0x50e>
 80065d6:	bf00      	nop
 80065d8:	0800696f 	.word	0x0800696f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	1ad3      	subs	r3, r2, r3
 80065e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	f000 808b 	beq.w	800670e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80065f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f000 8086 	beq.w	800670e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	330c      	adds	r3, #12
 8006608:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800660c:	e853 3f00 	ldrex	r3, [r3]
 8006610:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006612:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006614:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006618:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	330c      	adds	r3, #12
 8006622:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006626:	647a      	str	r2, [r7, #68]	; 0x44
 8006628:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800662c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800662e:	e841 2300 	strex	r3, r2, [r1]
 8006632:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1e3      	bne.n	8006602 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	3314      	adds	r3, #20
 8006640:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006644:	e853 3f00 	ldrex	r3, [r3]
 8006648:	623b      	str	r3, [r7, #32]
   return(result);
 800664a:	6a3b      	ldr	r3, [r7, #32]
 800664c:	f023 0301 	bic.w	r3, r3, #1
 8006650:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	3314      	adds	r3, #20
 800665a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800665e:	633a      	str	r2, [r7, #48]	; 0x30
 8006660:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006662:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006664:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006666:	e841 2300 	strex	r3, r2, [r1]
 800666a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800666c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1e3      	bne.n	800663a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2220      	movs	r2, #32
 8006676:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	330c      	adds	r3, #12
 8006686:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	e853 3f00 	ldrex	r3, [r3]
 800668e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f023 0310 	bic.w	r3, r3, #16
 8006696:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	330c      	adds	r3, #12
 80066a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80066a4:	61fa      	str	r2, [r7, #28]
 80066a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a8:	69b9      	ldr	r1, [r7, #24]
 80066aa:	69fa      	ldr	r2, [r7, #28]
 80066ac:	e841 2300 	strex	r3, r2, [r1]
 80066b0:	617b      	str	r3, [r7, #20]
   return(result);
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d1e3      	bne.n	8006680 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80066b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80066bc:	4619      	mov	r1, r3
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f000 f83e 	bl	8006740 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80066c4:	e023      	b.n	800670e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80066c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d009      	beq.n	80066e6 <HAL_UART_IRQHandler+0x4ea>
 80066d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d003      	beq.n	80066e6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 f959 	bl	8006996 <UART_Transmit_IT>
    return;
 80066e4:	e014      	b.n	8006710 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80066e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d00e      	beq.n	8006710 <HAL_UART_IRQHandler+0x514>
 80066f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d008      	beq.n	8006710 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f999 	bl	8006a36 <UART_EndTransmit_IT>
    return;
 8006704:	e004      	b.n	8006710 <HAL_UART_IRQHandler+0x514>
    return;
 8006706:	bf00      	nop
 8006708:	e002      	b.n	8006710 <HAL_UART_IRQHandler+0x514>
      return;
 800670a:	bf00      	nop
 800670c:	e000      	b.n	8006710 <HAL_UART_IRQHandler+0x514>
      return;
 800670e:	bf00      	nop
  }
}
 8006710:	37e8      	adds	r7, #232	; 0xe8
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}
 8006716:	bf00      	nop

08006718 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006718:	b480      	push	{r7}
 800671a:	b083      	sub	sp, #12
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006720:	bf00      	nop
 8006722:	370c      	adds	r7, #12
 8006724:	46bd      	mov	sp, r7
 8006726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672a:	4770      	bx	lr

0800672c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800672c:	b480      	push	{r7}
 800672e:	b083      	sub	sp, #12
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006734:	bf00      	nop
 8006736:	370c      	adds	r7, #12
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	460b      	mov	r3, r1
 800674a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800674c:	bf00      	nop
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b090      	sub	sp, #64	; 0x40
 800675c:	af00      	add	r7, sp, #0
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	603b      	str	r3, [r7, #0]
 8006764:	4613      	mov	r3, r2
 8006766:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006768:	e050      	b.n	800680c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800676a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800676c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006770:	d04c      	beq.n	800680c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006772:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006774:	2b00      	cmp	r3, #0
 8006776:	d007      	beq.n	8006788 <UART_WaitOnFlagUntilTimeout+0x30>
 8006778:	f7fb f9da 	bl	8001b30 <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006784:	429a      	cmp	r2, r3
 8006786:	d241      	bcs.n	800680c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	330c      	adds	r3, #12
 800678e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006792:	e853 3f00 	ldrex	r3, [r3]
 8006796:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800679a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800679e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	330c      	adds	r3, #12
 80067a6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80067a8:	637a      	str	r2, [r7, #52]	; 0x34
 80067aa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80067ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80067b0:	e841 2300 	strex	r3, r2, [r1]
 80067b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80067b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d1e5      	bne.n	8006788 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	3314      	adds	r3, #20
 80067c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	e853 3f00 	ldrex	r3, [r3]
 80067ca:	613b      	str	r3, [r7, #16]
   return(result);
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	f023 0301 	bic.w	r3, r3, #1
 80067d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	3314      	adds	r3, #20
 80067da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067dc:	623a      	str	r2, [r7, #32]
 80067de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e0:	69f9      	ldr	r1, [r7, #28]
 80067e2:	6a3a      	ldr	r2, [r7, #32]
 80067e4:	e841 2300 	strex	r3, r2, [r1]
 80067e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d1e5      	bne.n	80067bc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2220      	movs	r2, #32
 80067f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2220      	movs	r2, #32
 80067fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006808:	2303      	movs	r3, #3
 800680a:	e00f      	b.n	800682c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	4013      	ands	r3, r2
 8006816:	68ba      	ldr	r2, [r7, #8]
 8006818:	429a      	cmp	r2, r3
 800681a:	bf0c      	ite	eq
 800681c:	2301      	moveq	r3, #1
 800681e:	2300      	movne	r3, #0
 8006820:	b2db      	uxtb	r3, r3
 8006822:	461a      	mov	r2, r3
 8006824:	79fb      	ldrb	r3, [r7, #7]
 8006826:	429a      	cmp	r2, r3
 8006828:	d09f      	beq.n	800676a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800682a:	2300      	movs	r3, #0
}
 800682c:	4618      	mov	r0, r3
 800682e:	3740      	adds	r7, #64	; 0x40
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006834:	b480      	push	{r7}
 8006836:	b085      	sub	sp, #20
 8006838:	af00      	add	r7, sp, #0
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	4613      	mov	r3, r2
 8006840:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	68ba      	ldr	r2, [r7, #8]
 8006846:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	88fa      	ldrh	r2, [r7, #6]
 800684c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	88fa      	ldrh	r2, [r7, #6]
 8006852:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2200      	movs	r2, #0
 8006858:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2222      	movs	r2, #34	; 0x22
 800685e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68da      	ldr	r2, [r3, #12]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006878:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	695a      	ldr	r2, [r3, #20]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f042 0201 	orr.w	r2, r2, #1
 8006888:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68da      	ldr	r2, [r3, #12]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f042 0220 	orr.w	r2, r2, #32
 8006898:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800689a:	2300      	movs	r3, #0
}
 800689c:	4618      	mov	r0, r3
 800689e:	3714      	adds	r7, #20
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr

080068a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b095      	sub	sp, #84	; 0x54
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	330c      	adds	r3, #12
 80068b6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068ba:	e853 3f00 	ldrex	r3, [r3]
 80068be:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80068c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80068c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	330c      	adds	r3, #12
 80068ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80068d0:	643a      	str	r2, [r7, #64]	; 0x40
 80068d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80068d6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80068d8:	e841 2300 	strex	r3, r2, [r1]
 80068dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80068de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d1e5      	bne.n	80068b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	3314      	adds	r3, #20
 80068ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ec:	6a3b      	ldr	r3, [r7, #32]
 80068ee:	e853 3f00 	ldrex	r3, [r3]
 80068f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80068f4:	69fb      	ldr	r3, [r7, #28]
 80068f6:	f023 0301 	bic.w	r3, r3, #1
 80068fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	3314      	adds	r3, #20
 8006902:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006904:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006906:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006908:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800690a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800690c:	e841 2300 	strex	r3, r2, [r1]
 8006910:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1e5      	bne.n	80068e4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800691c:	2b01      	cmp	r3, #1
 800691e:	d119      	bne.n	8006954 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	330c      	adds	r3, #12
 8006926:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	e853 3f00 	ldrex	r3, [r3]
 800692e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	f023 0310 	bic.w	r3, r3, #16
 8006936:	647b      	str	r3, [r7, #68]	; 0x44
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	330c      	adds	r3, #12
 800693e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006940:	61ba      	str	r2, [r7, #24]
 8006942:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006944:	6979      	ldr	r1, [r7, #20]
 8006946:	69ba      	ldr	r2, [r7, #24]
 8006948:	e841 2300 	strex	r3, r2, [r1]
 800694c:	613b      	str	r3, [r7, #16]
   return(result);
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d1e5      	bne.n	8006920 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2220      	movs	r2, #32
 8006958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006962:	bf00      	nop
 8006964:	3754      	adds	r7, #84	; 0x54
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr

0800696e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b084      	sub	sp, #16
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800697a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2200      	movs	r2, #0
 8006980:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2200      	movs	r2, #0
 8006986:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006988:	68f8      	ldr	r0, [r7, #12]
 800698a:	f7ff fecf 	bl	800672c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800698e:	bf00      	nop
 8006990:	3710      	adds	r7, #16
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}

08006996 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006996:	b480      	push	{r7}
 8006998:	b085      	sub	sp, #20
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	2b21      	cmp	r3, #33	; 0x21
 80069a8:	d13e      	bne.n	8006a28 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069b2:	d114      	bne.n	80069de <UART_Transmit_IT+0x48>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	691b      	ldr	r3, [r3, #16]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d110      	bne.n	80069de <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6a1b      	ldr	r3, [r3, #32]
 80069c0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	881b      	ldrh	r3, [r3, #0]
 80069c6:	461a      	mov	r2, r3
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069d0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a1b      	ldr	r3, [r3, #32]
 80069d6:	1c9a      	adds	r2, r3, #2
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	621a      	str	r2, [r3, #32]
 80069dc:	e008      	b.n	80069f0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6a1b      	ldr	r3, [r3, #32]
 80069e2:	1c59      	adds	r1, r3, #1
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	6211      	str	r1, [r2, #32]
 80069e8:	781a      	ldrb	r2, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	3b01      	subs	r3, #1
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	687a      	ldr	r2, [r7, #4]
 80069fc:	4619      	mov	r1, r3
 80069fe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d10f      	bne.n	8006a24 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68da      	ldr	r2, [r3, #12]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a12:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68da      	ldr	r2, [r3, #12]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a22:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a24:	2300      	movs	r3, #0
 8006a26:	e000      	b.n	8006a2a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006a28:	2302      	movs	r3, #2
  }
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3714      	adds	r7, #20
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr

08006a36 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a36:	b580      	push	{r7, lr}
 8006a38:	b082      	sub	sp, #8
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68da      	ldr	r2, [r3, #12]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a4c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2220      	movs	r2, #32
 8006a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f7ff fe5e 	bl	8006718 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a5c:	2300      	movs	r3, #0
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3708      	adds	r7, #8
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}

08006a66 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a66:	b580      	push	{r7, lr}
 8006a68:	b08c      	sub	sp, #48	; 0x30
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	2b22      	cmp	r3, #34	; 0x22
 8006a78:	f040 80ab 	bne.w	8006bd2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a84:	d117      	bne.n	8006ab6 <UART_Receive_IT+0x50>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d113      	bne.n	8006ab6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a96:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aa4:	b29a      	uxth	r2, r3
 8006aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aa8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aae:	1c9a      	adds	r2, r3, #2
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	629a      	str	r2, [r3, #40]	; 0x28
 8006ab4:	e026      	b.n	8006b04 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006abc:	2300      	movs	r3, #0
 8006abe:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ac8:	d007      	beq.n	8006ada <UART_Receive_IT+0x74>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d10a      	bne.n	8006ae8 <UART_Receive_IT+0x82>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d106      	bne.n	8006ae8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	b2da      	uxtb	r2, r3
 8006ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ae4:	701a      	strb	r2, [r3, #0]
 8006ae6:	e008      	b.n	8006afa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006af4:	b2da      	uxtb	r2, r3
 8006af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006af8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006afe:	1c5a      	adds	r2, r3, #1
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	4619      	mov	r1, r3
 8006b12:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d15a      	bne.n	8006bce <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68da      	ldr	r2, [r3, #12]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f022 0220 	bic.w	r2, r2, #32
 8006b26:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	68da      	ldr	r2, [r3, #12]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	695a      	ldr	r2, [r3, #20]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f022 0201 	bic.w	r2, r2, #1
 8006b46:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2220      	movs	r2, #32
 8006b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d135      	bne.n	8006bc4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	330c      	adds	r3, #12
 8006b64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	e853 3f00 	ldrex	r3, [r3]
 8006b6c:	613b      	str	r3, [r7, #16]
   return(result);
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	f023 0310 	bic.w	r3, r3, #16
 8006b74:	627b      	str	r3, [r7, #36]	; 0x24
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	330c      	adds	r3, #12
 8006b7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b7e:	623a      	str	r2, [r7, #32]
 8006b80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b82:	69f9      	ldr	r1, [r7, #28]
 8006b84:	6a3a      	ldr	r2, [r7, #32]
 8006b86:	e841 2300 	strex	r3, r2, [r1]
 8006b8a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d1e5      	bne.n	8006b5e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0310 	and.w	r3, r3, #16
 8006b9c:	2b10      	cmp	r3, #16
 8006b9e:	d10a      	bne.n	8006bb6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	60fb      	str	r3, [r7, #12]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	60fb      	str	r3, [r7, #12]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	60fb      	str	r3, [r7, #12]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006bba:	4619      	mov	r1, r3
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f7ff fdbf 	bl	8006740 <HAL_UARTEx_RxEventCallback>
 8006bc2:	e002      	b.n	8006bca <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f7fa f991 	bl	8000eec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	e002      	b.n	8006bd4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	e000      	b.n	8006bd4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006bd2:	2302      	movs	r3, #2
  }
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3730      	adds	r7, #48	; 0x30
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006be0:	b0c0      	sub	sp, #256	; 0x100
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	691b      	ldr	r3, [r3, #16]
 8006bf0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bf8:	68d9      	ldr	r1, [r3, #12]
 8006bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	ea40 0301 	orr.w	r3, r0, r1
 8006c04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c0a:	689a      	ldr	r2, [r3, #8]
 8006c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c10:	691b      	ldr	r3, [r3, #16]
 8006c12:	431a      	orrs	r2, r3
 8006c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c18:	695b      	ldr	r3, [r3, #20]
 8006c1a:	431a      	orrs	r2, r3
 8006c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c20:	69db      	ldr	r3, [r3, #28]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006c34:	f021 010c 	bic.w	r1, r1, #12
 8006c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006c42:	430b      	orrs	r3, r1
 8006c44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	695b      	ldr	r3, [r3, #20]
 8006c4e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c56:	6999      	ldr	r1, [r3, #24]
 8006c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	ea40 0301 	orr.w	r3, r0, r1
 8006c62:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	4b8f      	ldr	r3, [pc, #572]	; (8006ea8 <UART_SetConfig+0x2cc>)
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d005      	beq.n	8006c7c <UART_SetConfig+0xa0>
 8006c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	4b8d      	ldr	r3, [pc, #564]	; (8006eac <UART_SetConfig+0x2d0>)
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d104      	bne.n	8006c86 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c7c:	f7fe f84a 	bl	8004d14 <HAL_RCC_GetPCLK2Freq>
 8006c80:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006c84:	e003      	b.n	8006c8e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c86:	f7fe f831 	bl	8004cec <HAL_RCC_GetPCLK1Freq>
 8006c8a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c92:	69db      	ldr	r3, [r3, #28]
 8006c94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c98:	f040 810c 	bne.w	8006eb4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006ca6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006caa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006cae:	4622      	mov	r2, r4
 8006cb0:	462b      	mov	r3, r5
 8006cb2:	1891      	adds	r1, r2, r2
 8006cb4:	65b9      	str	r1, [r7, #88]	; 0x58
 8006cb6:	415b      	adcs	r3, r3
 8006cb8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006cba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	eb12 0801 	adds.w	r8, r2, r1
 8006cc4:	4629      	mov	r1, r5
 8006cc6:	eb43 0901 	adc.w	r9, r3, r1
 8006cca:	f04f 0200 	mov.w	r2, #0
 8006cce:	f04f 0300 	mov.w	r3, #0
 8006cd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006cde:	4690      	mov	r8, r2
 8006ce0:	4699      	mov	r9, r3
 8006ce2:	4623      	mov	r3, r4
 8006ce4:	eb18 0303 	adds.w	r3, r8, r3
 8006ce8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006cec:	462b      	mov	r3, r5
 8006cee:	eb49 0303 	adc.w	r3, r9, r3
 8006cf2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006d02:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006d06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	18db      	adds	r3, r3, r3
 8006d0e:	653b      	str	r3, [r7, #80]	; 0x50
 8006d10:	4613      	mov	r3, r2
 8006d12:	eb42 0303 	adc.w	r3, r2, r3
 8006d16:	657b      	str	r3, [r7, #84]	; 0x54
 8006d18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006d1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006d20:	f7f9 ff62 	bl	8000be8 <__aeabi_uldivmod>
 8006d24:	4602      	mov	r2, r0
 8006d26:	460b      	mov	r3, r1
 8006d28:	4b61      	ldr	r3, [pc, #388]	; (8006eb0 <UART_SetConfig+0x2d4>)
 8006d2a:	fba3 2302 	umull	r2, r3, r3, r2
 8006d2e:	095b      	lsrs	r3, r3, #5
 8006d30:	011c      	lsls	r4, r3, #4
 8006d32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d36:	2200      	movs	r2, #0
 8006d38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006d3c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006d40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006d44:	4642      	mov	r2, r8
 8006d46:	464b      	mov	r3, r9
 8006d48:	1891      	adds	r1, r2, r2
 8006d4a:	64b9      	str	r1, [r7, #72]	; 0x48
 8006d4c:	415b      	adcs	r3, r3
 8006d4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006d54:	4641      	mov	r1, r8
 8006d56:	eb12 0a01 	adds.w	sl, r2, r1
 8006d5a:	4649      	mov	r1, r9
 8006d5c:	eb43 0b01 	adc.w	fp, r3, r1
 8006d60:	f04f 0200 	mov.w	r2, #0
 8006d64:	f04f 0300 	mov.w	r3, #0
 8006d68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d74:	4692      	mov	sl, r2
 8006d76:	469b      	mov	fp, r3
 8006d78:	4643      	mov	r3, r8
 8006d7a:	eb1a 0303 	adds.w	r3, sl, r3
 8006d7e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006d82:	464b      	mov	r3, r9
 8006d84:	eb4b 0303 	adc.w	r3, fp, r3
 8006d88:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006d98:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006d9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006da0:	460b      	mov	r3, r1
 8006da2:	18db      	adds	r3, r3, r3
 8006da4:	643b      	str	r3, [r7, #64]	; 0x40
 8006da6:	4613      	mov	r3, r2
 8006da8:	eb42 0303 	adc.w	r3, r2, r3
 8006dac:	647b      	str	r3, [r7, #68]	; 0x44
 8006dae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006db2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006db6:	f7f9 ff17 	bl	8000be8 <__aeabi_uldivmod>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	4611      	mov	r1, r2
 8006dc0:	4b3b      	ldr	r3, [pc, #236]	; (8006eb0 <UART_SetConfig+0x2d4>)
 8006dc2:	fba3 2301 	umull	r2, r3, r3, r1
 8006dc6:	095b      	lsrs	r3, r3, #5
 8006dc8:	2264      	movs	r2, #100	; 0x64
 8006dca:	fb02 f303 	mul.w	r3, r2, r3
 8006dce:	1acb      	subs	r3, r1, r3
 8006dd0:	00db      	lsls	r3, r3, #3
 8006dd2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006dd6:	4b36      	ldr	r3, [pc, #216]	; (8006eb0 <UART_SetConfig+0x2d4>)
 8006dd8:	fba3 2302 	umull	r2, r3, r3, r2
 8006ddc:	095b      	lsrs	r3, r3, #5
 8006dde:	005b      	lsls	r3, r3, #1
 8006de0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006de4:	441c      	add	r4, r3
 8006de6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006dea:	2200      	movs	r2, #0
 8006dec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006df0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006df4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006df8:	4642      	mov	r2, r8
 8006dfa:	464b      	mov	r3, r9
 8006dfc:	1891      	adds	r1, r2, r2
 8006dfe:	63b9      	str	r1, [r7, #56]	; 0x38
 8006e00:	415b      	adcs	r3, r3
 8006e02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006e08:	4641      	mov	r1, r8
 8006e0a:	1851      	adds	r1, r2, r1
 8006e0c:	6339      	str	r1, [r7, #48]	; 0x30
 8006e0e:	4649      	mov	r1, r9
 8006e10:	414b      	adcs	r3, r1
 8006e12:	637b      	str	r3, [r7, #52]	; 0x34
 8006e14:	f04f 0200 	mov.w	r2, #0
 8006e18:	f04f 0300 	mov.w	r3, #0
 8006e1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006e20:	4659      	mov	r1, fp
 8006e22:	00cb      	lsls	r3, r1, #3
 8006e24:	4651      	mov	r1, sl
 8006e26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e2a:	4651      	mov	r1, sl
 8006e2c:	00ca      	lsls	r2, r1, #3
 8006e2e:	4610      	mov	r0, r2
 8006e30:	4619      	mov	r1, r3
 8006e32:	4603      	mov	r3, r0
 8006e34:	4642      	mov	r2, r8
 8006e36:	189b      	adds	r3, r3, r2
 8006e38:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006e3c:	464b      	mov	r3, r9
 8006e3e:	460a      	mov	r2, r1
 8006e40:	eb42 0303 	adc.w	r3, r2, r3
 8006e44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006e54:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006e58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006e5c:	460b      	mov	r3, r1
 8006e5e:	18db      	adds	r3, r3, r3
 8006e60:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e62:	4613      	mov	r3, r2
 8006e64:	eb42 0303 	adc.w	r3, r2, r3
 8006e68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006e72:	f7f9 feb9 	bl	8000be8 <__aeabi_uldivmod>
 8006e76:	4602      	mov	r2, r0
 8006e78:	460b      	mov	r3, r1
 8006e7a:	4b0d      	ldr	r3, [pc, #52]	; (8006eb0 <UART_SetConfig+0x2d4>)
 8006e7c:	fba3 1302 	umull	r1, r3, r3, r2
 8006e80:	095b      	lsrs	r3, r3, #5
 8006e82:	2164      	movs	r1, #100	; 0x64
 8006e84:	fb01 f303 	mul.w	r3, r1, r3
 8006e88:	1ad3      	subs	r3, r2, r3
 8006e8a:	00db      	lsls	r3, r3, #3
 8006e8c:	3332      	adds	r3, #50	; 0x32
 8006e8e:	4a08      	ldr	r2, [pc, #32]	; (8006eb0 <UART_SetConfig+0x2d4>)
 8006e90:	fba2 2303 	umull	r2, r3, r2, r3
 8006e94:	095b      	lsrs	r3, r3, #5
 8006e96:	f003 0207 	and.w	r2, r3, #7
 8006e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4422      	add	r2, r4
 8006ea2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ea4:	e105      	b.n	80070b2 <UART_SetConfig+0x4d6>
 8006ea6:	bf00      	nop
 8006ea8:	40011000 	.word	0x40011000
 8006eac:	40011400 	.word	0x40011400
 8006eb0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006eb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006ebe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006ec2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006ec6:	4642      	mov	r2, r8
 8006ec8:	464b      	mov	r3, r9
 8006eca:	1891      	adds	r1, r2, r2
 8006ecc:	6239      	str	r1, [r7, #32]
 8006ece:	415b      	adcs	r3, r3
 8006ed0:	627b      	str	r3, [r7, #36]	; 0x24
 8006ed2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ed6:	4641      	mov	r1, r8
 8006ed8:	1854      	adds	r4, r2, r1
 8006eda:	4649      	mov	r1, r9
 8006edc:	eb43 0501 	adc.w	r5, r3, r1
 8006ee0:	f04f 0200 	mov.w	r2, #0
 8006ee4:	f04f 0300 	mov.w	r3, #0
 8006ee8:	00eb      	lsls	r3, r5, #3
 8006eea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006eee:	00e2      	lsls	r2, r4, #3
 8006ef0:	4614      	mov	r4, r2
 8006ef2:	461d      	mov	r5, r3
 8006ef4:	4643      	mov	r3, r8
 8006ef6:	18e3      	adds	r3, r4, r3
 8006ef8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006efc:	464b      	mov	r3, r9
 8006efe:	eb45 0303 	adc.w	r3, r5, r3
 8006f02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006f12:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006f16:	f04f 0200 	mov.w	r2, #0
 8006f1a:	f04f 0300 	mov.w	r3, #0
 8006f1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006f22:	4629      	mov	r1, r5
 8006f24:	008b      	lsls	r3, r1, #2
 8006f26:	4621      	mov	r1, r4
 8006f28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f2c:	4621      	mov	r1, r4
 8006f2e:	008a      	lsls	r2, r1, #2
 8006f30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006f34:	f7f9 fe58 	bl	8000be8 <__aeabi_uldivmod>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4b60      	ldr	r3, [pc, #384]	; (80070c0 <UART_SetConfig+0x4e4>)
 8006f3e:	fba3 2302 	umull	r2, r3, r3, r2
 8006f42:	095b      	lsrs	r3, r3, #5
 8006f44:	011c      	lsls	r4, r3, #4
 8006f46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006f50:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006f54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006f58:	4642      	mov	r2, r8
 8006f5a:	464b      	mov	r3, r9
 8006f5c:	1891      	adds	r1, r2, r2
 8006f5e:	61b9      	str	r1, [r7, #24]
 8006f60:	415b      	adcs	r3, r3
 8006f62:	61fb      	str	r3, [r7, #28]
 8006f64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f68:	4641      	mov	r1, r8
 8006f6a:	1851      	adds	r1, r2, r1
 8006f6c:	6139      	str	r1, [r7, #16]
 8006f6e:	4649      	mov	r1, r9
 8006f70:	414b      	adcs	r3, r1
 8006f72:	617b      	str	r3, [r7, #20]
 8006f74:	f04f 0200 	mov.w	r2, #0
 8006f78:	f04f 0300 	mov.w	r3, #0
 8006f7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f80:	4659      	mov	r1, fp
 8006f82:	00cb      	lsls	r3, r1, #3
 8006f84:	4651      	mov	r1, sl
 8006f86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f8a:	4651      	mov	r1, sl
 8006f8c:	00ca      	lsls	r2, r1, #3
 8006f8e:	4610      	mov	r0, r2
 8006f90:	4619      	mov	r1, r3
 8006f92:	4603      	mov	r3, r0
 8006f94:	4642      	mov	r2, r8
 8006f96:	189b      	adds	r3, r3, r2
 8006f98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006f9c:	464b      	mov	r3, r9
 8006f9e:	460a      	mov	r2, r1
 8006fa0:	eb42 0303 	adc.w	r3, r2, r3
 8006fa4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	67bb      	str	r3, [r7, #120]	; 0x78
 8006fb2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006fb4:	f04f 0200 	mov.w	r2, #0
 8006fb8:	f04f 0300 	mov.w	r3, #0
 8006fbc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006fc0:	4649      	mov	r1, r9
 8006fc2:	008b      	lsls	r3, r1, #2
 8006fc4:	4641      	mov	r1, r8
 8006fc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fca:	4641      	mov	r1, r8
 8006fcc:	008a      	lsls	r2, r1, #2
 8006fce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006fd2:	f7f9 fe09 	bl	8000be8 <__aeabi_uldivmod>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	460b      	mov	r3, r1
 8006fda:	4b39      	ldr	r3, [pc, #228]	; (80070c0 <UART_SetConfig+0x4e4>)
 8006fdc:	fba3 1302 	umull	r1, r3, r3, r2
 8006fe0:	095b      	lsrs	r3, r3, #5
 8006fe2:	2164      	movs	r1, #100	; 0x64
 8006fe4:	fb01 f303 	mul.w	r3, r1, r3
 8006fe8:	1ad3      	subs	r3, r2, r3
 8006fea:	011b      	lsls	r3, r3, #4
 8006fec:	3332      	adds	r3, #50	; 0x32
 8006fee:	4a34      	ldr	r2, [pc, #208]	; (80070c0 <UART_SetConfig+0x4e4>)
 8006ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ff4:	095b      	lsrs	r3, r3, #5
 8006ff6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ffa:	441c      	add	r4, r3
 8006ffc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007000:	2200      	movs	r2, #0
 8007002:	673b      	str	r3, [r7, #112]	; 0x70
 8007004:	677a      	str	r2, [r7, #116]	; 0x74
 8007006:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800700a:	4642      	mov	r2, r8
 800700c:	464b      	mov	r3, r9
 800700e:	1891      	adds	r1, r2, r2
 8007010:	60b9      	str	r1, [r7, #8]
 8007012:	415b      	adcs	r3, r3
 8007014:	60fb      	str	r3, [r7, #12]
 8007016:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800701a:	4641      	mov	r1, r8
 800701c:	1851      	adds	r1, r2, r1
 800701e:	6039      	str	r1, [r7, #0]
 8007020:	4649      	mov	r1, r9
 8007022:	414b      	adcs	r3, r1
 8007024:	607b      	str	r3, [r7, #4]
 8007026:	f04f 0200 	mov.w	r2, #0
 800702a:	f04f 0300 	mov.w	r3, #0
 800702e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007032:	4659      	mov	r1, fp
 8007034:	00cb      	lsls	r3, r1, #3
 8007036:	4651      	mov	r1, sl
 8007038:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800703c:	4651      	mov	r1, sl
 800703e:	00ca      	lsls	r2, r1, #3
 8007040:	4610      	mov	r0, r2
 8007042:	4619      	mov	r1, r3
 8007044:	4603      	mov	r3, r0
 8007046:	4642      	mov	r2, r8
 8007048:	189b      	adds	r3, r3, r2
 800704a:	66bb      	str	r3, [r7, #104]	; 0x68
 800704c:	464b      	mov	r3, r9
 800704e:	460a      	mov	r2, r1
 8007050:	eb42 0303 	adc.w	r3, r2, r3
 8007054:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	663b      	str	r3, [r7, #96]	; 0x60
 8007060:	667a      	str	r2, [r7, #100]	; 0x64
 8007062:	f04f 0200 	mov.w	r2, #0
 8007066:	f04f 0300 	mov.w	r3, #0
 800706a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800706e:	4649      	mov	r1, r9
 8007070:	008b      	lsls	r3, r1, #2
 8007072:	4641      	mov	r1, r8
 8007074:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007078:	4641      	mov	r1, r8
 800707a:	008a      	lsls	r2, r1, #2
 800707c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007080:	f7f9 fdb2 	bl	8000be8 <__aeabi_uldivmod>
 8007084:	4602      	mov	r2, r0
 8007086:	460b      	mov	r3, r1
 8007088:	4b0d      	ldr	r3, [pc, #52]	; (80070c0 <UART_SetConfig+0x4e4>)
 800708a:	fba3 1302 	umull	r1, r3, r3, r2
 800708e:	095b      	lsrs	r3, r3, #5
 8007090:	2164      	movs	r1, #100	; 0x64
 8007092:	fb01 f303 	mul.w	r3, r1, r3
 8007096:	1ad3      	subs	r3, r2, r3
 8007098:	011b      	lsls	r3, r3, #4
 800709a:	3332      	adds	r3, #50	; 0x32
 800709c:	4a08      	ldr	r2, [pc, #32]	; (80070c0 <UART_SetConfig+0x4e4>)
 800709e:	fba2 2303 	umull	r2, r3, r2, r3
 80070a2:	095b      	lsrs	r3, r3, #5
 80070a4:	f003 020f 	and.w	r2, r3, #15
 80070a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4422      	add	r2, r4
 80070b0:	609a      	str	r2, [r3, #8]
}
 80070b2:	bf00      	nop
 80070b4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80070b8:	46bd      	mov	sp, r7
 80070ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070be:	bf00      	nop
 80070c0:	51eb851f 	.word	0x51eb851f

080070c4 <__errno>:
 80070c4:	4b01      	ldr	r3, [pc, #4]	; (80070cc <__errno+0x8>)
 80070c6:	6818      	ldr	r0, [r3, #0]
 80070c8:	4770      	bx	lr
 80070ca:	bf00      	nop
 80070cc:	20000010 	.word	0x20000010

080070d0 <__libc_init_array>:
 80070d0:	b570      	push	{r4, r5, r6, lr}
 80070d2:	4d0d      	ldr	r5, [pc, #52]	; (8007108 <__libc_init_array+0x38>)
 80070d4:	4c0d      	ldr	r4, [pc, #52]	; (800710c <__libc_init_array+0x3c>)
 80070d6:	1b64      	subs	r4, r4, r5
 80070d8:	10a4      	asrs	r4, r4, #2
 80070da:	2600      	movs	r6, #0
 80070dc:	42a6      	cmp	r6, r4
 80070de:	d109      	bne.n	80070f4 <__libc_init_array+0x24>
 80070e0:	4d0b      	ldr	r5, [pc, #44]	; (8007110 <__libc_init_array+0x40>)
 80070e2:	4c0c      	ldr	r4, [pc, #48]	; (8007114 <__libc_init_array+0x44>)
 80070e4:	f002 fdc2 	bl	8009c6c <_init>
 80070e8:	1b64      	subs	r4, r4, r5
 80070ea:	10a4      	asrs	r4, r4, #2
 80070ec:	2600      	movs	r6, #0
 80070ee:	42a6      	cmp	r6, r4
 80070f0:	d105      	bne.n	80070fe <__libc_init_array+0x2e>
 80070f2:	bd70      	pop	{r4, r5, r6, pc}
 80070f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80070f8:	4798      	blx	r3
 80070fa:	3601      	adds	r6, #1
 80070fc:	e7ee      	b.n	80070dc <__libc_init_array+0xc>
 80070fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8007102:	4798      	blx	r3
 8007104:	3601      	adds	r6, #1
 8007106:	e7f2      	b.n	80070ee <__libc_init_array+0x1e>
 8007108:	0800a194 	.word	0x0800a194
 800710c:	0800a194 	.word	0x0800a194
 8007110:	0800a194 	.word	0x0800a194
 8007114:	0800a198 	.word	0x0800a198

08007118 <memset>:
 8007118:	4402      	add	r2, r0
 800711a:	4603      	mov	r3, r0
 800711c:	4293      	cmp	r3, r2
 800711e:	d100      	bne.n	8007122 <memset+0xa>
 8007120:	4770      	bx	lr
 8007122:	f803 1b01 	strb.w	r1, [r3], #1
 8007126:	e7f9      	b.n	800711c <memset+0x4>

08007128 <__cvt>:
 8007128:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800712c:	ec55 4b10 	vmov	r4, r5, d0
 8007130:	2d00      	cmp	r5, #0
 8007132:	460e      	mov	r6, r1
 8007134:	4619      	mov	r1, r3
 8007136:	462b      	mov	r3, r5
 8007138:	bfbb      	ittet	lt
 800713a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800713e:	461d      	movlt	r5, r3
 8007140:	2300      	movge	r3, #0
 8007142:	232d      	movlt	r3, #45	; 0x2d
 8007144:	700b      	strb	r3, [r1, #0]
 8007146:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007148:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800714c:	4691      	mov	r9, r2
 800714e:	f023 0820 	bic.w	r8, r3, #32
 8007152:	bfbc      	itt	lt
 8007154:	4622      	movlt	r2, r4
 8007156:	4614      	movlt	r4, r2
 8007158:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800715c:	d005      	beq.n	800716a <__cvt+0x42>
 800715e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007162:	d100      	bne.n	8007166 <__cvt+0x3e>
 8007164:	3601      	adds	r6, #1
 8007166:	2102      	movs	r1, #2
 8007168:	e000      	b.n	800716c <__cvt+0x44>
 800716a:	2103      	movs	r1, #3
 800716c:	ab03      	add	r3, sp, #12
 800716e:	9301      	str	r3, [sp, #4]
 8007170:	ab02      	add	r3, sp, #8
 8007172:	9300      	str	r3, [sp, #0]
 8007174:	ec45 4b10 	vmov	d0, r4, r5
 8007178:	4653      	mov	r3, sl
 800717a:	4632      	mov	r2, r6
 800717c:	f000 fe18 	bl	8007db0 <_dtoa_r>
 8007180:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007184:	4607      	mov	r7, r0
 8007186:	d102      	bne.n	800718e <__cvt+0x66>
 8007188:	f019 0f01 	tst.w	r9, #1
 800718c:	d022      	beq.n	80071d4 <__cvt+0xac>
 800718e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007192:	eb07 0906 	add.w	r9, r7, r6
 8007196:	d110      	bne.n	80071ba <__cvt+0x92>
 8007198:	783b      	ldrb	r3, [r7, #0]
 800719a:	2b30      	cmp	r3, #48	; 0x30
 800719c:	d10a      	bne.n	80071b4 <__cvt+0x8c>
 800719e:	2200      	movs	r2, #0
 80071a0:	2300      	movs	r3, #0
 80071a2:	4620      	mov	r0, r4
 80071a4:	4629      	mov	r1, r5
 80071a6:	f7f9 fcaf 	bl	8000b08 <__aeabi_dcmpeq>
 80071aa:	b918      	cbnz	r0, 80071b4 <__cvt+0x8c>
 80071ac:	f1c6 0601 	rsb	r6, r6, #1
 80071b0:	f8ca 6000 	str.w	r6, [sl]
 80071b4:	f8da 3000 	ldr.w	r3, [sl]
 80071b8:	4499      	add	r9, r3
 80071ba:	2200      	movs	r2, #0
 80071bc:	2300      	movs	r3, #0
 80071be:	4620      	mov	r0, r4
 80071c0:	4629      	mov	r1, r5
 80071c2:	f7f9 fca1 	bl	8000b08 <__aeabi_dcmpeq>
 80071c6:	b108      	cbz	r0, 80071cc <__cvt+0xa4>
 80071c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80071cc:	2230      	movs	r2, #48	; 0x30
 80071ce:	9b03      	ldr	r3, [sp, #12]
 80071d0:	454b      	cmp	r3, r9
 80071d2:	d307      	bcc.n	80071e4 <__cvt+0xbc>
 80071d4:	9b03      	ldr	r3, [sp, #12]
 80071d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80071d8:	1bdb      	subs	r3, r3, r7
 80071da:	4638      	mov	r0, r7
 80071dc:	6013      	str	r3, [r2, #0]
 80071de:	b004      	add	sp, #16
 80071e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071e4:	1c59      	adds	r1, r3, #1
 80071e6:	9103      	str	r1, [sp, #12]
 80071e8:	701a      	strb	r2, [r3, #0]
 80071ea:	e7f0      	b.n	80071ce <__cvt+0xa6>

080071ec <__exponent>:
 80071ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80071ee:	4603      	mov	r3, r0
 80071f0:	2900      	cmp	r1, #0
 80071f2:	bfb8      	it	lt
 80071f4:	4249      	neglt	r1, r1
 80071f6:	f803 2b02 	strb.w	r2, [r3], #2
 80071fa:	bfb4      	ite	lt
 80071fc:	222d      	movlt	r2, #45	; 0x2d
 80071fe:	222b      	movge	r2, #43	; 0x2b
 8007200:	2909      	cmp	r1, #9
 8007202:	7042      	strb	r2, [r0, #1]
 8007204:	dd2a      	ble.n	800725c <__exponent+0x70>
 8007206:	f10d 0407 	add.w	r4, sp, #7
 800720a:	46a4      	mov	ip, r4
 800720c:	270a      	movs	r7, #10
 800720e:	46a6      	mov	lr, r4
 8007210:	460a      	mov	r2, r1
 8007212:	fb91 f6f7 	sdiv	r6, r1, r7
 8007216:	fb07 1516 	mls	r5, r7, r6, r1
 800721a:	3530      	adds	r5, #48	; 0x30
 800721c:	2a63      	cmp	r2, #99	; 0x63
 800721e:	f104 34ff 	add.w	r4, r4, #4294967295
 8007222:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007226:	4631      	mov	r1, r6
 8007228:	dcf1      	bgt.n	800720e <__exponent+0x22>
 800722a:	3130      	adds	r1, #48	; 0x30
 800722c:	f1ae 0502 	sub.w	r5, lr, #2
 8007230:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007234:	1c44      	adds	r4, r0, #1
 8007236:	4629      	mov	r1, r5
 8007238:	4561      	cmp	r1, ip
 800723a:	d30a      	bcc.n	8007252 <__exponent+0x66>
 800723c:	f10d 0209 	add.w	r2, sp, #9
 8007240:	eba2 020e 	sub.w	r2, r2, lr
 8007244:	4565      	cmp	r5, ip
 8007246:	bf88      	it	hi
 8007248:	2200      	movhi	r2, #0
 800724a:	4413      	add	r3, r2
 800724c:	1a18      	subs	r0, r3, r0
 800724e:	b003      	add	sp, #12
 8007250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007252:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007256:	f804 2f01 	strb.w	r2, [r4, #1]!
 800725a:	e7ed      	b.n	8007238 <__exponent+0x4c>
 800725c:	2330      	movs	r3, #48	; 0x30
 800725e:	3130      	adds	r1, #48	; 0x30
 8007260:	7083      	strb	r3, [r0, #2]
 8007262:	70c1      	strb	r1, [r0, #3]
 8007264:	1d03      	adds	r3, r0, #4
 8007266:	e7f1      	b.n	800724c <__exponent+0x60>

08007268 <_printf_float>:
 8007268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800726c:	ed2d 8b02 	vpush	{d8}
 8007270:	b08d      	sub	sp, #52	; 0x34
 8007272:	460c      	mov	r4, r1
 8007274:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007278:	4616      	mov	r6, r2
 800727a:	461f      	mov	r7, r3
 800727c:	4605      	mov	r5, r0
 800727e:	f001 fd3d 	bl	8008cfc <_localeconv_r>
 8007282:	f8d0 a000 	ldr.w	sl, [r0]
 8007286:	4650      	mov	r0, sl
 8007288:	f7f8 ffc2 	bl	8000210 <strlen>
 800728c:	2300      	movs	r3, #0
 800728e:	930a      	str	r3, [sp, #40]	; 0x28
 8007290:	6823      	ldr	r3, [r4, #0]
 8007292:	9305      	str	r3, [sp, #20]
 8007294:	f8d8 3000 	ldr.w	r3, [r8]
 8007298:	f894 b018 	ldrb.w	fp, [r4, #24]
 800729c:	3307      	adds	r3, #7
 800729e:	f023 0307 	bic.w	r3, r3, #7
 80072a2:	f103 0208 	add.w	r2, r3, #8
 80072a6:	f8c8 2000 	str.w	r2, [r8]
 80072aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ae:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80072b2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80072b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80072ba:	9307      	str	r3, [sp, #28]
 80072bc:	f8cd 8018 	str.w	r8, [sp, #24]
 80072c0:	ee08 0a10 	vmov	s16, r0
 80072c4:	4b9f      	ldr	r3, [pc, #636]	; (8007544 <_printf_float+0x2dc>)
 80072c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072ca:	f04f 32ff 	mov.w	r2, #4294967295
 80072ce:	f7f9 fc4d 	bl	8000b6c <__aeabi_dcmpun>
 80072d2:	bb88      	cbnz	r0, 8007338 <_printf_float+0xd0>
 80072d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80072d8:	4b9a      	ldr	r3, [pc, #616]	; (8007544 <_printf_float+0x2dc>)
 80072da:	f04f 32ff 	mov.w	r2, #4294967295
 80072de:	f7f9 fc27 	bl	8000b30 <__aeabi_dcmple>
 80072e2:	bb48      	cbnz	r0, 8007338 <_printf_float+0xd0>
 80072e4:	2200      	movs	r2, #0
 80072e6:	2300      	movs	r3, #0
 80072e8:	4640      	mov	r0, r8
 80072ea:	4649      	mov	r1, r9
 80072ec:	f7f9 fc16 	bl	8000b1c <__aeabi_dcmplt>
 80072f0:	b110      	cbz	r0, 80072f8 <_printf_float+0x90>
 80072f2:	232d      	movs	r3, #45	; 0x2d
 80072f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072f8:	4b93      	ldr	r3, [pc, #588]	; (8007548 <_printf_float+0x2e0>)
 80072fa:	4894      	ldr	r0, [pc, #592]	; (800754c <_printf_float+0x2e4>)
 80072fc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007300:	bf94      	ite	ls
 8007302:	4698      	movls	r8, r3
 8007304:	4680      	movhi	r8, r0
 8007306:	2303      	movs	r3, #3
 8007308:	6123      	str	r3, [r4, #16]
 800730a:	9b05      	ldr	r3, [sp, #20]
 800730c:	f023 0204 	bic.w	r2, r3, #4
 8007310:	6022      	str	r2, [r4, #0]
 8007312:	f04f 0900 	mov.w	r9, #0
 8007316:	9700      	str	r7, [sp, #0]
 8007318:	4633      	mov	r3, r6
 800731a:	aa0b      	add	r2, sp, #44	; 0x2c
 800731c:	4621      	mov	r1, r4
 800731e:	4628      	mov	r0, r5
 8007320:	f000 f9d8 	bl	80076d4 <_printf_common>
 8007324:	3001      	adds	r0, #1
 8007326:	f040 8090 	bne.w	800744a <_printf_float+0x1e2>
 800732a:	f04f 30ff 	mov.w	r0, #4294967295
 800732e:	b00d      	add	sp, #52	; 0x34
 8007330:	ecbd 8b02 	vpop	{d8}
 8007334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007338:	4642      	mov	r2, r8
 800733a:	464b      	mov	r3, r9
 800733c:	4640      	mov	r0, r8
 800733e:	4649      	mov	r1, r9
 8007340:	f7f9 fc14 	bl	8000b6c <__aeabi_dcmpun>
 8007344:	b140      	cbz	r0, 8007358 <_printf_float+0xf0>
 8007346:	464b      	mov	r3, r9
 8007348:	2b00      	cmp	r3, #0
 800734a:	bfbc      	itt	lt
 800734c:	232d      	movlt	r3, #45	; 0x2d
 800734e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007352:	487f      	ldr	r0, [pc, #508]	; (8007550 <_printf_float+0x2e8>)
 8007354:	4b7f      	ldr	r3, [pc, #508]	; (8007554 <_printf_float+0x2ec>)
 8007356:	e7d1      	b.n	80072fc <_printf_float+0x94>
 8007358:	6863      	ldr	r3, [r4, #4]
 800735a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800735e:	9206      	str	r2, [sp, #24]
 8007360:	1c5a      	adds	r2, r3, #1
 8007362:	d13f      	bne.n	80073e4 <_printf_float+0x17c>
 8007364:	2306      	movs	r3, #6
 8007366:	6063      	str	r3, [r4, #4]
 8007368:	9b05      	ldr	r3, [sp, #20]
 800736a:	6861      	ldr	r1, [r4, #4]
 800736c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007370:	2300      	movs	r3, #0
 8007372:	9303      	str	r3, [sp, #12]
 8007374:	ab0a      	add	r3, sp, #40	; 0x28
 8007376:	e9cd b301 	strd	fp, r3, [sp, #4]
 800737a:	ab09      	add	r3, sp, #36	; 0x24
 800737c:	ec49 8b10 	vmov	d0, r8, r9
 8007380:	9300      	str	r3, [sp, #0]
 8007382:	6022      	str	r2, [r4, #0]
 8007384:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007388:	4628      	mov	r0, r5
 800738a:	f7ff fecd 	bl	8007128 <__cvt>
 800738e:	9b06      	ldr	r3, [sp, #24]
 8007390:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007392:	2b47      	cmp	r3, #71	; 0x47
 8007394:	4680      	mov	r8, r0
 8007396:	d108      	bne.n	80073aa <_printf_float+0x142>
 8007398:	1cc8      	adds	r0, r1, #3
 800739a:	db02      	blt.n	80073a2 <_printf_float+0x13a>
 800739c:	6863      	ldr	r3, [r4, #4]
 800739e:	4299      	cmp	r1, r3
 80073a0:	dd41      	ble.n	8007426 <_printf_float+0x1be>
 80073a2:	f1ab 0b02 	sub.w	fp, fp, #2
 80073a6:	fa5f fb8b 	uxtb.w	fp, fp
 80073aa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80073ae:	d820      	bhi.n	80073f2 <_printf_float+0x18a>
 80073b0:	3901      	subs	r1, #1
 80073b2:	465a      	mov	r2, fp
 80073b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80073b8:	9109      	str	r1, [sp, #36]	; 0x24
 80073ba:	f7ff ff17 	bl	80071ec <__exponent>
 80073be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80073c0:	1813      	adds	r3, r2, r0
 80073c2:	2a01      	cmp	r2, #1
 80073c4:	4681      	mov	r9, r0
 80073c6:	6123      	str	r3, [r4, #16]
 80073c8:	dc02      	bgt.n	80073d0 <_printf_float+0x168>
 80073ca:	6822      	ldr	r2, [r4, #0]
 80073cc:	07d2      	lsls	r2, r2, #31
 80073ce:	d501      	bpl.n	80073d4 <_printf_float+0x16c>
 80073d0:	3301      	adds	r3, #1
 80073d2:	6123      	str	r3, [r4, #16]
 80073d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d09c      	beq.n	8007316 <_printf_float+0xae>
 80073dc:	232d      	movs	r3, #45	; 0x2d
 80073de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073e2:	e798      	b.n	8007316 <_printf_float+0xae>
 80073e4:	9a06      	ldr	r2, [sp, #24]
 80073e6:	2a47      	cmp	r2, #71	; 0x47
 80073e8:	d1be      	bne.n	8007368 <_printf_float+0x100>
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1bc      	bne.n	8007368 <_printf_float+0x100>
 80073ee:	2301      	movs	r3, #1
 80073f0:	e7b9      	b.n	8007366 <_printf_float+0xfe>
 80073f2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80073f6:	d118      	bne.n	800742a <_printf_float+0x1c2>
 80073f8:	2900      	cmp	r1, #0
 80073fa:	6863      	ldr	r3, [r4, #4]
 80073fc:	dd0b      	ble.n	8007416 <_printf_float+0x1ae>
 80073fe:	6121      	str	r1, [r4, #16]
 8007400:	b913      	cbnz	r3, 8007408 <_printf_float+0x1a0>
 8007402:	6822      	ldr	r2, [r4, #0]
 8007404:	07d0      	lsls	r0, r2, #31
 8007406:	d502      	bpl.n	800740e <_printf_float+0x1a6>
 8007408:	3301      	adds	r3, #1
 800740a:	440b      	add	r3, r1
 800740c:	6123      	str	r3, [r4, #16]
 800740e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007410:	f04f 0900 	mov.w	r9, #0
 8007414:	e7de      	b.n	80073d4 <_printf_float+0x16c>
 8007416:	b913      	cbnz	r3, 800741e <_printf_float+0x1b6>
 8007418:	6822      	ldr	r2, [r4, #0]
 800741a:	07d2      	lsls	r2, r2, #31
 800741c:	d501      	bpl.n	8007422 <_printf_float+0x1ba>
 800741e:	3302      	adds	r3, #2
 8007420:	e7f4      	b.n	800740c <_printf_float+0x1a4>
 8007422:	2301      	movs	r3, #1
 8007424:	e7f2      	b.n	800740c <_printf_float+0x1a4>
 8007426:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800742a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800742c:	4299      	cmp	r1, r3
 800742e:	db05      	blt.n	800743c <_printf_float+0x1d4>
 8007430:	6823      	ldr	r3, [r4, #0]
 8007432:	6121      	str	r1, [r4, #16]
 8007434:	07d8      	lsls	r0, r3, #31
 8007436:	d5ea      	bpl.n	800740e <_printf_float+0x1a6>
 8007438:	1c4b      	adds	r3, r1, #1
 800743a:	e7e7      	b.n	800740c <_printf_float+0x1a4>
 800743c:	2900      	cmp	r1, #0
 800743e:	bfd4      	ite	le
 8007440:	f1c1 0202 	rsble	r2, r1, #2
 8007444:	2201      	movgt	r2, #1
 8007446:	4413      	add	r3, r2
 8007448:	e7e0      	b.n	800740c <_printf_float+0x1a4>
 800744a:	6823      	ldr	r3, [r4, #0]
 800744c:	055a      	lsls	r2, r3, #21
 800744e:	d407      	bmi.n	8007460 <_printf_float+0x1f8>
 8007450:	6923      	ldr	r3, [r4, #16]
 8007452:	4642      	mov	r2, r8
 8007454:	4631      	mov	r1, r6
 8007456:	4628      	mov	r0, r5
 8007458:	47b8      	blx	r7
 800745a:	3001      	adds	r0, #1
 800745c:	d12c      	bne.n	80074b8 <_printf_float+0x250>
 800745e:	e764      	b.n	800732a <_printf_float+0xc2>
 8007460:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007464:	f240 80e0 	bls.w	8007628 <_printf_float+0x3c0>
 8007468:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800746c:	2200      	movs	r2, #0
 800746e:	2300      	movs	r3, #0
 8007470:	f7f9 fb4a 	bl	8000b08 <__aeabi_dcmpeq>
 8007474:	2800      	cmp	r0, #0
 8007476:	d034      	beq.n	80074e2 <_printf_float+0x27a>
 8007478:	4a37      	ldr	r2, [pc, #220]	; (8007558 <_printf_float+0x2f0>)
 800747a:	2301      	movs	r3, #1
 800747c:	4631      	mov	r1, r6
 800747e:	4628      	mov	r0, r5
 8007480:	47b8      	blx	r7
 8007482:	3001      	adds	r0, #1
 8007484:	f43f af51 	beq.w	800732a <_printf_float+0xc2>
 8007488:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800748c:	429a      	cmp	r2, r3
 800748e:	db02      	blt.n	8007496 <_printf_float+0x22e>
 8007490:	6823      	ldr	r3, [r4, #0]
 8007492:	07d8      	lsls	r0, r3, #31
 8007494:	d510      	bpl.n	80074b8 <_printf_float+0x250>
 8007496:	ee18 3a10 	vmov	r3, s16
 800749a:	4652      	mov	r2, sl
 800749c:	4631      	mov	r1, r6
 800749e:	4628      	mov	r0, r5
 80074a0:	47b8      	blx	r7
 80074a2:	3001      	adds	r0, #1
 80074a4:	f43f af41 	beq.w	800732a <_printf_float+0xc2>
 80074a8:	f04f 0800 	mov.w	r8, #0
 80074ac:	f104 091a 	add.w	r9, r4, #26
 80074b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074b2:	3b01      	subs	r3, #1
 80074b4:	4543      	cmp	r3, r8
 80074b6:	dc09      	bgt.n	80074cc <_printf_float+0x264>
 80074b8:	6823      	ldr	r3, [r4, #0]
 80074ba:	079b      	lsls	r3, r3, #30
 80074bc:	f100 8105 	bmi.w	80076ca <_printf_float+0x462>
 80074c0:	68e0      	ldr	r0, [r4, #12]
 80074c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074c4:	4298      	cmp	r0, r3
 80074c6:	bfb8      	it	lt
 80074c8:	4618      	movlt	r0, r3
 80074ca:	e730      	b.n	800732e <_printf_float+0xc6>
 80074cc:	2301      	movs	r3, #1
 80074ce:	464a      	mov	r2, r9
 80074d0:	4631      	mov	r1, r6
 80074d2:	4628      	mov	r0, r5
 80074d4:	47b8      	blx	r7
 80074d6:	3001      	adds	r0, #1
 80074d8:	f43f af27 	beq.w	800732a <_printf_float+0xc2>
 80074dc:	f108 0801 	add.w	r8, r8, #1
 80074e0:	e7e6      	b.n	80074b0 <_printf_float+0x248>
 80074e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	dc39      	bgt.n	800755c <_printf_float+0x2f4>
 80074e8:	4a1b      	ldr	r2, [pc, #108]	; (8007558 <_printf_float+0x2f0>)
 80074ea:	2301      	movs	r3, #1
 80074ec:	4631      	mov	r1, r6
 80074ee:	4628      	mov	r0, r5
 80074f0:	47b8      	blx	r7
 80074f2:	3001      	adds	r0, #1
 80074f4:	f43f af19 	beq.w	800732a <_printf_float+0xc2>
 80074f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074fc:	4313      	orrs	r3, r2
 80074fe:	d102      	bne.n	8007506 <_printf_float+0x29e>
 8007500:	6823      	ldr	r3, [r4, #0]
 8007502:	07d9      	lsls	r1, r3, #31
 8007504:	d5d8      	bpl.n	80074b8 <_printf_float+0x250>
 8007506:	ee18 3a10 	vmov	r3, s16
 800750a:	4652      	mov	r2, sl
 800750c:	4631      	mov	r1, r6
 800750e:	4628      	mov	r0, r5
 8007510:	47b8      	blx	r7
 8007512:	3001      	adds	r0, #1
 8007514:	f43f af09 	beq.w	800732a <_printf_float+0xc2>
 8007518:	f04f 0900 	mov.w	r9, #0
 800751c:	f104 0a1a 	add.w	sl, r4, #26
 8007520:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007522:	425b      	negs	r3, r3
 8007524:	454b      	cmp	r3, r9
 8007526:	dc01      	bgt.n	800752c <_printf_float+0x2c4>
 8007528:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800752a:	e792      	b.n	8007452 <_printf_float+0x1ea>
 800752c:	2301      	movs	r3, #1
 800752e:	4652      	mov	r2, sl
 8007530:	4631      	mov	r1, r6
 8007532:	4628      	mov	r0, r5
 8007534:	47b8      	blx	r7
 8007536:	3001      	adds	r0, #1
 8007538:	f43f aef7 	beq.w	800732a <_printf_float+0xc2>
 800753c:	f109 0901 	add.w	r9, r9, #1
 8007540:	e7ee      	b.n	8007520 <_printf_float+0x2b8>
 8007542:	bf00      	nop
 8007544:	7fefffff 	.word	0x7fefffff
 8007548:	08009db8 	.word	0x08009db8
 800754c:	08009dbc 	.word	0x08009dbc
 8007550:	08009dc4 	.word	0x08009dc4
 8007554:	08009dc0 	.word	0x08009dc0
 8007558:	08009dc8 	.word	0x08009dc8
 800755c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800755e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007560:	429a      	cmp	r2, r3
 8007562:	bfa8      	it	ge
 8007564:	461a      	movge	r2, r3
 8007566:	2a00      	cmp	r2, #0
 8007568:	4691      	mov	r9, r2
 800756a:	dc37      	bgt.n	80075dc <_printf_float+0x374>
 800756c:	f04f 0b00 	mov.w	fp, #0
 8007570:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007574:	f104 021a 	add.w	r2, r4, #26
 8007578:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800757a:	9305      	str	r3, [sp, #20]
 800757c:	eba3 0309 	sub.w	r3, r3, r9
 8007580:	455b      	cmp	r3, fp
 8007582:	dc33      	bgt.n	80075ec <_printf_float+0x384>
 8007584:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007588:	429a      	cmp	r2, r3
 800758a:	db3b      	blt.n	8007604 <_printf_float+0x39c>
 800758c:	6823      	ldr	r3, [r4, #0]
 800758e:	07da      	lsls	r2, r3, #31
 8007590:	d438      	bmi.n	8007604 <_printf_float+0x39c>
 8007592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007594:	9a05      	ldr	r2, [sp, #20]
 8007596:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007598:	1a9a      	subs	r2, r3, r2
 800759a:	eba3 0901 	sub.w	r9, r3, r1
 800759e:	4591      	cmp	r9, r2
 80075a0:	bfa8      	it	ge
 80075a2:	4691      	movge	r9, r2
 80075a4:	f1b9 0f00 	cmp.w	r9, #0
 80075a8:	dc35      	bgt.n	8007616 <_printf_float+0x3ae>
 80075aa:	f04f 0800 	mov.w	r8, #0
 80075ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80075b2:	f104 0a1a 	add.w	sl, r4, #26
 80075b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075ba:	1a9b      	subs	r3, r3, r2
 80075bc:	eba3 0309 	sub.w	r3, r3, r9
 80075c0:	4543      	cmp	r3, r8
 80075c2:	f77f af79 	ble.w	80074b8 <_printf_float+0x250>
 80075c6:	2301      	movs	r3, #1
 80075c8:	4652      	mov	r2, sl
 80075ca:	4631      	mov	r1, r6
 80075cc:	4628      	mov	r0, r5
 80075ce:	47b8      	blx	r7
 80075d0:	3001      	adds	r0, #1
 80075d2:	f43f aeaa 	beq.w	800732a <_printf_float+0xc2>
 80075d6:	f108 0801 	add.w	r8, r8, #1
 80075da:	e7ec      	b.n	80075b6 <_printf_float+0x34e>
 80075dc:	4613      	mov	r3, r2
 80075de:	4631      	mov	r1, r6
 80075e0:	4642      	mov	r2, r8
 80075e2:	4628      	mov	r0, r5
 80075e4:	47b8      	blx	r7
 80075e6:	3001      	adds	r0, #1
 80075e8:	d1c0      	bne.n	800756c <_printf_float+0x304>
 80075ea:	e69e      	b.n	800732a <_printf_float+0xc2>
 80075ec:	2301      	movs	r3, #1
 80075ee:	4631      	mov	r1, r6
 80075f0:	4628      	mov	r0, r5
 80075f2:	9205      	str	r2, [sp, #20]
 80075f4:	47b8      	blx	r7
 80075f6:	3001      	adds	r0, #1
 80075f8:	f43f ae97 	beq.w	800732a <_printf_float+0xc2>
 80075fc:	9a05      	ldr	r2, [sp, #20]
 80075fe:	f10b 0b01 	add.w	fp, fp, #1
 8007602:	e7b9      	b.n	8007578 <_printf_float+0x310>
 8007604:	ee18 3a10 	vmov	r3, s16
 8007608:	4652      	mov	r2, sl
 800760a:	4631      	mov	r1, r6
 800760c:	4628      	mov	r0, r5
 800760e:	47b8      	blx	r7
 8007610:	3001      	adds	r0, #1
 8007612:	d1be      	bne.n	8007592 <_printf_float+0x32a>
 8007614:	e689      	b.n	800732a <_printf_float+0xc2>
 8007616:	9a05      	ldr	r2, [sp, #20]
 8007618:	464b      	mov	r3, r9
 800761a:	4442      	add	r2, r8
 800761c:	4631      	mov	r1, r6
 800761e:	4628      	mov	r0, r5
 8007620:	47b8      	blx	r7
 8007622:	3001      	adds	r0, #1
 8007624:	d1c1      	bne.n	80075aa <_printf_float+0x342>
 8007626:	e680      	b.n	800732a <_printf_float+0xc2>
 8007628:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800762a:	2a01      	cmp	r2, #1
 800762c:	dc01      	bgt.n	8007632 <_printf_float+0x3ca>
 800762e:	07db      	lsls	r3, r3, #31
 8007630:	d538      	bpl.n	80076a4 <_printf_float+0x43c>
 8007632:	2301      	movs	r3, #1
 8007634:	4642      	mov	r2, r8
 8007636:	4631      	mov	r1, r6
 8007638:	4628      	mov	r0, r5
 800763a:	47b8      	blx	r7
 800763c:	3001      	adds	r0, #1
 800763e:	f43f ae74 	beq.w	800732a <_printf_float+0xc2>
 8007642:	ee18 3a10 	vmov	r3, s16
 8007646:	4652      	mov	r2, sl
 8007648:	4631      	mov	r1, r6
 800764a:	4628      	mov	r0, r5
 800764c:	47b8      	blx	r7
 800764e:	3001      	adds	r0, #1
 8007650:	f43f ae6b 	beq.w	800732a <_printf_float+0xc2>
 8007654:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007658:	2200      	movs	r2, #0
 800765a:	2300      	movs	r3, #0
 800765c:	f7f9 fa54 	bl	8000b08 <__aeabi_dcmpeq>
 8007660:	b9d8      	cbnz	r0, 800769a <_printf_float+0x432>
 8007662:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007664:	f108 0201 	add.w	r2, r8, #1
 8007668:	3b01      	subs	r3, #1
 800766a:	4631      	mov	r1, r6
 800766c:	4628      	mov	r0, r5
 800766e:	47b8      	blx	r7
 8007670:	3001      	adds	r0, #1
 8007672:	d10e      	bne.n	8007692 <_printf_float+0x42a>
 8007674:	e659      	b.n	800732a <_printf_float+0xc2>
 8007676:	2301      	movs	r3, #1
 8007678:	4652      	mov	r2, sl
 800767a:	4631      	mov	r1, r6
 800767c:	4628      	mov	r0, r5
 800767e:	47b8      	blx	r7
 8007680:	3001      	adds	r0, #1
 8007682:	f43f ae52 	beq.w	800732a <_printf_float+0xc2>
 8007686:	f108 0801 	add.w	r8, r8, #1
 800768a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800768c:	3b01      	subs	r3, #1
 800768e:	4543      	cmp	r3, r8
 8007690:	dcf1      	bgt.n	8007676 <_printf_float+0x40e>
 8007692:	464b      	mov	r3, r9
 8007694:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007698:	e6dc      	b.n	8007454 <_printf_float+0x1ec>
 800769a:	f04f 0800 	mov.w	r8, #0
 800769e:	f104 0a1a 	add.w	sl, r4, #26
 80076a2:	e7f2      	b.n	800768a <_printf_float+0x422>
 80076a4:	2301      	movs	r3, #1
 80076a6:	4642      	mov	r2, r8
 80076a8:	e7df      	b.n	800766a <_printf_float+0x402>
 80076aa:	2301      	movs	r3, #1
 80076ac:	464a      	mov	r2, r9
 80076ae:	4631      	mov	r1, r6
 80076b0:	4628      	mov	r0, r5
 80076b2:	47b8      	blx	r7
 80076b4:	3001      	adds	r0, #1
 80076b6:	f43f ae38 	beq.w	800732a <_printf_float+0xc2>
 80076ba:	f108 0801 	add.w	r8, r8, #1
 80076be:	68e3      	ldr	r3, [r4, #12]
 80076c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80076c2:	1a5b      	subs	r3, r3, r1
 80076c4:	4543      	cmp	r3, r8
 80076c6:	dcf0      	bgt.n	80076aa <_printf_float+0x442>
 80076c8:	e6fa      	b.n	80074c0 <_printf_float+0x258>
 80076ca:	f04f 0800 	mov.w	r8, #0
 80076ce:	f104 0919 	add.w	r9, r4, #25
 80076d2:	e7f4      	b.n	80076be <_printf_float+0x456>

080076d4 <_printf_common>:
 80076d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076d8:	4616      	mov	r6, r2
 80076da:	4699      	mov	r9, r3
 80076dc:	688a      	ldr	r2, [r1, #8]
 80076de:	690b      	ldr	r3, [r1, #16]
 80076e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80076e4:	4293      	cmp	r3, r2
 80076e6:	bfb8      	it	lt
 80076e8:	4613      	movlt	r3, r2
 80076ea:	6033      	str	r3, [r6, #0]
 80076ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80076f0:	4607      	mov	r7, r0
 80076f2:	460c      	mov	r4, r1
 80076f4:	b10a      	cbz	r2, 80076fa <_printf_common+0x26>
 80076f6:	3301      	adds	r3, #1
 80076f8:	6033      	str	r3, [r6, #0]
 80076fa:	6823      	ldr	r3, [r4, #0]
 80076fc:	0699      	lsls	r1, r3, #26
 80076fe:	bf42      	ittt	mi
 8007700:	6833      	ldrmi	r3, [r6, #0]
 8007702:	3302      	addmi	r3, #2
 8007704:	6033      	strmi	r3, [r6, #0]
 8007706:	6825      	ldr	r5, [r4, #0]
 8007708:	f015 0506 	ands.w	r5, r5, #6
 800770c:	d106      	bne.n	800771c <_printf_common+0x48>
 800770e:	f104 0a19 	add.w	sl, r4, #25
 8007712:	68e3      	ldr	r3, [r4, #12]
 8007714:	6832      	ldr	r2, [r6, #0]
 8007716:	1a9b      	subs	r3, r3, r2
 8007718:	42ab      	cmp	r3, r5
 800771a:	dc26      	bgt.n	800776a <_printf_common+0x96>
 800771c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007720:	1e13      	subs	r3, r2, #0
 8007722:	6822      	ldr	r2, [r4, #0]
 8007724:	bf18      	it	ne
 8007726:	2301      	movne	r3, #1
 8007728:	0692      	lsls	r2, r2, #26
 800772a:	d42b      	bmi.n	8007784 <_printf_common+0xb0>
 800772c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007730:	4649      	mov	r1, r9
 8007732:	4638      	mov	r0, r7
 8007734:	47c0      	blx	r8
 8007736:	3001      	adds	r0, #1
 8007738:	d01e      	beq.n	8007778 <_printf_common+0xa4>
 800773a:	6823      	ldr	r3, [r4, #0]
 800773c:	68e5      	ldr	r5, [r4, #12]
 800773e:	6832      	ldr	r2, [r6, #0]
 8007740:	f003 0306 	and.w	r3, r3, #6
 8007744:	2b04      	cmp	r3, #4
 8007746:	bf08      	it	eq
 8007748:	1aad      	subeq	r5, r5, r2
 800774a:	68a3      	ldr	r3, [r4, #8]
 800774c:	6922      	ldr	r2, [r4, #16]
 800774e:	bf0c      	ite	eq
 8007750:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007754:	2500      	movne	r5, #0
 8007756:	4293      	cmp	r3, r2
 8007758:	bfc4      	itt	gt
 800775a:	1a9b      	subgt	r3, r3, r2
 800775c:	18ed      	addgt	r5, r5, r3
 800775e:	2600      	movs	r6, #0
 8007760:	341a      	adds	r4, #26
 8007762:	42b5      	cmp	r5, r6
 8007764:	d11a      	bne.n	800779c <_printf_common+0xc8>
 8007766:	2000      	movs	r0, #0
 8007768:	e008      	b.n	800777c <_printf_common+0xa8>
 800776a:	2301      	movs	r3, #1
 800776c:	4652      	mov	r2, sl
 800776e:	4649      	mov	r1, r9
 8007770:	4638      	mov	r0, r7
 8007772:	47c0      	blx	r8
 8007774:	3001      	adds	r0, #1
 8007776:	d103      	bne.n	8007780 <_printf_common+0xac>
 8007778:	f04f 30ff 	mov.w	r0, #4294967295
 800777c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007780:	3501      	adds	r5, #1
 8007782:	e7c6      	b.n	8007712 <_printf_common+0x3e>
 8007784:	18e1      	adds	r1, r4, r3
 8007786:	1c5a      	adds	r2, r3, #1
 8007788:	2030      	movs	r0, #48	; 0x30
 800778a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800778e:	4422      	add	r2, r4
 8007790:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007794:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007798:	3302      	adds	r3, #2
 800779a:	e7c7      	b.n	800772c <_printf_common+0x58>
 800779c:	2301      	movs	r3, #1
 800779e:	4622      	mov	r2, r4
 80077a0:	4649      	mov	r1, r9
 80077a2:	4638      	mov	r0, r7
 80077a4:	47c0      	blx	r8
 80077a6:	3001      	adds	r0, #1
 80077a8:	d0e6      	beq.n	8007778 <_printf_common+0xa4>
 80077aa:	3601      	adds	r6, #1
 80077ac:	e7d9      	b.n	8007762 <_printf_common+0x8e>
	...

080077b0 <_printf_i>:
 80077b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077b4:	7e0f      	ldrb	r7, [r1, #24]
 80077b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80077b8:	2f78      	cmp	r7, #120	; 0x78
 80077ba:	4691      	mov	r9, r2
 80077bc:	4680      	mov	r8, r0
 80077be:	460c      	mov	r4, r1
 80077c0:	469a      	mov	sl, r3
 80077c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80077c6:	d807      	bhi.n	80077d8 <_printf_i+0x28>
 80077c8:	2f62      	cmp	r7, #98	; 0x62
 80077ca:	d80a      	bhi.n	80077e2 <_printf_i+0x32>
 80077cc:	2f00      	cmp	r7, #0
 80077ce:	f000 80d8 	beq.w	8007982 <_printf_i+0x1d2>
 80077d2:	2f58      	cmp	r7, #88	; 0x58
 80077d4:	f000 80a3 	beq.w	800791e <_printf_i+0x16e>
 80077d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80077e0:	e03a      	b.n	8007858 <_printf_i+0xa8>
 80077e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80077e6:	2b15      	cmp	r3, #21
 80077e8:	d8f6      	bhi.n	80077d8 <_printf_i+0x28>
 80077ea:	a101      	add	r1, pc, #4	; (adr r1, 80077f0 <_printf_i+0x40>)
 80077ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077f0:	08007849 	.word	0x08007849
 80077f4:	0800785d 	.word	0x0800785d
 80077f8:	080077d9 	.word	0x080077d9
 80077fc:	080077d9 	.word	0x080077d9
 8007800:	080077d9 	.word	0x080077d9
 8007804:	080077d9 	.word	0x080077d9
 8007808:	0800785d 	.word	0x0800785d
 800780c:	080077d9 	.word	0x080077d9
 8007810:	080077d9 	.word	0x080077d9
 8007814:	080077d9 	.word	0x080077d9
 8007818:	080077d9 	.word	0x080077d9
 800781c:	08007969 	.word	0x08007969
 8007820:	0800788d 	.word	0x0800788d
 8007824:	0800794b 	.word	0x0800794b
 8007828:	080077d9 	.word	0x080077d9
 800782c:	080077d9 	.word	0x080077d9
 8007830:	0800798b 	.word	0x0800798b
 8007834:	080077d9 	.word	0x080077d9
 8007838:	0800788d 	.word	0x0800788d
 800783c:	080077d9 	.word	0x080077d9
 8007840:	080077d9 	.word	0x080077d9
 8007844:	08007953 	.word	0x08007953
 8007848:	682b      	ldr	r3, [r5, #0]
 800784a:	1d1a      	adds	r2, r3, #4
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	602a      	str	r2, [r5, #0]
 8007850:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007854:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007858:	2301      	movs	r3, #1
 800785a:	e0a3      	b.n	80079a4 <_printf_i+0x1f4>
 800785c:	6820      	ldr	r0, [r4, #0]
 800785e:	6829      	ldr	r1, [r5, #0]
 8007860:	0606      	lsls	r6, r0, #24
 8007862:	f101 0304 	add.w	r3, r1, #4
 8007866:	d50a      	bpl.n	800787e <_printf_i+0xce>
 8007868:	680e      	ldr	r6, [r1, #0]
 800786a:	602b      	str	r3, [r5, #0]
 800786c:	2e00      	cmp	r6, #0
 800786e:	da03      	bge.n	8007878 <_printf_i+0xc8>
 8007870:	232d      	movs	r3, #45	; 0x2d
 8007872:	4276      	negs	r6, r6
 8007874:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007878:	485e      	ldr	r0, [pc, #376]	; (80079f4 <_printf_i+0x244>)
 800787a:	230a      	movs	r3, #10
 800787c:	e019      	b.n	80078b2 <_printf_i+0x102>
 800787e:	680e      	ldr	r6, [r1, #0]
 8007880:	602b      	str	r3, [r5, #0]
 8007882:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007886:	bf18      	it	ne
 8007888:	b236      	sxthne	r6, r6
 800788a:	e7ef      	b.n	800786c <_printf_i+0xbc>
 800788c:	682b      	ldr	r3, [r5, #0]
 800788e:	6820      	ldr	r0, [r4, #0]
 8007890:	1d19      	adds	r1, r3, #4
 8007892:	6029      	str	r1, [r5, #0]
 8007894:	0601      	lsls	r1, r0, #24
 8007896:	d501      	bpl.n	800789c <_printf_i+0xec>
 8007898:	681e      	ldr	r6, [r3, #0]
 800789a:	e002      	b.n	80078a2 <_printf_i+0xf2>
 800789c:	0646      	lsls	r6, r0, #25
 800789e:	d5fb      	bpl.n	8007898 <_printf_i+0xe8>
 80078a0:	881e      	ldrh	r6, [r3, #0]
 80078a2:	4854      	ldr	r0, [pc, #336]	; (80079f4 <_printf_i+0x244>)
 80078a4:	2f6f      	cmp	r7, #111	; 0x6f
 80078a6:	bf0c      	ite	eq
 80078a8:	2308      	moveq	r3, #8
 80078aa:	230a      	movne	r3, #10
 80078ac:	2100      	movs	r1, #0
 80078ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80078b2:	6865      	ldr	r5, [r4, #4]
 80078b4:	60a5      	str	r5, [r4, #8]
 80078b6:	2d00      	cmp	r5, #0
 80078b8:	bfa2      	ittt	ge
 80078ba:	6821      	ldrge	r1, [r4, #0]
 80078bc:	f021 0104 	bicge.w	r1, r1, #4
 80078c0:	6021      	strge	r1, [r4, #0]
 80078c2:	b90e      	cbnz	r6, 80078c8 <_printf_i+0x118>
 80078c4:	2d00      	cmp	r5, #0
 80078c6:	d04d      	beq.n	8007964 <_printf_i+0x1b4>
 80078c8:	4615      	mov	r5, r2
 80078ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80078ce:	fb03 6711 	mls	r7, r3, r1, r6
 80078d2:	5dc7      	ldrb	r7, [r0, r7]
 80078d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80078d8:	4637      	mov	r7, r6
 80078da:	42bb      	cmp	r3, r7
 80078dc:	460e      	mov	r6, r1
 80078de:	d9f4      	bls.n	80078ca <_printf_i+0x11a>
 80078e0:	2b08      	cmp	r3, #8
 80078e2:	d10b      	bne.n	80078fc <_printf_i+0x14c>
 80078e4:	6823      	ldr	r3, [r4, #0]
 80078e6:	07de      	lsls	r6, r3, #31
 80078e8:	d508      	bpl.n	80078fc <_printf_i+0x14c>
 80078ea:	6923      	ldr	r3, [r4, #16]
 80078ec:	6861      	ldr	r1, [r4, #4]
 80078ee:	4299      	cmp	r1, r3
 80078f0:	bfde      	ittt	le
 80078f2:	2330      	movle	r3, #48	; 0x30
 80078f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80078f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80078fc:	1b52      	subs	r2, r2, r5
 80078fe:	6122      	str	r2, [r4, #16]
 8007900:	f8cd a000 	str.w	sl, [sp]
 8007904:	464b      	mov	r3, r9
 8007906:	aa03      	add	r2, sp, #12
 8007908:	4621      	mov	r1, r4
 800790a:	4640      	mov	r0, r8
 800790c:	f7ff fee2 	bl	80076d4 <_printf_common>
 8007910:	3001      	adds	r0, #1
 8007912:	d14c      	bne.n	80079ae <_printf_i+0x1fe>
 8007914:	f04f 30ff 	mov.w	r0, #4294967295
 8007918:	b004      	add	sp, #16
 800791a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800791e:	4835      	ldr	r0, [pc, #212]	; (80079f4 <_printf_i+0x244>)
 8007920:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007924:	6829      	ldr	r1, [r5, #0]
 8007926:	6823      	ldr	r3, [r4, #0]
 8007928:	f851 6b04 	ldr.w	r6, [r1], #4
 800792c:	6029      	str	r1, [r5, #0]
 800792e:	061d      	lsls	r5, r3, #24
 8007930:	d514      	bpl.n	800795c <_printf_i+0x1ac>
 8007932:	07df      	lsls	r7, r3, #31
 8007934:	bf44      	itt	mi
 8007936:	f043 0320 	orrmi.w	r3, r3, #32
 800793a:	6023      	strmi	r3, [r4, #0]
 800793c:	b91e      	cbnz	r6, 8007946 <_printf_i+0x196>
 800793e:	6823      	ldr	r3, [r4, #0]
 8007940:	f023 0320 	bic.w	r3, r3, #32
 8007944:	6023      	str	r3, [r4, #0]
 8007946:	2310      	movs	r3, #16
 8007948:	e7b0      	b.n	80078ac <_printf_i+0xfc>
 800794a:	6823      	ldr	r3, [r4, #0]
 800794c:	f043 0320 	orr.w	r3, r3, #32
 8007950:	6023      	str	r3, [r4, #0]
 8007952:	2378      	movs	r3, #120	; 0x78
 8007954:	4828      	ldr	r0, [pc, #160]	; (80079f8 <_printf_i+0x248>)
 8007956:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800795a:	e7e3      	b.n	8007924 <_printf_i+0x174>
 800795c:	0659      	lsls	r1, r3, #25
 800795e:	bf48      	it	mi
 8007960:	b2b6      	uxthmi	r6, r6
 8007962:	e7e6      	b.n	8007932 <_printf_i+0x182>
 8007964:	4615      	mov	r5, r2
 8007966:	e7bb      	b.n	80078e0 <_printf_i+0x130>
 8007968:	682b      	ldr	r3, [r5, #0]
 800796a:	6826      	ldr	r6, [r4, #0]
 800796c:	6961      	ldr	r1, [r4, #20]
 800796e:	1d18      	adds	r0, r3, #4
 8007970:	6028      	str	r0, [r5, #0]
 8007972:	0635      	lsls	r5, r6, #24
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	d501      	bpl.n	800797c <_printf_i+0x1cc>
 8007978:	6019      	str	r1, [r3, #0]
 800797a:	e002      	b.n	8007982 <_printf_i+0x1d2>
 800797c:	0670      	lsls	r0, r6, #25
 800797e:	d5fb      	bpl.n	8007978 <_printf_i+0x1c8>
 8007980:	8019      	strh	r1, [r3, #0]
 8007982:	2300      	movs	r3, #0
 8007984:	6123      	str	r3, [r4, #16]
 8007986:	4615      	mov	r5, r2
 8007988:	e7ba      	b.n	8007900 <_printf_i+0x150>
 800798a:	682b      	ldr	r3, [r5, #0]
 800798c:	1d1a      	adds	r2, r3, #4
 800798e:	602a      	str	r2, [r5, #0]
 8007990:	681d      	ldr	r5, [r3, #0]
 8007992:	6862      	ldr	r2, [r4, #4]
 8007994:	2100      	movs	r1, #0
 8007996:	4628      	mov	r0, r5
 8007998:	f7f8 fc42 	bl	8000220 <memchr>
 800799c:	b108      	cbz	r0, 80079a2 <_printf_i+0x1f2>
 800799e:	1b40      	subs	r0, r0, r5
 80079a0:	6060      	str	r0, [r4, #4]
 80079a2:	6863      	ldr	r3, [r4, #4]
 80079a4:	6123      	str	r3, [r4, #16]
 80079a6:	2300      	movs	r3, #0
 80079a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079ac:	e7a8      	b.n	8007900 <_printf_i+0x150>
 80079ae:	6923      	ldr	r3, [r4, #16]
 80079b0:	462a      	mov	r2, r5
 80079b2:	4649      	mov	r1, r9
 80079b4:	4640      	mov	r0, r8
 80079b6:	47d0      	blx	sl
 80079b8:	3001      	adds	r0, #1
 80079ba:	d0ab      	beq.n	8007914 <_printf_i+0x164>
 80079bc:	6823      	ldr	r3, [r4, #0]
 80079be:	079b      	lsls	r3, r3, #30
 80079c0:	d413      	bmi.n	80079ea <_printf_i+0x23a>
 80079c2:	68e0      	ldr	r0, [r4, #12]
 80079c4:	9b03      	ldr	r3, [sp, #12]
 80079c6:	4298      	cmp	r0, r3
 80079c8:	bfb8      	it	lt
 80079ca:	4618      	movlt	r0, r3
 80079cc:	e7a4      	b.n	8007918 <_printf_i+0x168>
 80079ce:	2301      	movs	r3, #1
 80079d0:	4632      	mov	r2, r6
 80079d2:	4649      	mov	r1, r9
 80079d4:	4640      	mov	r0, r8
 80079d6:	47d0      	blx	sl
 80079d8:	3001      	adds	r0, #1
 80079da:	d09b      	beq.n	8007914 <_printf_i+0x164>
 80079dc:	3501      	adds	r5, #1
 80079de:	68e3      	ldr	r3, [r4, #12]
 80079e0:	9903      	ldr	r1, [sp, #12]
 80079e2:	1a5b      	subs	r3, r3, r1
 80079e4:	42ab      	cmp	r3, r5
 80079e6:	dcf2      	bgt.n	80079ce <_printf_i+0x21e>
 80079e8:	e7eb      	b.n	80079c2 <_printf_i+0x212>
 80079ea:	2500      	movs	r5, #0
 80079ec:	f104 0619 	add.w	r6, r4, #25
 80079f0:	e7f5      	b.n	80079de <_printf_i+0x22e>
 80079f2:	bf00      	nop
 80079f4:	08009dca 	.word	0x08009dca
 80079f8:	08009ddb 	.word	0x08009ddb

080079fc <iprintf>:
 80079fc:	b40f      	push	{r0, r1, r2, r3}
 80079fe:	4b0a      	ldr	r3, [pc, #40]	; (8007a28 <iprintf+0x2c>)
 8007a00:	b513      	push	{r0, r1, r4, lr}
 8007a02:	681c      	ldr	r4, [r3, #0]
 8007a04:	b124      	cbz	r4, 8007a10 <iprintf+0x14>
 8007a06:	69a3      	ldr	r3, [r4, #24]
 8007a08:	b913      	cbnz	r3, 8007a10 <iprintf+0x14>
 8007a0a:	4620      	mov	r0, r4
 8007a0c:	f001 f8d8 	bl	8008bc0 <__sinit>
 8007a10:	ab05      	add	r3, sp, #20
 8007a12:	9a04      	ldr	r2, [sp, #16]
 8007a14:	68a1      	ldr	r1, [r4, #8]
 8007a16:	9301      	str	r3, [sp, #4]
 8007a18:	4620      	mov	r0, r4
 8007a1a:	f001 fe95 	bl	8009748 <_vfiprintf_r>
 8007a1e:	b002      	add	sp, #8
 8007a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a24:	b004      	add	sp, #16
 8007a26:	4770      	bx	lr
 8007a28:	20000010 	.word	0x20000010

08007a2c <_puts_r>:
 8007a2c:	b570      	push	{r4, r5, r6, lr}
 8007a2e:	460e      	mov	r6, r1
 8007a30:	4605      	mov	r5, r0
 8007a32:	b118      	cbz	r0, 8007a3c <_puts_r+0x10>
 8007a34:	6983      	ldr	r3, [r0, #24]
 8007a36:	b90b      	cbnz	r3, 8007a3c <_puts_r+0x10>
 8007a38:	f001 f8c2 	bl	8008bc0 <__sinit>
 8007a3c:	69ab      	ldr	r3, [r5, #24]
 8007a3e:	68ac      	ldr	r4, [r5, #8]
 8007a40:	b913      	cbnz	r3, 8007a48 <_puts_r+0x1c>
 8007a42:	4628      	mov	r0, r5
 8007a44:	f001 f8bc 	bl	8008bc0 <__sinit>
 8007a48:	4b2c      	ldr	r3, [pc, #176]	; (8007afc <_puts_r+0xd0>)
 8007a4a:	429c      	cmp	r4, r3
 8007a4c:	d120      	bne.n	8007a90 <_puts_r+0x64>
 8007a4e:	686c      	ldr	r4, [r5, #4]
 8007a50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a52:	07db      	lsls	r3, r3, #31
 8007a54:	d405      	bmi.n	8007a62 <_puts_r+0x36>
 8007a56:	89a3      	ldrh	r3, [r4, #12]
 8007a58:	0598      	lsls	r0, r3, #22
 8007a5a:	d402      	bmi.n	8007a62 <_puts_r+0x36>
 8007a5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a5e:	f001 f952 	bl	8008d06 <__retarget_lock_acquire_recursive>
 8007a62:	89a3      	ldrh	r3, [r4, #12]
 8007a64:	0719      	lsls	r1, r3, #28
 8007a66:	d51d      	bpl.n	8007aa4 <_puts_r+0x78>
 8007a68:	6923      	ldr	r3, [r4, #16]
 8007a6a:	b1db      	cbz	r3, 8007aa4 <_puts_r+0x78>
 8007a6c:	3e01      	subs	r6, #1
 8007a6e:	68a3      	ldr	r3, [r4, #8]
 8007a70:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007a74:	3b01      	subs	r3, #1
 8007a76:	60a3      	str	r3, [r4, #8]
 8007a78:	bb39      	cbnz	r1, 8007aca <_puts_r+0x9e>
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	da38      	bge.n	8007af0 <_puts_r+0xc4>
 8007a7e:	4622      	mov	r2, r4
 8007a80:	210a      	movs	r1, #10
 8007a82:	4628      	mov	r0, r5
 8007a84:	f000 f848 	bl	8007b18 <__swbuf_r>
 8007a88:	3001      	adds	r0, #1
 8007a8a:	d011      	beq.n	8007ab0 <_puts_r+0x84>
 8007a8c:	250a      	movs	r5, #10
 8007a8e:	e011      	b.n	8007ab4 <_puts_r+0x88>
 8007a90:	4b1b      	ldr	r3, [pc, #108]	; (8007b00 <_puts_r+0xd4>)
 8007a92:	429c      	cmp	r4, r3
 8007a94:	d101      	bne.n	8007a9a <_puts_r+0x6e>
 8007a96:	68ac      	ldr	r4, [r5, #8]
 8007a98:	e7da      	b.n	8007a50 <_puts_r+0x24>
 8007a9a:	4b1a      	ldr	r3, [pc, #104]	; (8007b04 <_puts_r+0xd8>)
 8007a9c:	429c      	cmp	r4, r3
 8007a9e:	bf08      	it	eq
 8007aa0:	68ec      	ldreq	r4, [r5, #12]
 8007aa2:	e7d5      	b.n	8007a50 <_puts_r+0x24>
 8007aa4:	4621      	mov	r1, r4
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	f000 f888 	bl	8007bbc <__swsetup_r>
 8007aac:	2800      	cmp	r0, #0
 8007aae:	d0dd      	beq.n	8007a6c <_puts_r+0x40>
 8007ab0:	f04f 35ff 	mov.w	r5, #4294967295
 8007ab4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ab6:	07da      	lsls	r2, r3, #31
 8007ab8:	d405      	bmi.n	8007ac6 <_puts_r+0x9a>
 8007aba:	89a3      	ldrh	r3, [r4, #12]
 8007abc:	059b      	lsls	r3, r3, #22
 8007abe:	d402      	bmi.n	8007ac6 <_puts_r+0x9a>
 8007ac0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ac2:	f001 f921 	bl	8008d08 <__retarget_lock_release_recursive>
 8007ac6:	4628      	mov	r0, r5
 8007ac8:	bd70      	pop	{r4, r5, r6, pc}
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	da04      	bge.n	8007ad8 <_puts_r+0xac>
 8007ace:	69a2      	ldr	r2, [r4, #24]
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	dc06      	bgt.n	8007ae2 <_puts_r+0xb6>
 8007ad4:	290a      	cmp	r1, #10
 8007ad6:	d004      	beq.n	8007ae2 <_puts_r+0xb6>
 8007ad8:	6823      	ldr	r3, [r4, #0]
 8007ada:	1c5a      	adds	r2, r3, #1
 8007adc:	6022      	str	r2, [r4, #0]
 8007ade:	7019      	strb	r1, [r3, #0]
 8007ae0:	e7c5      	b.n	8007a6e <_puts_r+0x42>
 8007ae2:	4622      	mov	r2, r4
 8007ae4:	4628      	mov	r0, r5
 8007ae6:	f000 f817 	bl	8007b18 <__swbuf_r>
 8007aea:	3001      	adds	r0, #1
 8007aec:	d1bf      	bne.n	8007a6e <_puts_r+0x42>
 8007aee:	e7df      	b.n	8007ab0 <_puts_r+0x84>
 8007af0:	6823      	ldr	r3, [r4, #0]
 8007af2:	250a      	movs	r5, #10
 8007af4:	1c5a      	adds	r2, r3, #1
 8007af6:	6022      	str	r2, [r4, #0]
 8007af8:	701d      	strb	r5, [r3, #0]
 8007afa:	e7db      	b.n	8007ab4 <_puts_r+0x88>
 8007afc:	08009e9c 	.word	0x08009e9c
 8007b00:	08009ebc 	.word	0x08009ebc
 8007b04:	08009e7c 	.word	0x08009e7c

08007b08 <puts>:
 8007b08:	4b02      	ldr	r3, [pc, #8]	; (8007b14 <puts+0xc>)
 8007b0a:	4601      	mov	r1, r0
 8007b0c:	6818      	ldr	r0, [r3, #0]
 8007b0e:	f7ff bf8d 	b.w	8007a2c <_puts_r>
 8007b12:	bf00      	nop
 8007b14:	20000010 	.word	0x20000010

08007b18 <__swbuf_r>:
 8007b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b1a:	460e      	mov	r6, r1
 8007b1c:	4614      	mov	r4, r2
 8007b1e:	4605      	mov	r5, r0
 8007b20:	b118      	cbz	r0, 8007b2a <__swbuf_r+0x12>
 8007b22:	6983      	ldr	r3, [r0, #24]
 8007b24:	b90b      	cbnz	r3, 8007b2a <__swbuf_r+0x12>
 8007b26:	f001 f84b 	bl	8008bc0 <__sinit>
 8007b2a:	4b21      	ldr	r3, [pc, #132]	; (8007bb0 <__swbuf_r+0x98>)
 8007b2c:	429c      	cmp	r4, r3
 8007b2e:	d12b      	bne.n	8007b88 <__swbuf_r+0x70>
 8007b30:	686c      	ldr	r4, [r5, #4]
 8007b32:	69a3      	ldr	r3, [r4, #24]
 8007b34:	60a3      	str	r3, [r4, #8]
 8007b36:	89a3      	ldrh	r3, [r4, #12]
 8007b38:	071a      	lsls	r2, r3, #28
 8007b3a:	d52f      	bpl.n	8007b9c <__swbuf_r+0x84>
 8007b3c:	6923      	ldr	r3, [r4, #16]
 8007b3e:	b36b      	cbz	r3, 8007b9c <__swbuf_r+0x84>
 8007b40:	6923      	ldr	r3, [r4, #16]
 8007b42:	6820      	ldr	r0, [r4, #0]
 8007b44:	1ac0      	subs	r0, r0, r3
 8007b46:	6963      	ldr	r3, [r4, #20]
 8007b48:	b2f6      	uxtb	r6, r6
 8007b4a:	4283      	cmp	r3, r0
 8007b4c:	4637      	mov	r7, r6
 8007b4e:	dc04      	bgt.n	8007b5a <__swbuf_r+0x42>
 8007b50:	4621      	mov	r1, r4
 8007b52:	4628      	mov	r0, r5
 8007b54:	f000 ffa0 	bl	8008a98 <_fflush_r>
 8007b58:	bb30      	cbnz	r0, 8007ba8 <__swbuf_r+0x90>
 8007b5a:	68a3      	ldr	r3, [r4, #8]
 8007b5c:	3b01      	subs	r3, #1
 8007b5e:	60a3      	str	r3, [r4, #8]
 8007b60:	6823      	ldr	r3, [r4, #0]
 8007b62:	1c5a      	adds	r2, r3, #1
 8007b64:	6022      	str	r2, [r4, #0]
 8007b66:	701e      	strb	r6, [r3, #0]
 8007b68:	6963      	ldr	r3, [r4, #20]
 8007b6a:	3001      	adds	r0, #1
 8007b6c:	4283      	cmp	r3, r0
 8007b6e:	d004      	beq.n	8007b7a <__swbuf_r+0x62>
 8007b70:	89a3      	ldrh	r3, [r4, #12]
 8007b72:	07db      	lsls	r3, r3, #31
 8007b74:	d506      	bpl.n	8007b84 <__swbuf_r+0x6c>
 8007b76:	2e0a      	cmp	r6, #10
 8007b78:	d104      	bne.n	8007b84 <__swbuf_r+0x6c>
 8007b7a:	4621      	mov	r1, r4
 8007b7c:	4628      	mov	r0, r5
 8007b7e:	f000 ff8b 	bl	8008a98 <_fflush_r>
 8007b82:	b988      	cbnz	r0, 8007ba8 <__swbuf_r+0x90>
 8007b84:	4638      	mov	r0, r7
 8007b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b88:	4b0a      	ldr	r3, [pc, #40]	; (8007bb4 <__swbuf_r+0x9c>)
 8007b8a:	429c      	cmp	r4, r3
 8007b8c:	d101      	bne.n	8007b92 <__swbuf_r+0x7a>
 8007b8e:	68ac      	ldr	r4, [r5, #8]
 8007b90:	e7cf      	b.n	8007b32 <__swbuf_r+0x1a>
 8007b92:	4b09      	ldr	r3, [pc, #36]	; (8007bb8 <__swbuf_r+0xa0>)
 8007b94:	429c      	cmp	r4, r3
 8007b96:	bf08      	it	eq
 8007b98:	68ec      	ldreq	r4, [r5, #12]
 8007b9a:	e7ca      	b.n	8007b32 <__swbuf_r+0x1a>
 8007b9c:	4621      	mov	r1, r4
 8007b9e:	4628      	mov	r0, r5
 8007ba0:	f000 f80c 	bl	8007bbc <__swsetup_r>
 8007ba4:	2800      	cmp	r0, #0
 8007ba6:	d0cb      	beq.n	8007b40 <__swbuf_r+0x28>
 8007ba8:	f04f 37ff 	mov.w	r7, #4294967295
 8007bac:	e7ea      	b.n	8007b84 <__swbuf_r+0x6c>
 8007bae:	bf00      	nop
 8007bb0:	08009e9c 	.word	0x08009e9c
 8007bb4:	08009ebc 	.word	0x08009ebc
 8007bb8:	08009e7c 	.word	0x08009e7c

08007bbc <__swsetup_r>:
 8007bbc:	4b32      	ldr	r3, [pc, #200]	; (8007c88 <__swsetup_r+0xcc>)
 8007bbe:	b570      	push	{r4, r5, r6, lr}
 8007bc0:	681d      	ldr	r5, [r3, #0]
 8007bc2:	4606      	mov	r6, r0
 8007bc4:	460c      	mov	r4, r1
 8007bc6:	b125      	cbz	r5, 8007bd2 <__swsetup_r+0x16>
 8007bc8:	69ab      	ldr	r3, [r5, #24]
 8007bca:	b913      	cbnz	r3, 8007bd2 <__swsetup_r+0x16>
 8007bcc:	4628      	mov	r0, r5
 8007bce:	f000 fff7 	bl	8008bc0 <__sinit>
 8007bd2:	4b2e      	ldr	r3, [pc, #184]	; (8007c8c <__swsetup_r+0xd0>)
 8007bd4:	429c      	cmp	r4, r3
 8007bd6:	d10f      	bne.n	8007bf8 <__swsetup_r+0x3c>
 8007bd8:	686c      	ldr	r4, [r5, #4]
 8007bda:	89a3      	ldrh	r3, [r4, #12]
 8007bdc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007be0:	0719      	lsls	r1, r3, #28
 8007be2:	d42c      	bmi.n	8007c3e <__swsetup_r+0x82>
 8007be4:	06dd      	lsls	r5, r3, #27
 8007be6:	d411      	bmi.n	8007c0c <__swsetup_r+0x50>
 8007be8:	2309      	movs	r3, #9
 8007bea:	6033      	str	r3, [r6, #0]
 8007bec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007bf0:	81a3      	strh	r3, [r4, #12]
 8007bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8007bf6:	e03e      	b.n	8007c76 <__swsetup_r+0xba>
 8007bf8:	4b25      	ldr	r3, [pc, #148]	; (8007c90 <__swsetup_r+0xd4>)
 8007bfa:	429c      	cmp	r4, r3
 8007bfc:	d101      	bne.n	8007c02 <__swsetup_r+0x46>
 8007bfe:	68ac      	ldr	r4, [r5, #8]
 8007c00:	e7eb      	b.n	8007bda <__swsetup_r+0x1e>
 8007c02:	4b24      	ldr	r3, [pc, #144]	; (8007c94 <__swsetup_r+0xd8>)
 8007c04:	429c      	cmp	r4, r3
 8007c06:	bf08      	it	eq
 8007c08:	68ec      	ldreq	r4, [r5, #12]
 8007c0a:	e7e6      	b.n	8007bda <__swsetup_r+0x1e>
 8007c0c:	0758      	lsls	r0, r3, #29
 8007c0e:	d512      	bpl.n	8007c36 <__swsetup_r+0x7a>
 8007c10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c12:	b141      	cbz	r1, 8007c26 <__swsetup_r+0x6a>
 8007c14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c18:	4299      	cmp	r1, r3
 8007c1a:	d002      	beq.n	8007c22 <__swsetup_r+0x66>
 8007c1c:	4630      	mov	r0, r6
 8007c1e:	f001 fc89 	bl	8009534 <_free_r>
 8007c22:	2300      	movs	r3, #0
 8007c24:	6363      	str	r3, [r4, #52]	; 0x34
 8007c26:	89a3      	ldrh	r3, [r4, #12]
 8007c28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007c2c:	81a3      	strh	r3, [r4, #12]
 8007c2e:	2300      	movs	r3, #0
 8007c30:	6063      	str	r3, [r4, #4]
 8007c32:	6923      	ldr	r3, [r4, #16]
 8007c34:	6023      	str	r3, [r4, #0]
 8007c36:	89a3      	ldrh	r3, [r4, #12]
 8007c38:	f043 0308 	orr.w	r3, r3, #8
 8007c3c:	81a3      	strh	r3, [r4, #12]
 8007c3e:	6923      	ldr	r3, [r4, #16]
 8007c40:	b94b      	cbnz	r3, 8007c56 <__swsetup_r+0x9a>
 8007c42:	89a3      	ldrh	r3, [r4, #12]
 8007c44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007c48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c4c:	d003      	beq.n	8007c56 <__swsetup_r+0x9a>
 8007c4e:	4621      	mov	r1, r4
 8007c50:	4630      	mov	r0, r6
 8007c52:	f001 f87f 	bl	8008d54 <__smakebuf_r>
 8007c56:	89a0      	ldrh	r0, [r4, #12]
 8007c58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c5c:	f010 0301 	ands.w	r3, r0, #1
 8007c60:	d00a      	beq.n	8007c78 <__swsetup_r+0xbc>
 8007c62:	2300      	movs	r3, #0
 8007c64:	60a3      	str	r3, [r4, #8]
 8007c66:	6963      	ldr	r3, [r4, #20]
 8007c68:	425b      	negs	r3, r3
 8007c6a:	61a3      	str	r3, [r4, #24]
 8007c6c:	6923      	ldr	r3, [r4, #16]
 8007c6e:	b943      	cbnz	r3, 8007c82 <__swsetup_r+0xc6>
 8007c70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007c74:	d1ba      	bne.n	8007bec <__swsetup_r+0x30>
 8007c76:	bd70      	pop	{r4, r5, r6, pc}
 8007c78:	0781      	lsls	r1, r0, #30
 8007c7a:	bf58      	it	pl
 8007c7c:	6963      	ldrpl	r3, [r4, #20]
 8007c7e:	60a3      	str	r3, [r4, #8]
 8007c80:	e7f4      	b.n	8007c6c <__swsetup_r+0xb0>
 8007c82:	2000      	movs	r0, #0
 8007c84:	e7f7      	b.n	8007c76 <__swsetup_r+0xba>
 8007c86:	bf00      	nop
 8007c88:	20000010 	.word	0x20000010
 8007c8c:	08009e9c 	.word	0x08009e9c
 8007c90:	08009ebc 	.word	0x08009ebc
 8007c94:	08009e7c 	.word	0x08009e7c

08007c98 <quorem>:
 8007c98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c9c:	6903      	ldr	r3, [r0, #16]
 8007c9e:	690c      	ldr	r4, [r1, #16]
 8007ca0:	42a3      	cmp	r3, r4
 8007ca2:	4607      	mov	r7, r0
 8007ca4:	f2c0 8081 	blt.w	8007daa <quorem+0x112>
 8007ca8:	3c01      	subs	r4, #1
 8007caa:	f101 0814 	add.w	r8, r1, #20
 8007cae:	f100 0514 	add.w	r5, r0, #20
 8007cb2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cb6:	9301      	str	r3, [sp, #4]
 8007cb8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007cbc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cc0:	3301      	adds	r3, #1
 8007cc2:	429a      	cmp	r2, r3
 8007cc4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007cc8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ccc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007cd0:	d331      	bcc.n	8007d36 <quorem+0x9e>
 8007cd2:	f04f 0e00 	mov.w	lr, #0
 8007cd6:	4640      	mov	r0, r8
 8007cd8:	46ac      	mov	ip, r5
 8007cda:	46f2      	mov	sl, lr
 8007cdc:	f850 2b04 	ldr.w	r2, [r0], #4
 8007ce0:	b293      	uxth	r3, r2
 8007ce2:	fb06 e303 	mla	r3, r6, r3, lr
 8007ce6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007cea:	b29b      	uxth	r3, r3
 8007cec:	ebaa 0303 	sub.w	r3, sl, r3
 8007cf0:	f8dc a000 	ldr.w	sl, [ip]
 8007cf4:	0c12      	lsrs	r2, r2, #16
 8007cf6:	fa13 f38a 	uxtah	r3, r3, sl
 8007cfa:	fb06 e202 	mla	r2, r6, r2, lr
 8007cfe:	9300      	str	r3, [sp, #0]
 8007d00:	9b00      	ldr	r3, [sp, #0]
 8007d02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007d06:	b292      	uxth	r2, r2
 8007d08:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007d0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d10:	f8bd 3000 	ldrh.w	r3, [sp]
 8007d14:	4581      	cmp	r9, r0
 8007d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d1a:	f84c 3b04 	str.w	r3, [ip], #4
 8007d1e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007d22:	d2db      	bcs.n	8007cdc <quorem+0x44>
 8007d24:	f855 300b 	ldr.w	r3, [r5, fp]
 8007d28:	b92b      	cbnz	r3, 8007d36 <quorem+0x9e>
 8007d2a:	9b01      	ldr	r3, [sp, #4]
 8007d2c:	3b04      	subs	r3, #4
 8007d2e:	429d      	cmp	r5, r3
 8007d30:	461a      	mov	r2, r3
 8007d32:	d32e      	bcc.n	8007d92 <quorem+0xfa>
 8007d34:	613c      	str	r4, [r7, #16]
 8007d36:	4638      	mov	r0, r7
 8007d38:	f001 fae4 	bl	8009304 <__mcmp>
 8007d3c:	2800      	cmp	r0, #0
 8007d3e:	db24      	blt.n	8007d8a <quorem+0xf2>
 8007d40:	3601      	adds	r6, #1
 8007d42:	4628      	mov	r0, r5
 8007d44:	f04f 0c00 	mov.w	ip, #0
 8007d48:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d4c:	f8d0 e000 	ldr.w	lr, [r0]
 8007d50:	b293      	uxth	r3, r2
 8007d52:	ebac 0303 	sub.w	r3, ip, r3
 8007d56:	0c12      	lsrs	r2, r2, #16
 8007d58:	fa13 f38e 	uxtah	r3, r3, lr
 8007d5c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007d60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d6a:	45c1      	cmp	r9, r8
 8007d6c:	f840 3b04 	str.w	r3, [r0], #4
 8007d70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007d74:	d2e8      	bcs.n	8007d48 <quorem+0xb0>
 8007d76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d7e:	b922      	cbnz	r2, 8007d8a <quorem+0xf2>
 8007d80:	3b04      	subs	r3, #4
 8007d82:	429d      	cmp	r5, r3
 8007d84:	461a      	mov	r2, r3
 8007d86:	d30a      	bcc.n	8007d9e <quorem+0x106>
 8007d88:	613c      	str	r4, [r7, #16]
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	b003      	add	sp, #12
 8007d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d92:	6812      	ldr	r2, [r2, #0]
 8007d94:	3b04      	subs	r3, #4
 8007d96:	2a00      	cmp	r2, #0
 8007d98:	d1cc      	bne.n	8007d34 <quorem+0x9c>
 8007d9a:	3c01      	subs	r4, #1
 8007d9c:	e7c7      	b.n	8007d2e <quorem+0x96>
 8007d9e:	6812      	ldr	r2, [r2, #0]
 8007da0:	3b04      	subs	r3, #4
 8007da2:	2a00      	cmp	r2, #0
 8007da4:	d1f0      	bne.n	8007d88 <quorem+0xf0>
 8007da6:	3c01      	subs	r4, #1
 8007da8:	e7eb      	b.n	8007d82 <quorem+0xea>
 8007daa:	2000      	movs	r0, #0
 8007dac:	e7ee      	b.n	8007d8c <quorem+0xf4>
	...

08007db0 <_dtoa_r>:
 8007db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007db4:	ed2d 8b04 	vpush	{d8-d9}
 8007db8:	ec57 6b10 	vmov	r6, r7, d0
 8007dbc:	b093      	sub	sp, #76	; 0x4c
 8007dbe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007dc0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007dc4:	9106      	str	r1, [sp, #24]
 8007dc6:	ee10 aa10 	vmov	sl, s0
 8007dca:	4604      	mov	r4, r0
 8007dcc:	9209      	str	r2, [sp, #36]	; 0x24
 8007dce:	930c      	str	r3, [sp, #48]	; 0x30
 8007dd0:	46bb      	mov	fp, r7
 8007dd2:	b975      	cbnz	r5, 8007df2 <_dtoa_r+0x42>
 8007dd4:	2010      	movs	r0, #16
 8007dd6:	f000 fffd 	bl	8008dd4 <malloc>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	6260      	str	r0, [r4, #36]	; 0x24
 8007dde:	b920      	cbnz	r0, 8007dea <_dtoa_r+0x3a>
 8007de0:	4ba7      	ldr	r3, [pc, #668]	; (8008080 <_dtoa_r+0x2d0>)
 8007de2:	21ea      	movs	r1, #234	; 0xea
 8007de4:	48a7      	ldr	r0, [pc, #668]	; (8008084 <_dtoa_r+0x2d4>)
 8007de6:	f001 fe45 	bl	8009a74 <__assert_func>
 8007dea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007dee:	6005      	str	r5, [r0, #0]
 8007df0:	60c5      	str	r5, [r0, #12]
 8007df2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007df4:	6819      	ldr	r1, [r3, #0]
 8007df6:	b151      	cbz	r1, 8007e0e <_dtoa_r+0x5e>
 8007df8:	685a      	ldr	r2, [r3, #4]
 8007dfa:	604a      	str	r2, [r1, #4]
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	4093      	lsls	r3, r2
 8007e00:	608b      	str	r3, [r1, #8]
 8007e02:	4620      	mov	r0, r4
 8007e04:	f001 f83c 	bl	8008e80 <_Bfree>
 8007e08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	601a      	str	r2, [r3, #0]
 8007e0e:	1e3b      	subs	r3, r7, #0
 8007e10:	bfaa      	itet	ge
 8007e12:	2300      	movge	r3, #0
 8007e14:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007e18:	f8c8 3000 	strge.w	r3, [r8]
 8007e1c:	4b9a      	ldr	r3, [pc, #616]	; (8008088 <_dtoa_r+0x2d8>)
 8007e1e:	bfbc      	itt	lt
 8007e20:	2201      	movlt	r2, #1
 8007e22:	f8c8 2000 	strlt.w	r2, [r8]
 8007e26:	ea33 030b 	bics.w	r3, r3, fp
 8007e2a:	d11b      	bne.n	8007e64 <_dtoa_r+0xb4>
 8007e2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e2e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007e32:	6013      	str	r3, [r2, #0]
 8007e34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e38:	4333      	orrs	r3, r6
 8007e3a:	f000 8592 	beq.w	8008962 <_dtoa_r+0xbb2>
 8007e3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e40:	b963      	cbnz	r3, 8007e5c <_dtoa_r+0xac>
 8007e42:	4b92      	ldr	r3, [pc, #584]	; (800808c <_dtoa_r+0x2dc>)
 8007e44:	e022      	b.n	8007e8c <_dtoa_r+0xdc>
 8007e46:	4b92      	ldr	r3, [pc, #584]	; (8008090 <_dtoa_r+0x2e0>)
 8007e48:	9301      	str	r3, [sp, #4]
 8007e4a:	3308      	adds	r3, #8
 8007e4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007e4e:	6013      	str	r3, [r2, #0]
 8007e50:	9801      	ldr	r0, [sp, #4]
 8007e52:	b013      	add	sp, #76	; 0x4c
 8007e54:	ecbd 8b04 	vpop	{d8-d9}
 8007e58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e5c:	4b8b      	ldr	r3, [pc, #556]	; (800808c <_dtoa_r+0x2dc>)
 8007e5e:	9301      	str	r3, [sp, #4]
 8007e60:	3303      	adds	r3, #3
 8007e62:	e7f3      	b.n	8007e4c <_dtoa_r+0x9c>
 8007e64:	2200      	movs	r2, #0
 8007e66:	2300      	movs	r3, #0
 8007e68:	4650      	mov	r0, sl
 8007e6a:	4659      	mov	r1, fp
 8007e6c:	f7f8 fe4c 	bl	8000b08 <__aeabi_dcmpeq>
 8007e70:	ec4b ab19 	vmov	d9, sl, fp
 8007e74:	4680      	mov	r8, r0
 8007e76:	b158      	cbz	r0, 8007e90 <_dtoa_r+0xe0>
 8007e78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	6013      	str	r3, [r2, #0]
 8007e7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f000 856b 	beq.w	800895c <_dtoa_r+0xbac>
 8007e86:	4883      	ldr	r0, [pc, #524]	; (8008094 <_dtoa_r+0x2e4>)
 8007e88:	6018      	str	r0, [r3, #0]
 8007e8a:	1e43      	subs	r3, r0, #1
 8007e8c:	9301      	str	r3, [sp, #4]
 8007e8e:	e7df      	b.n	8007e50 <_dtoa_r+0xa0>
 8007e90:	ec4b ab10 	vmov	d0, sl, fp
 8007e94:	aa10      	add	r2, sp, #64	; 0x40
 8007e96:	a911      	add	r1, sp, #68	; 0x44
 8007e98:	4620      	mov	r0, r4
 8007e9a:	f001 fad9 	bl	8009450 <__d2b>
 8007e9e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007ea2:	ee08 0a10 	vmov	s16, r0
 8007ea6:	2d00      	cmp	r5, #0
 8007ea8:	f000 8084 	beq.w	8007fb4 <_dtoa_r+0x204>
 8007eac:	ee19 3a90 	vmov	r3, s19
 8007eb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007eb4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007eb8:	4656      	mov	r6, sl
 8007eba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007ebe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007ec2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007ec6:	4b74      	ldr	r3, [pc, #464]	; (8008098 <_dtoa_r+0x2e8>)
 8007ec8:	2200      	movs	r2, #0
 8007eca:	4630      	mov	r0, r6
 8007ecc:	4639      	mov	r1, r7
 8007ece:	f7f8 f9fb 	bl	80002c8 <__aeabi_dsub>
 8007ed2:	a365      	add	r3, pc, #404	; (adr r3, 8008068 <_dtoa_r+0x2b8>)
 8007ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed8:	f7f8 fbae 	bl	8000638 <__aeabi_dmul>
 8007edc:	a364      	add	r3, pc, #400	; (adr r3, 8008070 <_dtoa_r+0x2c0>)
 8007ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee2:	f7f8 f9f3 	bl	80002cc <__adddf3>
 8007ee6:	4606      	mov	r6, r0
 8007ee8:	4628      	mov	r0, r5
 8007eea:	460f      	mov	r7, r1
 8007eec:	f7f8 fb3a 	bl	8000564 <__aeabi_i2d>
 8007ef0:	a361      	add	r3, pc, #388	; (adr r3, 8008078 <_dtoa_r+0x2c8>)
 8007ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ef6:	f7f8 fb9f 	bl	8000638 <__aeabi_dmul>
 8007efa:	4602      	mov	r2, r0
 8007efc:	460b      	mov	r3, r1
 8007efe:	4630      	mov	r0, r6
 8007f00:	4639      	mov	r1, r7
 8007f02:	f7f8 f9e3 	bl	80002cc <__adddf3>
 8007f06:	4606      	mov	r6, r0
 8007f08:	460f      	mov	r7, r1
 8007f0a:	f7f8 fe45 	bl	8000b98 <__aeabi_d2iz>
 8007f0e:	2200      	movs	r2, #0
 8007f10:	9000      	str	r0, [sp, #0]
 8007f12:	2300      	movs	r3, #0
 8007f14:	4630      	mov	r0, r6
 8007f16:	4639      	mov	r1, r7
 8007f18:	f7f8 fe00 	bl	8000b1c <__aeabi_dcmplt>
 8007f1c:	b150      	cbz	r0, 8007f34 <_dtoa_r+0x184>
 8007f1e:	9800      	ldr	r0, [sp, #0]
 8007f20:	f7f8 fb20 	bl	8000564 <__aeabi_i2d>
 8007f24:	4632      	mov	r2, r6
 8007f26:	463b      	mov	r3, r7
 8007f28:	f7f8 fdee 	bl	8000b08 <__aeabi_dcmpeq>
 8007f2c:	b910      	cbnz	r0, 8007f34 <_dtoa_r+0x184>
 8007f2e:	9b00      	ldr	r3, [sp, #0]
 8007f30:	3b01      	subs	r3, #1
 8007f32:	9300      	str	r3, [sp, #0]
 8007f34:	9b00      	ldr	r3, [sp, #0]
 8007f36:	2b16      	cmp	r3, #22
 8007f38:	d85a      	bhi.n	8007ff0 <_dtoa_r+0x240>
 8007f3a:	9a00      	ldr	r2, [sp, #0]
 8007f3c:	4b57      	ldr	r3, [pc, #348]	; (800809c <_dtoa_r+0x2ec>)
 8007f3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f46:	ec51 0b19 	vmov	r0, r1, d9
 8007f4a:	f7f8 fde7 	bl	8000b1c <__aeabi_dcmplt>
 8007f4e:	2800      	cmp	r0, #0
 8007f50:	d050      	beq.n	8007ff4 <_dtoa_r+0x244>
 8007f52:	9b00      	ldr	r3, [sp, #0]
 8007f54:	3b01      	subs	r3, #1
 8007f56:	9300      	str	r3, [sp, #0]
 8007f58:	2300      	movs	r3, #0
 8007f5a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007f5e:	1b5d      	subs	r5, r3, r5
 8007f60:	1e6b      	subs	r3, r5, #1
 8007f62:	9305      	str	r3, [sp, #20]
 8007f64:	bf45      	ittet	mi
 8007f66:	f1c5 0301 	rsbmi	r3, r5, #1
 8007f6a:	9304      	strmi	r3, [sp, #16]
 8007f6c:	2300      	movpl	r3, #0
 8007f6e:	2300      	movmi	r3, #0
 8007f70:	bf4c      	ite	mi
 8007f72:	9305      	strmi	r3, [sp, #20]
 8007f74:	9304      	strpl	r3, [sp, #16]
 8007f76:	9b00      	ldr	r3, [sp, #0]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	db3d      	blt.n	8007ff8 <_dtoa_r+0x248>
 8007f7c:	9b05      	ldr	r3, [sp, #20]
 8007f7e:	9a00      	ldr	r2, [sp, #0]
 8007f80:	920a      	str	r2, [sp, #40]	; 0x28
 8007f82:	4413      	add	r3, r2
 8007f84:	9305      	str	r3, [sp, #20]
 8007f86:	2300      	movs	r3, #0
 8007f88:	9307      	str	r3, [sp, #28]
 8007f8a:	9b06      	ldr	r3, [sp, #24]
 8007f8c:	2b09      	cmp	r3, #9
 8007f8e:	f200 8089 	bhi.w	80080a4 <_dtoa_r+0x2f4>
 8007f92:	2b05      	cmp	r3, #5
 8007f94:	bfc4      	itt	gt
 8007f96:	3b04      	subgt	r3, #4
 8007f98:	9306      	strgt	r3, [sp, #24]
 8007f9a:	9b06      	ldr	r3, [sp, #24]
 8007f9c:	f1a3 0302 	sub.w	r3, r3, #2
 8007fa0:	bfcc      	ite	gt
 8007fa2:	2500      	movgt	r5, #0
 8007fa4:	2501      	movle	r5, #1
 8007fa6:	2b03      	cmp	r3, #3
 8007fa8:	f200 8087 	bhi.w	80080ba <_dtoa_r+0x30a>
 8007fac:	e8df f003 	tbb	[pc, r3]
 8007fb0:	59383a2d 	.word	0x59383a2d
 8007fb4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007fb8:	441d      	add	r5, r3
 8007fba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007fbe:	2b20      	cmp	r3, #32
 8007fc0:	bfc1      	itttt	gt
 8007fc2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007fc6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007fca:	fa0b f303 	lslgt.w	r3, fp, r3
 8007fce:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007fd2:	bfda      	itte	le
 8007fd4:	f1c3 0320 	rsble	r3, r3, #32
 8007fd8:	fa06 f003 	lslle.w	r0, r6, r3
 8007fdc:	4318      	orrgt	r0, r3
 8007fde:	f7f8 fab1 	bl	8000544 <__aeabi_ui2d>
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	4606      	mov	r6, r0
 8007fe6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007fea:	3d01      	subs	r5, #1
 8007fec:	930e      	str	r3, [sp, #56]	; 0x38
 8007fee:	e76a      	b.n	8007ec6 <_dtoa_r+0x116>
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e7b2      	b.n	8007f5a <_dtoa_r+0x1aa>
 8007ff4:	900b      	str	r0, [sp, #44]	; 0x2c
 8007ff6:	e7b1      	b.n	8007f5c <_dtoa_r+0x1ac>
 8007ff8:	9b04      	ldr	r3, [sp, #16]
 8007ffa:	9a00      	ldr	r2, [sp, #0]
 8007ffc:	1a9b      	subs	r3, r3, r2
 8007ffe:	9304      	str	r3, [sp, #16]
 8008000:	4253      	negs	r3, r2
 8008002:	9307      	str	r3, [sp, #28]
 8008004:	2300      	movs	r3, #0
 8008006:	930a      	str	r3, [sp, #40]	; 0x28
 8008008:	e7bf      	b.n	8007f8a <_dtoa_r+0x1da>
 800800a:	2300      	movs	r3, #0
 800800c:	9308      	str	r3, [sp, #32]
 800800e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008010:	2b00      	cmp	r3, #0
 8008012:	dc55      	bgt.n	80080c0 <_dtoa_r+0x310>
 8008014:	2301      	movs	r3, #1
 8008016:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800801a:	461a      	mov	r2, r3
 800801c:	9209      	str	r2, [sp, #36]	; 0x24
 800801e:	e00c      	b.n	800803a <_dtoa_r+0x28a>
 8008020:	2301      	movs	r3, #1
 8008022:	e7f3      	b.n	800800c <_dtoa_r+0x25c>
 8008024:	2300      	movs	r3, #0
 8008026:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008028:	9308      	str	r3, [sp, #32]
 800802a:	9b00      	ldr	r3, [sp, #0]
 800802c:	4413      	add	r3, r2
 800802e:	9302      	str	r3, [sp, #8]
 8008030:	3301      	adds	r3, #1
 8008032:	2b01      	cmp	r3, #1
 8008034:	9303      	str	r3, [sp, #12]
 8008036:	bfb8      	it	lt
 8008038:	2301      	movlt	r3, #1
 800803a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800803c:	2200      	movs	r2, #0
 800803e:	6042      	str	r2, [r0, #4]
 8008040:	2204      	movs	r2, #4
 8008042:	f102 0614 	add.w	r6, r2, #20
 8008046:	429e      	cmp	r6, r3
 8008048:	6841      	ldr	r1, [r0, #4]
 800804a:	d93d      	bls.n	80080c8 <_dtoa_r+0x318>
 800804c:	4620      	mov	r0, r4
 800804e:	f000 fed7 	bl	8008e00 <_Balloc>
 8008052:	9001      	str	r0, [sp, #4]
 8008054:	2800      	cmp	r0, #0
 8008056:	d13b      	bne.n	80080d0 <_dtoa_r+0x320>
 8008058:	4b11      	ldr	r3, [pc, #68]	; (80080a0 <_dtoa_r+0x2f0>)
 800805a:	4602      	mov	r2, r0
 800805c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008060:	e6c0      	b.n	8007de4 <_dtoa_r+0x34>
 8008062:	2301      	movs	r3, #1
 8008064:	e7df      	b.n	8008026 <_dtoa_r+0x276>
 8008066:	bf00      	nop
 8008068:	636f4361 	.word	0x636f4361
 800806c:	3fd287a7 	.word	0x3fd287a7
 8008070:	8b60c8b3 	.word	0x8b60c8b3
 8008074:	3fc68a28 	.word	0x3fc68a28
 8008078:	509f79fb 	.word	0x509f79fb
 800807c:	3fd34413 	.word	0x3fd34413
 8008080:	08009df9 	.word	0x08009df9
 8008084:	08009e10 	.word	0x08009e10
 8008088:	7ff00000 	.word	0x7ff00000
 800808c:	08009df5 	.word	0x08009df5
 8008090:	08009dec 	.word	0x08009dec
 8008094:	08009dc9 	.word	0x08009dc9
 8008098:	3ff80000 	.word	0x3ff80000
 800809c:	08009f60 	.word	0x08009f60
 80080a0:	08009e6b 	.word	0x08009e6b
 80080a4:	2501      	movs	r5, #1
 80080a6:	2300      	movs	r3, #0
 80080a8:	9306      	str	r3, [sp, #24]
 80080aa:	9508      	str	r5, [sp, #32]
 80080ac:	f04f 33ff 	mov.w	r3, #4294967295
 80080b0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80080b4:	2200      	movs	r2, #0
 80080b6:	2312      	movs	r3, #18
 80080b8:	e7b0      	b.n	800801c <_dtoa_r+0x26c>
 80080ba:	2301      	movs	r3, #1
 80080bc:	9308      	str	r3, [sp, #32]
 80080be:	e7f5      	b.n	80080ac <_dtoa_r+0x2fc>
 80080c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080c2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80080c6:	e7b8      	b.n	800803a <_dtoa_r+0x28a>
 80080c8:	3101      	adds	r1, #1
 80080ca:	6041      	str	r1, [r0, #4]
 80080cc:	0052      	lsls	r2, r2, #1
 80080ce:	e7b8      	b.n	8008042 <_dtoa_r+0x292>
 80080d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080d2:	9a01      	ldr	r2, [sp, #4]
 80080d4:	601a      	str	r2, [r3, #0]
 80080d6:	9b03      	ldr	r3, [sp, #12]
 80080d8:	2b0e      	cmp	r3, #14
 80080da:	f200 809d 	bhi.w	8008218 <_dtoa_r+0x468>
 80080de:	2d00      	cmp	r5, #0
 80080e0:	f000 809a 	beq.w	8008218 <_dtoa_r+0x468>
 80080e4:	9b00      	ldr	r3, [sp, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	dd32      	ble.n	8008150 <_dtoa_r+0x3a0>
 80080ea:	4ab7      	ldr	r2, [pc, #732]	; (80083c8 <_dtoa_r+0x618>)
 80080ec:	f003 030f 	and.w	r3, r3, #15
 80080f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80080f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80080f8:	9b00      	ldr	r3, [sp, #0]
 80080fa:	05d8      	lsls	r0, r3, #23
 80080fc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008100:	d516      	bpl.n	8008130 <_dtoa_r+0x380>
 8008102:	4bb2      	ldr	r3, [pc, #712]	; (80083cc <_dtoa_r+0x61c>)
 8008104:	ec51 0b19 	vmov	r0, r1, d9
 8008108:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800810c:	f7f8 fbbe 	bl	800088c <__aeabi_ddiv>
 8008110:	f007 070f 	and.w	r7, r7, #15
 8008114:	4682      	mov	sl, r0
 8008116:	468b      	mov	fp, r1
 8008118:	2503      	movs	r5, #3
 800811a:	4eac      	ldr	r6, [pc, #688]	; (80083cc <_dtoa_r+0x61c>)
 800811c:	b957      	cbnz	r7, 8008134 <_dtoa_r+0x384>
 800811e:	4642      	mov	r2, r8
 8008120:	464b      	mov	r3, r9
 8008122:	4650      	mov	r0, sl
 8008124:	4659      	mov	r1, fp
 8008126:	f7f8 fbb1 	bl	800088c <__aeabi_ddiv>
 800812a:	4682      	mov	sl, r0
 800812c:	468b      	mov	fp, r1
 800812e:	e028      	b.n	8008182 <_dtoa_r+0x3d2>
 8008130:	2502      	movs	r5, #2
 8008132:	e7f2      	b.n	800811a <_dtoa_r+0x36a>
 8008134:	07f9      	lsls	r1, r7, #31
 8008136:	d508      	bpl.n	800814a <_dtoa_r+0x39a>
 8008138:	4640      	mov	r0, r8
 800813a:	4649      	mov	r1, r9
 800813c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008140:	f7f8 fa7a 	bl	8000638 <__aeabi_dmul>
 8008144:	3501      	adds	r5, #1
 8008146:	4680      	mov	r8, r0
 8008148:	4689      	mov	r9, r1
 800814a:	107f      	asrs	r7, r7, #1
 800814c:	3608      	adds	r6, #8
 800814e:	e7e5      	b.n	800811c <_dtoa_r+0x36c>
 8008150:	f000 809b 	beq.w	800828a <_dtoa_r+0x4da>
 8008154:	9b00      	ldr	r3, [sp, #0]
 8008156:	4f9d      	ldr	r7, [pc, #628]	; (80083cc <_dtoa_r+0x61c>)
 8008158:	425e      	negs	r6, r3
 800815a:	4b9b      	ldr	r3, [pc, #620]	; (80083c8 <_dtoa_r+0x618>)
 800815c:	f006 020f 	and.w	r2, r6, #15
 8008160:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008168:	ec51 0b19 	vmov	r0, r1, d9
 800816c:	f7f8 fa64 	bl	8000638 <__aeabi_dmul>
 8008170:	1136      	asrs	r6, r6, #4
 8008172:	4682      	mov	sl, r0
 8008174:	468b      	mov	fp, r1
 8008176:	2300      	movs	r3, #0
 8008178:	2502      	movs	r5, #2
 800817a:	2e00      	cmp	r6, #0
 800817c:	d17a      	bne.n	8008274 <_dtoa_r+0x4c4>
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1d3      	bne.n	800812a <_dtoa_r+0x37a>
 8008182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008184:	2b00      	cmp	r3, #0
 8008186:	f000 8082 	beq.w	800828e <_dtoa_r+0x4de>
 800818a:	4b91      	ldr	r3, [pc, #580]	; (80083d0 <_dtoa_r+0x620>)
 800818c:	2200      	movs	r2, #0
 800818e:	4650      	mov	r0, sl
 8008190:	4659      	mov	r1, fp
 8008192:	f7f8 fcc3 	bl	8000b1c <__aeabi_dcmplt>
 8008196:	2800      	cmp	r0, #0
 8008198:	d079      	beq.n	800828e <_dtoa_r+0x4de>
 800819a:	9b03      	ldr	r3, [sp, #12]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d076      	beq.n	800828e <_dtoa_r+0x4de>
 80081a0:	9b02      	ldr	r3, [sp, #8]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	dd36      	ble.n	8008214 <_dtoa_r+0x464>
 80081a6:	9b00      	ldr	r3, [sp, #0]
 80081a8:	4650      	mov	r0, sl
 80081aa:	4659      	mov	r1, fp
 80081ac:	1e5f      	subs	r7, r3, #1
 80081ae:	2200      	movs	r2, #0
 80081b0:	4b88      	ldr	r3, [pc, #544]	; (80083d4 <_dtoa_r+0x624>)
 80081b2:	f7f8 fa41 	bl	8000638 <__aeabi_dmul>
 80081b6:	9e02      	ldr	r6, [sp, #8]
 80081b8:	4682      	mov	sl, r0
 80081ba:	468b      	mov	fp, r1
 80081bc:	3501      	adds	r5, #1
 80081be:	4628      	mov	r0, r5
 80081c0:	f7f8 f9d0 	bl	8000564 <__aeabi_i2d>
 80081c4:	4652      	mov	r2, sl
 80081c6:	465b      	mov	r3, fp
 80081c8:	f7f8 fa36 	bl	8000638 <__aeabi_dmul>
 80081cc:	4b82      	ldr	r3, [pc, #520]	; (80083d8 <_dtoa_r+0x628>)
 80081ce:	2200      	movs	r2, #0
 80081d0:	f7f8 f87c 	bl	80002cc <__adddf3>
 80081d4:	46d0      	mov	r8, sl
 80081d6:	46d9      	mov	r9, fp
 80081d8:	4682      	mov	sl, r0
 80081da:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80081de:	2e00      	cmp	r6, #0
 80081e0:	d158      	bne.n	8008294 <_dtoa_r+0x4e4>
 80081e2:	4b7e      	ldr	r3, [pc, #504]	; (80083dc <_dtoa_r+0x62c>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	4640      	mov	r0, r8
 80081e8:	4649      	mov	r1, r9
 80081ea:	f7f8 f86d 	bl	80002c8 <__aeabi_dsub>
 80081ee:	4652      	mov	r2, sl
 80081f0:	465b      	mov	r3, fp
 80081f2:	4680      	mov	r8, r0
 80081f4:	4689      	mov	r9, r1
 80081f6:	f7f8 fcaf 	bl	8000b58 <__aeabi_dcmpgt>
 80081fa:	2800      	cmp	r0, #0
 80081fc:	f040 8295 	bne.w	800872a <_dtoa_r+0x97a>
 8008200:	4652      	mov	r2, sl
 8008202:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008206:	4640      	mov	r0, r8
 8008208:	4649      	mov	r1, r9
 800820a:	f7f8 fc87 	bl	8000b1c <__aeabi_dcmplt>
 800820e:	2800      	cmp	r0, #0
 8008210:	f040 8289 	bne.w	8008726 <_dtoa_r+0x976>
 8008214:	ec5b ab19 	vmov	sl, fp, d9
 8008218:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800821a:	2b00      	cmp	r3, #0
 800821c:	f2c0 8148 	blt.w	80084b0 <_dtoa_r+0x700>
 8008220:	9a00      	ldr	r2, [sp, #0]
 8008222:	2a0e      	cmp	r2, #14
 8008224:	f300 8144 	bgt.w	80084b0 <_dtoa_r+0x700>
 8008228:	4b67      	ldr	r3, [pc, #412]	; (80083c8 <_dtoa_r+0x618>)
 800822a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800822e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008234:	2b00      	cmp	r3, #0
 8008236:	f280 80d5 	bge.w	80083e4 <_dtoa_r+0x634>
 800823a:	9b03      	ldr	r3, [sp, #12]
 800823c:	2b00      	cmp	r3, #0
 800823e:	f300 80d1 	bgt.w	80083e4 <_dtoa_r+0x634>
 8008242:	f040 826f 	bne.w	8008724 <_dtoa_r+0x974>
 8008246:	4b65      	ldr	r3, [pc, #404]	; (80083dc <_dtoa_r+0x62c>)
 8008248:	2200      	movs	r2, #0
 800824a:	4640      	mov	r0, r8
 800824c:	4649      	mov	r1, r9
 800824e:	f7f8 f9f3 	bl	8000638 <__aeabi_dmul>
 8008252:	4652      	mov	r2, sl
 8008254:	465b      	mov	r3, fp
 8008256:	f7f8 fc75 	bl	8000b44 <__aeabi_dcmpge>
 800825a:	9e03      	ldr	r6, [sp, #12]
 800825c:	4637      	mov	r7, r6
 800825e:	2800      	cmp	r0, #0
 8008260:	f040 8245 	bne.w	80086ee <_dtoa_r+0x93e>
 8008264:	9d01      	ldr	r5, [sp, #4]
 8008266:	2331      	movs	r3, #49	; 0x31
 8008268:	f805 3b01 	strb.w	r3, [r5], #1
 800826c:	9b00      	ldr	r3, [sp, #0]
 800826e:	3301      	adds	r3, #1
 8008270:	9300      	str	r3, [sp, #0]
 8008272:	e240      	b.n	80086f6 <_dtoa_r+0x946>
 8008274:	07f2      	lsls	r2, r6, #31
 8008276:	d505      	bpl.n	8008284 <_dtoa_r+0x4d4>
 8008278:	e9d7 2300 	ldrd	r2, r3, [r7]
 800827c:	f7f8 f9dc 	bl	8000638 <__aeabi_dmul>
 8008280:	3501      	adds	r5, #1
 8008282:	2301      	movs	r3, #1
 8008284:	1076      	asrs	r6, r6, #1
 8008286:	3708      	adds	r7, #8
 8008288:	e777      	b.n	800817a <_dtoa_r+0x3ca>
 800828a:	2502      	movs	r5, #2
 800828c:	e779      	b.n	8008182 <_dtoa_r+0x3d2>
 800828e:	9f00      	ldr	r7, [sp, #0]
 8008290:	9e03      	ldr	r6, [sp, #12]
 8008292:	e794      	b.n	80081be <_dtoa_r+0x40e>
 8008294:	9901      	ldr	r1, [sp, #4]
 8008296:	4b4c      	ldr	r3, [pc, #304]	; (80083c8 <_dtoa_r+0x618>)
 8008298:	4431      	add	r1, r6
 800829a:	910d      	str	r1, [sp, #52]	; 0x34
 800829c:	9908      	ldr	r1, [sp, #32]
 800829e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80082a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80082a6:	2900      	cmp	r1, #0
 80082a8:	d043      	beq.n	8008332 <_dtoa_r+0x582>
 80082aa:	494d      	ldr	r1, [pc, #308]	; (80083e0 <_dtoa_r+0x630>)
 80082ac:	2000      	movs	r0, #0
 80082ae:	f7f8 faed 	bl	800088c <__aeabi_ddiv>
 80082b2:	4652      	mov	r2, sl
 80082b4:	465b      	mov	r3, fp
 80082b6:	f7f8 f807 	bl	80002c8 <__aeabi_dsub>
 80082ba:	9d01      	ldr	r5, [sp, #4]
 80082bc:	4682      	mov	sl, r0
 80082be:	468b      	mov	fp, r1
 80082c0:	4649      	mov	r1, r9
 80082c2:	4640      	mov	r0, r8
 80082c4:	f7f8 fc68 	bl	8000b98 <__aeabi_d2iz>
 80082c8:	4606      	mov	r6, r0
 80082ca:	f7f8 f94b 	bl	8000564 <__aeabi_i2d>
 80082ce:	4602      	mov	r2, r0
 80082d0:	460b      	mov	r3, r1
 80082d2:	4640      	mov	r0, r8
 80082d4:	4649      	mov	r1, r9
 80082d6:	f7f7 fff7 	bl	80002c8 <__aeabi_dsub>
 80082da:	3630      	adds	r6, #48	; 0x30
 80082dc:	f805 6b01 	strb.w	r6, [r5], #1
 80082e0:	4652      	mov	r2, sl
 80082e2:	465b      	mov	r3, fp
 80082e4:	4680      	mov	r8, r0
 80082e6:	4689      	mov	r9, r1
 80082e8:	f7f8 fc18 	bl	8000b1c <__aeabi_dcmplt>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	d163      	bne.n	80083b8 <_dtoa_r+0x608>
 80082f0:	4642      	mov	r2, r8
 80082f2:	464b      	mov	r3, r9
 80082f4:	4936      	ldr	r1, [pc, #216]	; (80083d0 <_dtoa_r+0x620>)
 80082f6:	2000      	movs	r0, #0
 80082f8:	f7f7 ffe6 	bl	80002c8 <__aeabi_dsub>
 80082fc:	4652      	mov	r2, sl
 80082fe:	465b      	mov	r3, fp
 8008300:	f7f8 fc0c 	bl	8000b1c <__aeabi_dcmplt>
 8008304:	2800      	cmp	r0, #0
 8008306:	f040 80b5 	bne.w	8008474 <_dtoa_r+0x6c4>
 800830a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800830c:	429d      	cmp	r5, r3
 800830e:	d081      	beq.n	8008214 <_dtoa_r+0x464>
 8008310:	4b30      	ldr	r3, [pc, #192]	; (80083d4 <_dtoa_r+0x624>)
 8008312:	2200      	movs	r2, #0
 8008314:	4650      	mov	r0, sl
 8008316:	4659      	mov	r1, fp
 8008318:	f7f8 f98e 	bl	8000638 <__aeabi_dmul>
 800831c:	4b2d      	ldr	r3, [pc, #180]	; (80083d4 <_dtoa_r+0x624>)
 800831e:	4682      	mov	sl, r0
 8008320:	468b      	mov	fp, r1
 8008322:	4640      	mov	r0, r8
 8008324:	4649      	mov	r1, r9
 8008326:	2200      	movs	r2, #0
 8008328:	f7f8 f986 	bl	8000638 <__aeabi_dmul>
 800832c:	4680      	mov	r8, r0
 800832e:	4689      	mov	r9, r1
 8008330:	e7c6      	b.n	80082c0 <_dtoa_r+0x510>
 8008332:	4650      	mov	r0, sl
 8008334:	4659      	mov	r1, fp
 8008336:	f7f8 f97f 	bl	8000638 <__aeabi_dmul>
 800833a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800833c:	9d01      	ldr	r5, [sp, #4]
 800833e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008340:	4682      	mov	sl, r0
 8008342:	468b      	mov	fp, r1
 8008344:	4649      	mov	r1, r9
 8008346:	4640      	mov	r0, r8
 8008348:	f7f8 fc26 	bl	8000b98 <__aeabi_d2iz>
 800834c:	4606      	mov	r6, r0
 800834e:	f7f8 f909 	bl	8000564 <__aeabi_i2d>
 8008352:	3630      	adds	r6, #48	; 0x30
 8008354:	4602      	mov	r2, r0
 8008356:	460b      	mov	r3, r1
 8008358:	4640      	mov	r0, r8
 800835a:	4649      	mov	r1, r9
 800835c:	f7f7 ffb4 	bl	80002c8 <__aeabi_dsub>
 8008360:	f805 6b01 	strb.w	r6, [r5], #1
 8008364:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008366:	429d      	cmp	r5, r3
 8008368:	4680      	mov	r8, r0
 800836a:	4689      	mov	r9, r1
 800836c:	f04f 0200 	mov.w	r2, #0
 8008370:	d124      	bne.n	80083bc <_dtoa_r+0x60c>
 8008372:	4b1b      	ldr	r3, [pc, #108]	; (80083e0 <_dtoa_r+0x630>)
 8008374:	4650      	mov	r0, sl
 8008376:	4659      	mov	r1, fp
 8008378:	f7f7 ffa8 	bl	80002cc <__adddf3>
 800837c:	4602      	mov	r2, r0
 800837e:	460b      	mov	r3, r1
 8008380:	4640      	mov	r0, r8
 8008382:	4649      	mov	r1, r9
 8008384:	f7f8 fbe8 	bl	8000b58 <__aeabi_dcmpgt>
 8008388:	2800      	cmp	r0, #0
 800838a:	d173      	bne.n	8008474 <_dtoa_r+0x6c4>
 800838c:	4652      	mov	r2, sl
 800838e:	465b      	mov	r3, fp
 8008390:	4913      	ldr	r1, [pc, #76]	; (80083e0 <_dtoa_r+0x630>)
 8008392:	2000      	movs	r0, #0
 8008394:	f7f7 ff98 	bl	80002c8 <__aeabi_dsub>
 8008398:	4602      	mov	r2, r0
 800839a:	460b      	mov	r3, r1
 800839c:	4640      	mov	r0, r8
 800839e:	4649      	mov	r1, r9
 80083a0:	f7f8 fbbc 	bl	8000b1c <__aeabi_dcmplt>
 80083a4:	2800      	cmp	r0, #0
 80083a6:	f43f af35 	beq.w	8008214 <_dtoa_r+0x464>
 80083aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80083ac:	1e6b      	subs	r3, r5, #1
 80083ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80083b0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80083b4:	2b30      	cmp	r3, #48	; 0x30
 80083b6:	d0f8      	beq.n	80083aa <_dtoa_r+0x5fa>
 80083b8:	9700      	str	r7, [sp, #0]
 80083ba:	e049      	b.n	8008450 <_dtoa_r+0x6a0>
 80083bc:	4b05      	ldr	r3, [pc, #20]	; (80083d4 <_dtoa_r+0x624>)
 80083be:	f7f8 f93b 	bl	8000638 <__aeabi_dmul>
 80083c2:	4680      	mov	r8, r0
 80083c4:	4689      	mov	r9, r1
 80083c6:	e7bd      	b.n	8008344 <_dtoa_r+0x594>
 80083c8:	08009f60 	.word	0x08009f60
 80083cc:	08009f38 	.word	0x08009f38
 80083d0:	3ff00000 	.word	0x3ff00000
 80083d4:	40240000 	.word	0x40240000
 80083d8:	401c0000 	.word	0x401c0000
 80083dc:	40140000 	.word	0x40140000
 80083e0:	3fe00000 	.word	0x3fe00000
 80083e4:	9d01      	ldr	r5, [sp, #4]
 80083e6:	4656      	mov	r6, sl
 80083e8:	465f      	mov	r7, fp
 80083ea:	4642      	mov	r2, r8
 80083ec:	464b      	mov	r3, r9
 80083ee:	4630      	mov	r0, r6
 80083f0:	4639      	mov	r1, r7
 80083f2:	f7f8 fa4b 	bl	800088c <__aeabi_ddiv>
 80083f6:	f7f8 fbcf 	bl	8000b98 <__aeabi_d2iz>
 80083fa:	4682      	mov	sl, r0
 80083fc:	f7f8 f8b2 	bl	8000564 <__aeabi_i2d>
 8008400:	4642      	mov	r2, r8
 8008402:	464b      	mov	r3, r9
 8008404:	f7f8 f918 	bl	8000638 <__aeabi_dmul>
 8008408:	4602      	mov	r2, r0
 800840a:	460b      	mov	r3, r1
 800840c:	4630      	mov	r0, r6
 800840e:	4639      	mov	r1, r7
 8008410:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008414:	f7f7 ff58 	bl	80002c8 <__aeabi_dsub>
 8008418:	f805 6b01 	strb.w	r6, [r5], #1
 800841c:	9e01      	ldr	r6, [sp, #4]
 800841e:	9f03      	ldr	r7, [sp, #12]
 8008420:	1bae      	subs	r6, r5, r6
 8008422:	42b7      	cmp	r7, r6
 8008424:	4602      	mov	r2, r0
 8008426:	460b      	mov	r3, r1
 8008428:	d135      	bne.n	8008496 <_dtoa_r+0x6e6>
 800842a:	f7f7 ff4f 	bl	80002cc <__adddf3>
 800842e:	4642      	mov	r2, r8
 8008430:	464b      	mov	r3, r9
 8008432:	4606      	mov	r6, r0
 8008434:	460f      	mov	r7, r1
 8008436:	f7f8 fb8f 	bl	8000b58 <__aeabi_dcmpgt>
 800843a:	b9d0      	cbnz	r0, 8008472 <_dtoa_r+0x6c2>
 800843c:	4642      	mov	r2, r8
 800843e:	464b      	mov	r3, r9
 8008440:	4630      	mov	r0, r6
 8008442:	4639      	mov	r1, r7
 8008444:	f7f8 fb60 	bl	8000b08 <__aeabi_dcmpeq>
 8008448:	b110      	cbz	r0, 8008450 <_dtoa_r+0x6a0>
 800844a:	f01a 0f01 	tst.w	sl, #1
 800844e:	d110      	bne.n	8008472 <_dtoa_r+0x6c2>
 8008450:	4620      	mov	r0, r4
 8008452:	ee18 1a10 	vmov	r1, s16
 8008456:	f000 fd13 	bl	8008e80 <_Bfree>
 800845a:	2300      	movs	r3, #0
 800845c:	9800      	ldr	r0, [sp, #0]
 800845e:	702b      	strb	r3, [r5, #0]
 8008460:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008462:	3001      	adds	r0, #1
 8008464:	6018      	str	r0, [r3, #0]
 8008466:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008468:	2b00      	cmp	r3, #0
 800846a:	f43f acf1 	beq.w	8007e50 <_dtoa_r+0xa0>
 800846e:	601d      	str	r5, [r3, #0]
 8008470:	e4ee      	b.n	8007e50 <_dtoa_r+0xa0>
 8008472:	9f00      	ldr	r7, [sp, #0]
 8008474:	462b      	mov	r3, r5
 8008476:	461d      	mov	r5, r3
 8008478:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800847c:	2a39      	cmp	r2, #57	; 0x39
 800847e:	d106      	bne.n	800848e <_dtoa_r+0x6de>
 8008480:	9a01      	ldr	r2, [sp, #4]
 8008482:	429a      	cmp	r2, r3
 8008484:	d1f7      	bne.n	8008476 <_dtoa_r+0x6c6>
 8008486:	9901      	ldr	r1, [sp, #4]
 8008488:	2230      	movs	r2, #48	; 0x30
 800848a:	3701      	adds	r7, #1
 800848c:	700a      	strb	r2, [r1, #0]
 800848e:	781a      	ldrb	r2, [r3, #0]
 8008490:	3201      	adds	r2, #1
 8008492:	701a      	strb	r2, [r3, #0]
 8008494:	e790      	b.n	80083b8 <_dtoa_r+0x608>
 8008496:	4ba6      	ldr	r3, [pc, #664]	; (8008730 <_dtoa_r+0x980>)
 8008498:	2200      	movs	r2, #0
 800849a:	f7f8 f8cd 	bl	8000638 <__aeabi_dmul>
 800849e:	2200      	movs	r2, #0
 80084a0:	2300      	movs	r3, #0
 80084a2:	4606      	mov	r6, r0
 80084a4:	460f      	mov	r7, r1
 80084a6:	f7f8 fb2f 	bl	8000b08 <__aeabi_dcmpeq>
 80084aa:	2800      	cmp	r0, #0
 80084ac:	d09d      	beq.n	80083ea <_dtoa_r+0x63a>
 80084ae:	e7cf      	b.n	8008450 <_dtoa_r+0x6a0>
 80084b0:	9a08      	ldr	r2, [sp, #32]
 80084b2:	2a00      	cmp	r2, #0
 80084b4:	f000 80d7 	beq.w	8008666 <_dtoa_r+0x8b6>
 80084b8:	9a06      	ldr	r2, [sp, #24]
 80084ba:	2a01      	cmp	r2, #1
 80084bc:	f300 80ba 	bgt.w	8008634 <_dtoa_r+0x884>
 80084c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80084c2:	2a00      	cmp	r2, #0
 80084c4:	f000 80b2 	beq.w	800862c <_dtoa_r+0x87c>
 80084c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80084cc:	9e07      	ldr	r6, [sp, #28]
 80084ce:	9d04      	ldr	r5, [sp, #16]
 80084d0:	9a04      	ldr	r2, [sp, #16]
 80084d2:	441a      	add	r2, r3
 80084d4:	9204      	str	r2, [sp, #16]
 80084d6:	9a05      	ldr	r2, [sp, #20]
 80084d8:	2101      	movs	r1, #1
 80084da:	441a      	add	r2, r3
 80084dc:	4620      	mov	r0, r4
 80084de:	9205      	str	r2, [sp, #20]
 80084e0:	f000 fd86 	bl	8008ff0 <__i2b>
 80084e4:	4607      	mov	r7, r0
 80084e6:	2d00      	cmp	r5, #0
 80084e8:	dd0c      	ble.n	8008504 <_dtoa_r+0x754>
 80084ea:	9b05      	ldr	r3, [sp, #20]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	dd09      	ble.n	8008504 <_dtoa_r+0x754>
 80084f0:	42ab      	cmp	r3, r5
 80084f2:	9a04      	ldr	r2, [sp, #16]
 80084f4:	bfa8      	it	ge
 80084f6:	462b      	movge	r3, r5
 80084f8:	1ad2      	subs	r2, r2, r3
 80084fa:	9204      	str	r2, [sp, #16]
 80084fc:	9a05      	ldr	r2, [sp, #20]
 80084fe:	1aed      	subs	r5, r5, r3
 8008500:	1ad3      	subs	r3, r2, r3
 8008502:	9305      	str	r3, [sp, #20]
 8008504:	9b07      	ldr	r3, [sp, #28]
 8008506:	b31b      	cbz	r3, 8008550 <_dtoa_r+0x7a0>
 8008508:	9b08      	ldr	r3, [sp, #32]
 800850a:	2b00      	cmp	r3, #0
 800850c:	f000 80af 	beq.w	800866e <_dtoa_r+0x8be>
 8008510:	2e00      	cmp	r6, #0
 8008512:	dd13      	ble.n	800853c <_dtoa_r+0x78c>
 8008514:	4639      	mov	r1, r7
 8008516:	4632      	mov	r2, r6
 8008518:	4620      	mov	r0, r4
 800851a:	f000 fe29 	bl	8009170 <__pow5mult>
 800851e:	ee18 2a10 	vmov	r2, s16
 8008522:	4601      	mov	r1, r0
 8008524:	4607      	mov	r7, r0
 8008526:	4620      	mov	r0, r4
 8008528:	f000 fd78 	bl	800901c <__multiply>
 800852c:	ee18 1a10 	vmov	r1, s16
 8008530:	4680      	mov	r8, r0
 8008532:	4620      	mov	r0, r4
 8008534:	f000 fca4 	bl	8008e80 <_Bfree>
 8008538:	ee08 8a10 	vmov	s16, r8
 800853c:	9b07      	ldr	r3, [sp, #28]
 800853e:	1b9a      	subs	r2, r3, r6
 8008540:	d006      	beq.n	8008550 <_dtoa_r+0x7a0>
 8008542:	ee18 1a10 	vmov	r1, s16
 8008546:	4620      	mov	r0, r4
 8008548:	f000 fe12 	bl	8009170 <__pow5mult>
 800854c:	ee08 0a10 	vmov	s16, r0
 8008550:	2101      	movs	r1, #1
 8008552:	4620      	mov	r0, r4
 8008554:	f000 fd4c 	bl	8008ff0 <__i2b>
 8008558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800855a:	2b00      	cmp	r3, #0
 800855c:	4606      	mov	r6, r0
 800855e:	f340 8088 	ble.w	8008672 <_dtoa_r+0x8c2>
 8008562:	461a      	mov	r2, r3
 8008564:	4601      	mov	r1, r0
 8008566:	4620      	mov	r0, r4
 8008568:	f000 fe02 	bl	8009170 <__pow5mult>
 800856c:	9b06      	ldr	r3, [sp, #24]
 800856e:	2b01      	cmp	r3, #1
 8008570:	4606      	mov	r6, r0
 8008572:	f340 8081 	ble.w	8008678 <_dtoa_r+0x8c8>
 8008576:	f04f 0800 	mov.w	r8, #0
 800857a:	6933      	ldr	r3, [r6, #16]
 800857c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008580:	6918      	ldr	r0, [r3, #16]
 8008582:	f000 fce5 	bl	8008f50 <__hi0bits>
 8008586:	f1c0 0020 	rsb	r0, r0, #32
 800858a:	9b05      	ldr	r3, [sp, #20]
 800858c:	4418      	add	r0, r3
 800858e:	f010 001f 	ands.w	r0, r0, #31
 8008592:	f000 8092 	beq.w	80086ba <_dtoa_r+0x90a>
 8008596:	f1c0 0320 	rsb	r3, r0, #32
 800859a:	2b04      	cmp	r3, #4
 800859c:	f340 808a 	ble.w	80086b4 <_dtoa_r+0x904>
 80085a0:	f1c0 001c 	rsb	r0, r0, #28
 80085a4:	9b04      	ldr	r3, [sp, #16]
 80085a6:	4403      	add	r3, r0
 80085a8:	9304      	str	r3, [sp, #16]
 80085aa:	9b05      	ldr	r3, [sp, #20]
 80085ac:	4403      	add	r3, r0
 80085ae:	4405      	add	r5, r0
 80085b0:	9305      	str	r3, [sp, #20]
 80085b2:	9b04      	ldr	r3, [sp, #16]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	dd07      	ble.n	80085c8 <_dtoa_r+0x818>
 80085b8:	ee18 1a10 	vmov	r1, s16
 80085bc:	461a      	mov	r2, r3
 80085be:	4620      	mov	r0, r4
 80085c0:	f000 fe30 	bl	8009224 <__lshift>
 80085c4:	ee08 0a10 	vmov	s16, r0
 80085c8:	9b05      	ldr	r3, [sp, #20]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	dd05      	ble.n	80085da <_dtoa_r+0x82a>
 80085ce:	4631      	mov	r1, r6
 80085d0:	461a      	mov	r2, r3
 80085d2:	4620      	mov	r0, r4
 80085d4:	f000 fe26 	bl	8009224 <__lshift>
 80085d8:	4606      	mov	r6, r0
 80085da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d06e      	beq.n	80086be <_dtoa_r+0x90e>
 80085e0:	ee18 0a10 	vmov	r0, s16
 80085e4:	4631      	mov	r1, r6
 80085e6:	f000 fe8d 	bl	8009304 <__mcmp>
 80085ea:	2800      	cmp	r0, #0
 80085ec:	da67      	bge.n	80086be <_dtoa_r+0x90e>
 80085ee:	9b00      	ldr	r3, [sp, #0]
 80085f0:	3b01      	subs	r3, #1
 80085f2:	ee18 1a10 	vmov	r1, s16
 80085f6:	9300      	str	r3, [sp, #0]
 80085f8:	220a      	movs	r2, #10
 80085fa:	2300      	movs	r3, #0
 80085fc:	4620      	mov	r0, r4
 80085fe:	f000 fc61 	bl	8008ec4 <__multadd>
 8008602:	9b08      	ldr	r3, [sp, #32]
 8008604:	ee08 0a10 	vmov	s16, r0
 8008608:	2b00      	cmp	r3, #0
 800860a:	f000 81b1 	beq.w	8008970 <_dtoa_r+0xbc0>
 800860e:	2300      	movs	r3, #0
 8008610:	4639      	mov	r1, r7
 8008612:	220a      	movs	r2, #10
 8008614:	4620      	mov	r0, r4
 8008616:	f000 fc55 	bl	8008ec4 <__multadd>
 800861a:	9b02      	ldr	r3, [sp, #8]
 800861c:	2b00      	cmp	r3, #0
 800861e:	4607      	mov	r7, r0
 8008620:	f300 808e 	bgt.w	8008740 <_dtoa_r+0x990>
 8008624:	9b06      	ldr	r3, [sp, #24]
 8008626:	2b02      	cmp	r3, #2
 8008628:	dc51      	bgt.n	80086ce <_dtoa_r+0x91e>
 800862a:	e089      	b.n	8008740 <_dtoa_r+0x990>
 800862c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800862e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008632:	e74b      	b.n	80084cc <_dtoa_r+0x71c>
 8008634:	9b03      	ldr	r3, [sp, #12]
 8008636:	1e5e      	subs	r6, r3, #1
 8008638:	9b07      	ldr	r3, [sp, #28]
 800863a:	42b3      	cmp	r3, r6
 800863c:	bfbf      	itttt	lt
 800863e:	9b07      	ldrlt	r3, [sp, #28]
 8008640:	9607      	strlt	r6, [sp, #28]
 8008642:	1af2      	sublt	r2, r6, r3
 8008644:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008646:	bfb6      	itet	lt
 8008648:	189b      	addlt	r3, r3, r2
 800864a:	1b9e      	subge	r6, r3, r6
 800864c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800864e:	9b03      	ldr	r3, [sp, #12]
 8008650:	bfb8      	it	lt
 8008652:	2600      	movlt	r6, #0
 8008654:	2b00      	cmp	r3, #0
 8008656:	bfb7      	itett	lt
 8008658:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800865c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008660:	1a9d      	sublt	r5, r3, r2
 8008662:	2300      	movlt	r3, #0
 8008664:	e734      	b.n	80084d0 <_dtoa_r+0x720>
 8008666:	9e07      	ldr	r6, [sp, #28]
 8008668:	9d04      	ldr	r5, [sp, #16]
 800866a:	9f08      	ldr	r7, [sp, #32]
 800866c:	e73b      	b.n	80084e6 <_dtoa_r+0x736>
 800866e:	9a07      	ldr	r2, [sp, #28]
 8008670:	e767      	b.n	8008542 <_dtoa_r+0x792>
 8008672:	9b06      	ldr	r3, [sp, #24]
 8008674:	2b01      	cmp	r3, #1
 8008676:	dc18      	bgt.n	80086aa <_dtoa_r+0x8fa>
 8008678:	f1ba 0f00 	cmp.w	sl, #0
 800867c:	d115      	bne.n	80086aa <_dtoa_r+0x8fa>
 800867e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008682:	b993      	cbnz	r3, 80086aa <_dtoa_r+0x8fa>
 8008684:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008688:	0d1b      	lsrs	r3, r3, #20
 800868a:	051b      	lsls	r3, r3, #20
 800868c:	b183      	cbz	r3, 80086b0 <_dtoa_r+0x900>
 800868e:	9b04      	ldr	r3, [sp, #16]
 8008690:	3301      	adds	r3, #1
 8008692:	9304      	str	r3, [sp, #16]
 8008694:	9b05      	ldr	r3, [sp, #20]
 8008696:	3301      	adds	r3, #1
 8008698:	9305      	str	r3, [sp, #20]
 800869a:	f04f 0801 	mov.w	r8, #1
 800869e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	f47f af6a 	bne.w	800857a <_dtoa_r+0x7ca>
 80086a6:	2001      	movs	r0, #1
 80086a8:	e76f      	b.n	800858a <_dtoa_r+0x7da>
 80086aa:	f04f 0800 	mov.w	r8, #0
 80086ae:	e7f6      	b.n	800869e <_dtoa_r+0x8ee>
 80086b0:	4698      	mov	r8, r3
 80086b2:	e7f4      	b.n	800869e <_dtoa_r+0x8ee>
 80086b4:	f43f af7d 	beq.w	80085b2 <_dtoa_r+0x802>
 80086b8:	4618      	mov	r0, r3
 80086ba:	301c      	adds	r0, #28
 80086bc:	e772      	b.n	80085a4 <_dtoa_r+0x7f4>
 80086be:	9b03      	ldr	r3, [sp, #12]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	dc37      	bgt.n	8008734 <_dtoa_r+0x984>
 80086c4:	9b06      	ldr	r3, [sp, #24]
 80086c6:	2b02      	cmp	r3, #2
 80086c8:	dd34      	ble.n	8008734 <_dtoa_r+0x984>
 80086ca:	9b03      	ldr	r3, [sp, #12]
 80086cc:	9302      	str	r3, [sp, #8]
 80086ce:	9b02      	ldr	r3, [sp, #8]
 80086d0:	b96b      	cbnz	r3, 80086ee <_dtoa_r+0x93e>
 80086d2:	4631      	mov	r1, r6
 80086d4:	2205      	movs	r2, #5
 80086d6:	4620      	mov	r0, r4
 80086d8:	f000 fbf4 	bl	8008ec4 <__multadd>
 80086dc:	4601      	mov	r1, r0
 80086de:	4606      	mov	r6, r0
 80086e0:	ee18 0a10 	vmov	r0, s16
 80086e4:	f000 fe0e 	bl	8009304 <__mcmp>
 80086e8:	2800      	cmp	r0, #0
 80086ea:	f73f adbb 	bgt.w	8008264 <_dtoa_r+0x4b4>
 80086ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086f0:	9d01      	ldr	r5, [sp, #4]
 80086f2:	43db      	mvns	r3, r3
 80086f4:	9300      	str	r3, [sp, #0]
 80086f6:	f04f 0800 	mov.w	r8, #0
 80086fa:	4631      	mov	r1, r6
 80086fc:	4620      	mov	r0, r4
 80086fe:	f000 fbbf 	bl	8008e80 <_Bfree>
 8008702:	2f00      	cmp	r7, #0
 8008704:	f43f aea4 	beq.w	8008450 <_dtoa_r+0x6a0>
 8008708:	f1b8 0f00 	cmp.w	r8, #0
 800870c:	d005      	beq.n	800871a <_dtoa_r+0x96a>
 800870e:	45b8      	cmp	r8, r7
 8008710:	d003      	beq.n	800871a <_dtoa_r+0x96a>
 8008712:	4641      	mov	r1, r8
 8008714:	4620      	mov	r0, r4
 8008716:	f000 fbb3 	bl	8008e80 <_Bfree>
 800871a:	4639      	mov	r1, r7
 800871c:	4620      	mov	r0, r4
 800871e:	f000 fbaf 	bl	8008e80 <_Bfree>
 8008722:	e695      	b.n	8008450 <_dtoa_r+0x6a0>
 8008724:	2600      	movs	r6, #0
 8008726:	4637      	mov	r7, r6
 8008728:	e7e1      	b.n	80086ee <_dtoa_r+0x93e>
 800872a:	9700      	str	r7, [sp, #0]
 800872c:	4637      	mov	r7, r6
 800872e:	e599      	b.n	8008264 <_dtoa_r+0x4b4>
 8008730:	40240000 	.word	0x40240000
 8008734:	9b08      	ldr	r3, [sp, #32]
 8008736:	2b00      	cmp	r3, #0
 8008738:	f000 80ca 	beq.w	80088d0 <_dtoa_r+0xb20>
 800873c:	9b03      	ldr	r3, [sp, #12]
 800873e:	9302      	str	r3, [sp, #8]
 8008740:	2d00      	cmp	r5, #0
 8008742:	dd05      	ble.n	8008750 <_dtoa_r+0x9a0>
 8008744:	4639      	mov	r1, r7
 8008746:	462a      	mov	r2, r5
 8008748:	4620      	mov	r0, r4
 800874a:	f000 fd6b 	bl	8009224 <__lshift>
 800874e:	4607      	mov	r7, r0
 8008750:	f1b8 0f00 	cmp.w	r8, #0
 8008754:	d05b      	beq.n	800880e <_dtoa_r+0xa5e>
 8008756:	6879      	ldr	r1, [r7, #4]
 8008758:	4620      	mov	r0, r4
 800875a:	f000 fb51 	bl	8008e00 <_Balloc>
 800875e:	4605      	mov	r5, r0
 8008760:	b928      	cbnz	r0, 800876e <_dtoa_r+0x9be>
 8008762:	4b87      	ldr	r3, [pc, #540]	; (8008980 <_dtoa_r+0xbd0>)
 8008764:	4602      	mov	r2, r0
 8008766:	f240 21ea 	movw	r1, #746	; 0x2ea
 800876a:	f7ff bb3b 	b.w	8007de4 <_dtoa_r+0x34>
 800876e:	693a      	ldr	r2, [r7, #16]
 8008770:	3202      	adds	r2, #2
 8008772:	0092      	lsls	r2, r2, #2
 8008774:	f107 010c 	add.w	r1, r7, #12
 8008778:	300c      	adds	r0, #12
 800877a:	f000 fb33 	bl	8008de4 <memcpy>
 800877e:	2201      	movs	r2, #1
 8008780:	4629      	mov	r1, r5
 8008782:	4620      	mov	r0, r4
 8008784:	f000 fd4e 	bl	8009224 <__lshift>
 8008788:	9b01      	ldr	r3, [sp, #4]
 800878a:	f103 0901 	add.w	r9, r3, #1
 800878e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008792:	4413      	add	r3, r2
 8008794:	9305      	str	r3, [sp, #20]
 8008796:	f00a 0301 	and.w	r3, sl, #1
 800879a:	46b8      	mov	r8, r7
 800879c:	9304      	str	r3, [sp, #16]
 800879e:	4607      	mov	r7, r0
 80087a0:	4631      	mov	r1, r6
 80087a2:	ee18 0a10 	vmov	r0, s16
 80087a6:	f7ff fa77 	bl	8007c98 <quorem>
 80087aa:	4641      	mov	r1, r8
 80087ac:	9002      	str	r0, [sp, #8]
 80087ae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80087b2:	ee18 0a10 	vmov	r0, s16
 80087b6:	f000 fda5 	bl	8009304 <__mcmp>
 80087ba:	463a      	mov	r2, r7
 80087bc:	9003      	str	r0, [sp, #12]
 80087be:	4631      	mov	r1, r6
 80087c0:	4620      	mov	r0, r4
 80087c2:	f000 fdbb 	bl	800933c <__mdiff>
 80087c6:	68c2      	ldr	r2, [r0, #12]
 80087c8:	f109 3bff 	add.w	fp, r9, #4294967295
 80087cc:	4605      	mov	r5, r0
 80087ce:	bb02      	cbnz	r2, 8008812 <_dtoa_r+0xa62>
 80087d0:	4601      	mov	r1, r0
 80087d2:	ee18 0a10 	vmov	r0, s16
 80087d6:	f000 fd95 	bl	8009304 <__mcmp>
 80087da:	4602      	mov	r2, r0
 80087dc:	4629      	mov	r1, r5
 80087de:	4620      	mov	r0, r4
 80087e0:	9207      	str	r2, [sp, #28]
 80087e2:	f000 fb4d 	bl	8008e80 <_Bfree>
 80087e6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80087ea:	ea43 0102 	orr.w	r1, r3, r2
 80087ee:	9b04      	ldr	r3, [sp, #16]
 80087f0:	430b      	orrs	r3, r1
 80087f2:	464d      	mov	r5, r9
 80087f4:	d10f      	bne.n	8008816 <_dtoa_r+0xa66>
 80087f6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087fa:	d02a      	beq.n	8008852 <_dtoa_r+0xaa2>
 80087fc:	9b03      	ldr	r3, [sp, #12]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	dd02      	ble.n	8008808 <_dtoa_r+0xa58>
 8008802:	9b02      	ldr	r3, [sp, #8]
 8008804:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008808:	f88b a000 	strb.w	sl, [fp]
 800880c:	e775      	b.n	80086fa <_dtoa_r+0x94a>
 800880e:	4638      	mov	r0, r7
 8008810:	e7ba      	b.n	8008788 <_dtoa_r+0x9d8>
 8008812:	2201      	movs	r2, #1
 8008814:	e7e2      	b.n	80087dc <_dtoa_r+0xa2c>
 8008816:	9b03      	ldr	r3, [sp, #12]
 8008818:	2b00      	cmp	r3, #0
 800881a:	db04      	blt.n	8008826 <_dtoa_r+0xa76>
 800881c:	9906      	ldr	r1, [sp, #24]
 800881e:	430b      	orrs	r3, r1
 8008820:	9904      	ldr	r1, [sp, #16]
 8008822:	430b      	orrs	r3, r1
 8008824:	d122      	bne.n	800886c <_dtoa_r+0xabc>
 8008826:	2a00      	cmp	r2, #0
 8008828:	ddee      	ble.n	8008808 <_dtoa_r+0xa58>
 800882a:	ee18 1a10 	vmov	r1, s16
 800882e:	2201      	movs	r2, #1
 8008830:	4620      	mov	r0, r4
 8008832:	f000 fcf7 	bl	8009224 <__lshift>
 8008836:	4631      	mov	r1, r6
 8008838:	ee08 0a10 	vmov	s16, r0
 800883c:	f000 fd62 	bl	8009304 <__mcmp>
 8008840:	2800      	cmp	r0, #0
 8008842:	dc03      	bgt.n	800884c <_dtoa_r+0xa9c>
 8008844:	d1e0      	bne.n	8008808 <_dtoa_r+0xa58>
 8008846:	f01a 0f01 	tst.w	sl, #1
 800884a:	d0dd      	beq.n	8008808 <_dtoa_r+0xa58>
 800884c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008850:	d1d7      	bne.n	8008802 <_dtoa_r+0xa52>
 8008852:	2339      	movs	r3, #57	; 0x39
 8008854:	f88b 3000 	strb.w	r3, [fp]
 8008858:	462b      	mov	r3, r5
 800885a:	461d      	mov	r5, r3
 800885c:	3b01      	subs	r3, #1
 800885e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008862:	2a39      	cmp	r2, #57	; 0x39
 8008864:	d071      	beq.n	800894a <_dtoa_r+0xb9a>
 8008866:	3201      	adds	r2, #1
 8008868:	701a      	strb	r2, [r3, #0]
 800886a:	e746      	b.n	80086fa <_dtoa_r+0x94a>
 800886c:	2a00      	cmp	r2, #0
 800886e:	dd07      	ble.n	8008880 <_dtoa_r+0xad0>
 8008870:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008874:	d0ed      	beq.n	8008852 <_dtoa_r+0xaa2>
 8008876:	f10a 0301 	add.w	r3, sl, #1
 800887a:	f88b 3000 	strb.w	r3, [fp]
 800887e:	e73c      	b.n	80086fa <_dtoa_r+0x94a>
 8008880:	9b05      	ldr	r3, [sp, #20]
 8008882:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008886:	4599      	cmp	r9, r3
 8008888:	d047      	beq.n	800891a <_dtoa_r+0xb6a>
 800888a:	ee18 1a10 	vmov	r1, s16
 800888e:	2300      	movs	r3, #0
 8008890:	220a      	movs	r2, #10
 8008892:	4620      	mov	r0, r4
 8008894:	f000 fb16 	bl	8008ec4 <__multadd>
 8008898:	45b8      	cmp	r8, r7
 800889a:	ee08 0a10 	vmov	s16, r0
 800889e:	f04f 0300 	mov.w	r3, #0
 80088a2:	f04f 020a 	mov.w	r2, #10
 80088a6:	4641      	mov	r1, r8
 80088a8:	4620      	mov	r0, r4
 80088aa:	d106      	bne.n	80088ba <_dtoa_r+0xb0a>
 80088ac:	f000 fb0a 	bl	8008ec4 <__multadd>
 80088b0:	4680      	mov	r8, r0
 80088b2:	4607      	mov	r7, r0
 80088b4:	f109 0901 	add.w	r9, r9, #1
 80088b8:	e772      	b.n	80087a0 <_dtoa_r+0x9f0>
 80088ba:	f000 fb03 	bl	8008ec4 <__multadd>
 80088be:	4639      	mov	r1, r7
 80088c0:	4680      	mov	r8, r0
 80088c2:	2300      	movs	r3, #0
 80088c4:	220a      	movs	r2, #10
 80088c6:	4620      	mov	r0, r4
 80088c8:	f000 fafc 	bl	8008ec4 <__multadd>
 80088cc:	4607      	mov	r7, r0
 80088ce:	e7f1      	b.n	80088b4 <_dtoa_r+0xb04>
 80088d0:	9b03      	ldr	r3, [sp, #12]
 80088d2:	9302      	str	r3, [sp, #8]
 80088d4:	9d01      	ldr	r5, [sp, #4]
 80088d6:	ee18 0a10 	vmov	r0, s16
 80088da:	4631      	mov	r1, r6
 80088dc:	f7ff f9dc 	bl	8007c98 <quorem>
 80088e0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80088e4:	9b01      	ldr	r3, [sp, #4]
 80088e6:	f805 ab01 	strb.w	sl, [r5], #1
 80088ea:	1aea      	subs	r2, r5, r3
 80088ec:	9b02      	ldr	r3, [sp, #8]
 80088ee:	4293      	cmp	r3, r2
 80088f0:	dd09      	ble.n	8008906 <_dtoa_r+0xb56>
 80088f2:	ee18 1a10 	vmov	r1, s16
 80088f6:	2300      	movs	r3, #0
 80088f8:	220a      	movs	r2, #10
 80088fa:	4620      	mov	r0, r4
 80088fc:	f000 fae2 	bl	8008ec4 <__multadd>
 8008900:	ee08 0a10 	vmov	s16, r0
 8008904:	e7e7      	b.n	80088d6 <_dtoa_r+0xb26>
 8008906:	9b02      	ldr	r3, [sp, #8]
 8008908:	2b00      	cmp	r3, #0
 800890a:	bfc8      	it	gt
 800890c:	461d      	movgt	r5, r3
 800890e:	9b01      	ldr	r3, [sp, #4]
 8008910:	bfd8      	it	le
 8008912:	2501      	movle	r5, #1
 8008914:	441d      	add	r5, r3
 8008916:	f04f 0800 	mov.w	r8, #0
 800891a:	ee18 1a10 	vmov	r1, s16
 800891e:	2201      	movs	r2, #1
 8008920:	4620      	mov	r0, r4
 8008922:	f000 fc7f 	bl	8009224 <__lshift>
 8008926:	4631      	mov	r1, r6
 8008928:	ee08 0a10 	vmov	s16, r0
 800892c:	f000 fcea 	bl	8009304 <__mcmp>
 8008930:	2800      	cmp	r0, #0
 8008932:	dc91      	bgt.n	8008858 <_dtoa_r+0xaa8>
 8008934:	d102      	bne.n	800893c <_dtoa_r+0xb8c>
 8008936:	f01a 0f01 	tst.w	sl, #1
 800893a:	d18d      	bne.n	8008858 <_dtoa_r+0xaa8>
 800893c:	462b      	mov	r3, r5
 800893e:	461d      	mov	r5, r3
 8008940:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008944:	2a30      	cmp	r2, #48	; 0x30
 8008946:	d0fa      	beq.n	800893e <_dtoa_r+0xb8e>
 8008948:	e6d7      	b.n	80086fa <_dtoa_r+0x94a>
 800894a:	9a01      	ldr	r2, [sp, #4]
 800894c:	429a      	cmp	r2, r3
 800894e:	d184      	bne.n	800885a <_dtoa_r+0xaaa>
 8008950:	9b00      	ldr	r3, [sp, #0]
 8008952:	3301      	adds	r3, #1
 8008954:	9300      	str	r3, [sp, #0]
 8008956:	2331      	movs	r3, #49	; 0x31
 8008958:	7013      	strb	r3, [r2, #0]
 800895a:	e6ce      	b.n	80086fa <_dtoa_r+0x94a>
 800895c:	4b09      	ldr	r3, [pc, #36]	; (8008984 <_dtoa_r+0xbd4>)
 800895e:	f7ff ba95 	b.w	8007e8c <_dtoa_r+0xdc>
 8008962:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008964:	2b00      	cmp	r3, #0
 8008966:	f47f aa6e 	bne.w	8007e46 <_dtoa_r+0x96>
 800896a:	4b07      	ldr	r3, [pc, #28]	; (8008988 <_dtoa_r+0xbd8>)
 800896c:	f7ff ba8e 	b.w	8007e8c <_dtoa_r+0xdc>
 8008970:	9b02      	ldr	r3, [sp, #8]
 8008972:	2b00      	cmp	r3, #0
 8008974:	dcae      	bgt.n	80088d4 <_dtoa_r+0xb24>
 8008976:	9b06      	ldr	r3, [sp, #24]
 8008978:	2b02      	cmp	r3, #2
 800897a:	f73f aea8 	bgt.w	80086ce <_dtoa_r+0x91e>
 800897e:	e7a9      	b.n	80088d4 <_dtoa_r+0xb24>
 8008980:	08009e6b 	.word	0x08009e6b
 8008984:	08009dc8 	.word	0x08009dc8
 8008988:	08009dec 	.word	0x08009dec

0800898c <__sflush_r>:
 800898c:	898a      	ldrh	r2, [r1, #12]
 800898e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008992:	4605      	mov	r5, r0
 8008994:	0710      	lsls	r0, r2, #28
 8008996:	460c      	mov	r4, r1
 8008998:	d458      	bmi.n	8008a4c <__sflush_r+0xc0>
 800899a:	684b      	ldr	r3, [r1, #4]
 800899c:	2b00      	cmp	r3, #0
 800899e:	dc05      	bgt.n	80089ac <__sflush_r+0x20>
 80089a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	dc02      	bgt.n	80089ac <__sflush_r+0x20>
 80089a6:	2000      	movs	r0, #0
 80089a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089ae:	2e00      	cmp	r6, #0
 80089b0:	d0f9      	beq.n	80089a6 <__sflush_r+0x1a>
 80089b2:	2300      	movs	r3, #0
 80089b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80089b8:	682f      	ldr	r7, [r5, #0]
 80089ba:	602b      	str	r3, [r5, #0]
 80089bc:	d032      	beq.n	8008a24 <__sflush_r+0x98>
 80089be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80089c0:	89a3      	ldrh	r3, [r4, #12]
 80089c2:	075a      	lsls	r2, r3, #29
 80089c4:	d505      	bpl.n	80089d2 <__sflush_r+0x46>
 80089c6:	6863      	ldr	r3, [r4, #4]
 80089c8:	1ac0      	subs	r0, r0, r3
 80089ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80089cc:	b10b      	cbz	r3, 80089d2 <__sflush_r+0x46>
 80089ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80089d0:	1ac0      	subs	r0, r0, r3
 80089d2:	2300      	movs	r3, #0
 80089d4:	4602      	mov	r2, r0
 80089d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089d8:	6a21      	ldr	r1, [r4, #32]
 80089da:	4628      	mov	r0, r5
 80089dc:	47b0      	blx	r6
 80089de:	1c43      	adds	r3, r0, #1
 80089e0:	89a3      	ldrh	r3, [r4, #12]
 80089e2:	d106      	bne.n	80089f2 <__sflush_r+0x66>
 80089e4:	6829      	ldr	r1, [r5, #0]
 80089e6:	291d      	cmp	r1, #29
 80089e8:	d82c      	bhi.n	8008a44 <__sflush_r+0xb8>
 80089ea:	4a2a      	ldr	r2, [pc, #168]	; (8008a94 <__sflush_r+0x108>)
 80089ec:	40ca      	lsrs	r2, r1
 80089ee:	07d6      	lsls	r6, r2, #31
 80089f0:	d528      	bpl.n	8008a44 <__sflush_r+0xb8>
 80089f2:	2200      	movs	r2, #0
 80089f4:	6062      	str	r2, [r4, #4]
 80089f6:	04d9      	lsls	r1, r3, #19
 80089f8:	6922      	ldr	r2, [r4, #16]
 80089fa:	6022      	str	r2, [r4, #0]
 80089fc:	d504      	bpl.n	8008a08 <__sflush_r+0x7c>
 80089fe:	1c42      	adds	r2, r0, #1
 8008a00:	d101      	bne.n	8008a06 <__sflush_r+0x7a>
 8008a02:	682b      	ldr	r3, [r5, #0]
 8008a04:	b903      	cbnz	r3, 8008a08 <__sflush_r+0x7c>
 8008a06:	6560      	str	r0, [r4, #84]	; 0x54
 8008a08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a0a:	602f      	str	r7, [r5, #0]
 8008a0c:	2900      	cmp	r1, #0
 8008a0e:	d0ca      	beq.n	80089a6 <__sflush_r+0x1a>
 8008a10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a14:	4299      	cmp	r1, r3
 8008a16:	d002      	beq.n	8008a1e <__sflush_r+0x92>
 8008a18:	4628      	mov	r0, r5
 8008a1a:	f000 fd8b 	bl	8009534 <_free_r>
 8008a1e:	2000      	movs	r0, #0
 8008a20:	6360      	str	r0, [r4, #52]	; 0x34
 8008a22:	e7c1      	b.n	80089a8 <__sflush_r+0x1c>
 8008a24:	6a21      	ldr	r1, [r4, #32]
 8008a26:	2301      	movs	r3, #1
 8008a28:	4628      	mov	r0, r5
 8008a2a:	47b0      	blx	r6
 8008a2c:	1c41      	adds	r1, r0, #1
 8008a2e:	d1c7      	bne.n	80089c0 <__sflush_r+0x34>
 8008a30:	682b      	ldr	r3, [r5, #0]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d0c4      	beq.n	80089c0 <__sflush_r+0x34>
 8008a36:	2b1d      	cmp	r3, #29
 8008a38:	d001      	beq.n	8008a3e <__sflush_r+0xb2>
 8008a3a:	2b16      	cmp	r3, #22
 8008a3c:	d101      	bne.n	8008a42 <__sflush_r+0xb6>
 8008a3e:	602f      	str	r7, [r5, #0]
 8008a40:	e7b1      	b.n	80089a6 <__sflush_r+0x1a>
 8008a42:	89a3      	ldrh	r3, [r4, #12]
 8008a44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a48:	81a3      	strh	r3, [r4, #12]
 8008a4a:	e7ad      	b.n	80089a8 <__sflush_r+0x1c>
 8008a4c:	690f      	ldr	r7, [r1, #16]
 8008a4e:	2f00      	cmp	r7, #0
 8008a50:	d0a9      	beq.n	80089a6 <__sflush_r+0x1a>
 8008a52:	0793      	lsls	r3, r2, #30
 8008a54:	680e      	ldr	r6, [r1, #0]
 8008a56:	bf08      	it	eq
 8008a58:	694b      	ldreq	r3, [r1, #20]
 8008a5a:	600f      	str	r7, [r1, #0]
 8008a5c:	bf18      	it	ne
 8008a5e:	2300      	movne	r3, #0
 8008a60:	eba6 0807 	sub.w	r8, r6, r7
 8008a64:	608b      	str	r3, [r1, #8]
 8008a66:	f1b8 0f00 	cmp.w	r8, #0
 8008a6a:	dd9c      	ble.n	80089a6 <__sflush_r+0x1a>
 8008a6c:	6a21      	ldr	r1, [r4, #32]
 8008a6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a70:	4643      	mov	r3, r8
 8008a72:	463a      	mov	r2, r7
 8008a74:	4628      	mov	r0, r5
 8008a76:	47b0      	blx	r6
 8008a78:	2800      	cmp	r0, #0
 8008a7a:	dc06      	bgt.n	8008a8a <__sflush_r+0xfe>
 8008a7c:	89a3      	ldrh	r3, [r4, #12]
 8008a7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a82:	81a3      	strh	r3, [r4, #12]
 8008a84:	f04f 30ff 	mov.w	r0, #4294967295
 8008a88:	e78e      	b.n	80089a8 <__sflush_r+0x1c>
 8008a8a:	4407      	add	r7, r0
 8008a8c:	eba8 0800 	sub.w	r8, r8, r0
 8008a90:	e7e9      	b.n	8008a66 <__sflush_r+0xda>
 8008a92:	bf00      	nop
 8008a94:	20400001 	.word	0x20400001

08008a98 <_fflush_r>:
 8008a98:	b538      	push	{r3, r4, r5, lr}
 8008a9a:	690b      	ldr	r3, [r1, #16]
 8008a9c:	4605      	mov	r5, r0
 8008a9e:	460c      	mov	r4, r1
 8008aa0:	b913      	cbnz	r3, 8008aa8 <_fflush_r+0x10>
 8008aa2:	2500      	movs	r5, #0
 8008aa4:	4628      	mov	r0, r5
 8008aa6:	bd38      	pop	{r3, r4, r5, pc}
 8008aa8:	b118      	cbz	r0, 8008ab2 <_fflush_r+0x1a>
 8008aaa:	6983      	ldr	r3, [r0, #24]
 8008aac:	b90b      	cbnz	r3, 8008ab2 <_fflush_r+0x1a>
 8008aae:	f000 f887 	bl	8008bc0 <__sinit>
 8008ab2:	4b14      	ldr	r3, [pc, #80]	; (8008b04 <_fflush_r+0x6c>)
 8008ab4:	429c      	cmp	r4, r3
 8008ab6:	d11b      	bne.n	8008af0 <_fflush_r+0x58>
 8008ab8:	686c      	ldr	r4, [r5, #4]
 8008aba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d0ef      	beq.n	8008aa2 <_fflush_r+0xa>
 8008ac2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008ac4:	07d0      	lsls	r0, r2, #31
 8008ac6:	d404      	bmi.n	8008ad2 <_fflush_r+0x3a>
 8008ac8:	0599      	lsls	r1, r3, #22
 8008aca:	d402      	bmi.n	8008ad2 <_fflush_r+0x3a>
 8008acc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ace:	f000 f91a 	bl	8008d06 <__retarget_lock_acquire_recursive>
 8008ad2:	4628      	mov	r0, r5
 8008ad4:	4621      	mov	r1, r4
 8008ad6:	f7ff ff59 	bl	800898c <__sflush_r>
 8008ada:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008adc:	07da      	lsls	r2, r3, #31
 8008ade:	4605      	mov	r5, r0
 8008ae0:	d4e0      	bmi.n	8008aa4 <_fflush_r+0xc>
 8008ae2:	89a3      	ldrh	r3, [r4, #12]
 8008ae4:	059b      	lsls	r3, r3, #22
 8008ae6:	d4dd      	bmi.n	8008aa4 <_fflush_r+0xc>
 8008ae8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008aea:	f000 f90d 	bl	8008d08 <__retarget_lock_release_recursive>
 8008aee:	e7d9      	b.n	8008aa4 <_fflush_r+0xc>
 8008af0:	4b05      	ldr	r3, [pc, #20]	; (8008b08 <_fflush_r+0x70>)
 8008af2:	429c      	cmp	r4, r3
 8008af4:	d101      	bne.n	8008afa <_fflush_r+0x62>
 8008af6:	68ac      	ldr	r4, [r5, #8]
 8008af8:	e7df      	b.n	8008aba <_fflush_r+0x22>
 8008afa:	4b04      	ldr	r3, [pc, #16]	; (8008b0c <_fflush_r+0x74>)
 8008afc:	429c      	cmp	r4, r3
 8008afe:	bf08      	it	eq
 8008b00:	68ec      	ldreq	r4, [r5, #12]
 8008b02:	e7da      	b.n	8008aba <_fflush_r+0x22>
 8008b04:	08009e9c 	.word	0x08009e9c
 8008b08:	08009ebc 	.word	0x08009ebc
 8008b0c:	08009e7c 	.word	0x08009e7c

08008b10 <std>:
 8008b10:	2300      	movs	r3, #0
 8008b12:	b510      	push	{r4, lr}
 8008b14:	4604      	mov	r4, r0
 8008b16:	e9c0 3300 	strd	r3, r3, [r0]
 8008b1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b1e:	6083      	str	r3, [r0, #8]
 8008b20:	8181      	strh	r1, [r0, #12]
 8008b22:	6643      	str	r3, [r0, #100]	; 0x64
 8008b24:	81c2      	strh	r2, [r0, #14]
 8008b26:	6183      	str	r3, [r0, #24]
 8008b28:	4619      	mov	r1, r3
 8008b2a:	2208      	movs	r2, #8
 8008b2c:	305c      	adds	r0, #92	; 0x5c
 8008b2e:	f7fe faf3 	bl	8007118 <memset>
 8008b32:	4b05      	ldr	r3, [pc, #20]	; (8008b48 <std+0x38>)
 8008b34:	6263      	str	r3, [r4, #36]	; 0x24
 8008b36:	4b05      	ldr	r3, [pc, #20]	; (8008b4c <std+0x3c>)
 8008b38:	62a3      	str	r3, [r4, #40]	; 0x28
 8008b3a:	4b05      	ldr	r3, [pc, #20]	; (8008b50 <std+0x40>)
 8008b3c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008b3e:	4b05      	ldr	r3, [pc, #20]	; (8008b54 <std+0x44>)
 8008b40:	6224      	str	r4, [r4, #32]
 8008b42:	6323      	str	r3, [r4, #48]	; 0x30
 8008b44:	bd10      	pop	{r4, pc}
 8008b46:	bf00      	nop
 8008b48:	080099c9 	.word	0x080099c9
 8008b4c:	080099eb 	.word	0x080099eb
 8008b50:	08009a23 	.word	0x08009a23
 8008b54:	08009a47 	.word	0x08009a47

08008b58 <_cleanup_r>:
 8008b58:	4901      	ldr	r1, [pc, #4]	; (8008b60 <_cleanup_r+0x8>)
 8008b5a:	f000 b8af 	b.w	8008cbc <_fwalk_reent>
 8008b5e:	bf00      	nop
 8008b60:	08008a99 	.word	0x08008a99

08008b64 <__sfmoreglue>:
 8008b64:	b570      	push	{r4, r5, r6, lr}
 8008b66:	2268      	movs	r2, #104	; 0x68
 8008b68:	1e4d      	subs	r5, r1, #1
 8008b6a:	4355      	muls	r5, r2
 8008b6c:	460e      	mov	r6, r1
 8008b6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008b72:	f000 fd4b 	bl	800960c <_malloc_r>
 8008b76:	4604      	mov	r4, r0
 8008b78:	b140      	cbz	r0, 8008b8c <__sfmoreglue+0x28>
 8008b7a:	2100      	movs	r1, #0
 8008b7c:	e9c0 1600 	strd	r1, r6, [r0]
 8008b80:	300c      	adds	r0, #12
 8008b82:	60a0      	str	r0, [r4, #8]
 8008b84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008b88:	f7fe fac6 	bl	8007118 <memset>
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	bd70      	pop	{r4, r5, r6, pc}

08008b90 <__sfp_lock_acquire>:
 8008b90:	4801      	ldr	r0, [pc, #4]	; (8008b98 <__sfp_lock_acquire+0x8>)
 8008b92:	f000 b8b8 	b.w	8008d06 <__retarget_lock_acquire_recursive>
 8008b96:	bf00      	nop
 8008b98:	200002f9 	.word	0x200002f9

08008b9c <__sfp_lock_release>:
 8008b9c:	4801      	ldr	r0, [pc, #4]	; (8008ba4 <__sfp_lock_release+0x8>)
 8008b9e:	f000 b8b3 	b.w	8008d08 <__retarget_lock_release_recursive>
 8008ba2:	bf00      	nop
 8008ba4:	200002f9 	.word	0x200002f9

08008ba8 <__sinit_lock_acquire>:
 8008ba8:	4801      	ldr	r0, [pc, #4]	; (8008bb0 <__sinit_lock_acquire+0x8>)
 8008baa:	f000 b8ac 	b.w	8008d06 <__retarget_lock_acquire_recursive>
 8008bae:	bf00      	nop
 8008bb0:	200002fa 	.word	0x200002fa

08008bb4 <__sinit_lock_release>:
 8008bb4:	4801      	ldr	r0, [pc, #4]	; (8008bbc <__sinit_lock_release+0x8>)
 8008bb6:	f000 b8a7 	b.w	8008d08 <__retarget_lock_release_recursive>
 8008bba:	bf00      	nop
 8008bbc:	200002fa 	.word	0x200002fa

08008bc0 <__sinit>:
 8008bc0:	b510      	push	{r4, lr}
 8008bc2:	4604      	mov	r4, r0
 8008bc4:	f7ff fff0 	bl	8008ba8 <__sinit_lock_acquire>
 8008bc8:	69a3      	ldr	r3, [r4, #24]
 8008bca:	b11b      	cbz	r3, 8008bd4 <__sinit+0x14>
 8008bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bd0:	f7ff bff0 	b.w	8008bb4 <__sinit_lock_release>
 8008bd4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008bd8:	6523      	str	r3, [r4, #80]	; 0x50
 8008bda:	4b13      	ldr	r3, [pc, #76]	; (8008c28 <__sinit+0x68>)
 8008bdc:	4a13      	ldr	r2, [pc, #76]	; (8008c2c <__sinit+0x6c>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	62a2      	str	r2, [r4, #40]	; 0x28
 8008be2:	42a3      	cmp	r3, r4
 8008be4:	bf04      	itt	eq
 8008be6:	2301      	moveq	r3, #1
 8008be8:	61a3      	streq	r3, [r4, #24]
 8008bea:	4620      	mov	r0, r4
 8008bec:	f000 f820 	bl	8008c30 <__sfp>
 8008bf0:	6060      	str	r0, [r4, #4]
 8008bf2:	4620      	mov	r0, r4
 8008bf4:	f000 f81c 	bl	8008c30 <__sfp>
 8008bf8:	60a0      	str	r0, [r4, #8]
 8008bfa:	4620      	mov	r0, r4
 8008bfc:	f000 f818 	bl	8008c30 <__sfp>
 8008c00:	2200      	movs	r2, #0
 8008c02:	60e0      	str	r0, [r4, #12]
 8008c04:	2104      	movs	r1, #4
 8008c06:	6860      	ldr	r0, [r4, #4]
 8008c08:	f7ff ff82 	bl	8008b10 <std>
 8008c0c:	68a0      	ldr	r0, [r4, #8]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	2109      	movs	r1, #9
 8008c12:	f7ff ff7d 	bl	8008b10 <std>
 8008c16:	68e0      	ldr	r0, [r4, #12]
 8008c18:	2202      	movs	r2, #2
 8008c1a:	2112      	movs	r1, #18
 8008c1c:	f7ff ff78 	bl	8008b10 <std>
 8008c20:	2301      	movs	r3, #1
 8008c22:	61a3      	str	r3, [r4, #24]
 8008c24:	e7d2      	b.n	8008bcc <__sinit+0xc>
 8008c26:	bf00      	nop
 8008c28:	08009db4 	.word	0x08009db4
 8008c2c:	08008b59 	.word	0x08008b59

08008c30 <__sfp>:
 8008c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c32:	4607      	mov	r7, r0
 8008c34:	f7ff ffac 	bl	8008b90 <__sfp_lock_acquire>
 8008c38:	4b1e      	ldr	r3, [pc, #120]	; (8008cb4 <__sfp+0x84>)
 8008c3a:	681e      	ldr	r6, [r3, #0]
 8008c3c:	69b3      	ldr	r3, [r6, #24]
 8008c3e:	b913      	cbnz	r3, 8008c46 <__sfp+0x16>
 8008c40:	4630      	mov	r0, r6
 8008c42:	f7ff ffbd 	bl	8008bc0 <__sinit>
 8008c46:	3648      	adds	r6, #72	; 0x48
 8008c48:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	d503      	bpl.n	8008c58 <__sfp+0x28>
 8008c50:	6833      	ldr	r3, [r6, #0]
 8008c52:	b30b      	cbz	r3, 8008c98 <__sfp+0x68>
 8008c54:	6836      	ldr	r6, [r6, #0]
 8008c56:	e7f7      	b.n	8008c48 <__sfp+0x18>
 8008c58:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008c5c:	b9d5      	cbnz	r5, 8008c94 <__sfp+0x64>
 8008c5e:	4b16      	ldr	r3, [pc, #88]	; (8008cb8 <__sfp+0x88>)
 8008c60:	60e3      	str	r3, [r4, #12]
 8008c62:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008c66:	6665      	str	r5, [r4, #100]	; 0x64
 8008c68:	f000 f84c 	bl	8008d04 <__retarget_lock_init_recursive>
 8008c6c:	f7ff ff96 	bl	8008b9c <__sfp_lock_release>
 8008c70:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008c74:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008c78:	6025      	str	r5, [r4, #0]
 8008c7a:	61a5      	str	r5, [r4, #24]
 8008c7c:	2208      	movs	r2, #8
 8008c7e:	4629      	mov	r1, r5
 8008c80:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008c84:	f7fe fa48 	bl	8007118 <memset>
 8008c88:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008c8c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008c90:	4620      	mov	r0, r4
 8008c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c94:	3468      	adds	r4, #104	; 0x68
 8008c96:	e7d9      	b.n	8008c4c <__sfp+0x1c>
 8008c98:	2104      	movs	r1, #4
 8008c9a:	4638      	mov	r0, r7
 8008c9c:	f7ff ff62 	bl	8008b64 <__sfmoreglue>
 8008ca0:	4604      	mov	r4, r0
 8008ca2:	6030      	str	r0, [r6, #0]
 8008ca4:	2800      	cmp	r0, #0
 8008ca6:	d1d5      	bne.n	8008c54 <__sfp+0x24>
 8008ca8:	f7ff ff78 	bl	8008b9c <__sfp_lock_release>
 8008cac:	230c      	movs	r3, #12
 8008cae:	603b      	str	r3, [r7, #0]
 8008cb0:	e7ee      	b.n	8008c90 <__sfp+0x60>
 8008cb2:	bf00      	nop
 8008cb4:	08009db4 	.word	0x08009db4
 8008cb8:	ffff0001 	.word	0xffff0001

08008cbc <_fwalk_reent>:
 8008cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cc0:	4606      	mov	r6, r0
 8008cc2:	4688      	mov	r8, r1
 8008cc4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008cc8:	2700      	movs	r7, #0
 8008cca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008cce:	f1b9 0901 	subs.w	r9, r9, #1
 8008cd2:	d505      	bpl.n	8008ce0 <_fwalk_reent+0x24>
 8008cd4:	6824      	ldr	r4, [r4, #0]
 8008cd6:	2c00      	cmp	r4, #0
 8008cd8:	d1f7      	bne.n	8008cca <_fwalk_reent+0xe>
 8008cda:	4638      	mov	r0, r7
 8008cdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ce0:	89ab      	ldrh	r3, [r5, #12]
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d907      	bls.n	8008cf6 <_fwalk_reent+0x3a>
 8008ce6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008cea:	3301      	adds	r3, #1
 8008cec:	d003      	beq.n	8008cf6 <_fwalk_reent+0x3a>
 8008cee:	4629      	mov	r1, r5
 8008cf0:	4630      	mov	r0, r6
 8008cf2:	47c0      	blx	r8
 8008cf4:	4307      	orrs	r7, r0
 8008cf6:	3568      	adds	r5, #104	; 0x68
 8008cf8:	e7e9      	b.n	8008cce <_fwalk_reent+0x12>
	...

08008cfc <_localeconv_r>:
 8008cfc:	4800      	ldr	r0, [pc, #0]	; (8008d00 <_localeconv_r+0x4>)
 8008cfe:	4770      	bx	lr
 8008d00:	20000164 	.word	0x20000164

08008d04 <__retarget_lock_init_recursive>:
 8008d04:	4770      	bx	lr

08008d06 <__retarget_lock_acquire_recursive>:
 8008d06:	4770      	bx	lr

08008d08 <__retarget_lock_release_recursive>:
 8008d08:	4770      	bx	lr

08008d0a <__swhatbuf_r>:
 8008d0a:	b570      	push	{r4, r5, r6, lr}
 8008d0c:	460e      	mov	r6, r1
 8008d0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d12:	2900      	cmp	r1, #0
 8008d14:	b096      	sub	sp, #88	; 0x58
 8008d16:	4614      	mov	r4, r2
 8008d18:	461d      	mov	r5, r3
 8008d1a:	da08      	bge.n	8008d2e <__swhatbuf_r+0x24>
 8008d1c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008d20:	2200      	movs	r2, #0
 8008d22:	602a      	str	r2, [r5, #0]
 8008d24:	061a      	lsls	r2, r3, #24
 8008d26:	d410      	bmi.n	8008d4a <__swhatbuf_r+0x40>
 8008d28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d2c:	e00e      	b.n	8008d4c <__swhatbuf_r+0x42>
 8008d2e:	466a      	mov	r2, sp
 8008d30:	f000 fee0 	bl	8009af4 <_fstat_r>
 8008d34:	2800      	cmp	r0, #0
 8008d36:	dbf1      	blt.n	8008d1c <__swhatbuf_r+0x12>
 8008d38:	9a01      	ldr	r2, [sp, #4]
 8008d3a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008d3e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008d42:	425a      	negs	r2, r3
 8008d44:	415a      	adcs	r2, r3
 8008d46:	602a      	str	r2, [r5, #0]
 8008d48:	e7ee      	b.n	8008d28 <__swhatbuf_r+0x1e>
 8008d4a:	2340      	movs	r3, #64	; 0x40
 8008d4c:	2000      	movs	r0, #0
 8008d4e:	6023      	str	r3, [r4, #0]
 8008d50:	b016      	add	sp, #88	; 0x58
 8008d52:	bd70      	pop	{r4, r5, r6, pc}

08008d54 <__smakebuf_r>:
 8008d54:	898b      	ldrh	r3, [r1, #12]
 8008d56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008d58:	079d      	lsls	r5, r3, #30
 8008d5a:	4606      	mov	r6, r0
 8008d5c:	460c      	mov	r4, r1
 8008d5e:	d507      	bpl.n	8008d70 <__smakebuf_r+0x1c>
 8008d60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008d64:	6023      	str	r3, [r4, #0]
 8008d66:	6123      	str	r3, [r4, #16]
 8008d68:	2301      	movs	r3, #1
 8008d6a:	6163      	str	r3, [r4, #20]
 8008d6c:	b002      	add	sp, #8
 8008d6e:	bd70      	pop	{r4, r5, r6, pc}
 8008d70:	ab01      	add	r3, sp, #4
 8008d72:	466a      	mov	r2, sp
 8008d74:	f7ff ffc9 	bl	8008d0a <__swhatbuf_r>
 8008d78:	9900      	ldr	r1, [sp, #0]
 8008d7a:	4605      	mov	r5, r0
 8008d7c:	4630      	mov	r0, r6
 8008d7e:	f000 fc45 	bl	800960c <_malloc_r>
 8008d82:	b948      	cbnz	r0, 8008d98 <__smakebuf_r+0x44>
 8008d84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d88:	059a      	lsls	r2, r3, #22
 8008d8a:	d4ef      	bmi.n	8008d6c <__smakebuf_r+0x18>
 8008d8c:	f023 0303 	bic.w	r3, r3, #3
 8008d90:	f043 0302 	orr.w	r3, r3, #2
 8008d94:	81a3      	strh	r3, [r4, #12]
 8008d96:	e7e3      	b.n	8008d60 <__smakebuf_r+0xc>
 8008d98:	4b0d      	ldr	r3, [pc, #52]	; (8008dd0 <__smakebuf_r+0x7c>)
 8008d9a:	62b3      	str	r3, [r6, #40]	; 0x28
 8008d9c:	89a3      	ldrh	r3, [r4, #12]
 8008d9e:	6020      	str	r0, [r4, #0]
 8008da0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008da4:	81a3      	strh	r3, [r4, #12]
 8008da6:	9b00      	ldr	r3, [sp, #0]
 8008da8:	6163      	str	r3, [r4, #20]
 8008daa:	9b01      	ldr	r3, [sp, #4]
 8008dac:	6120      	str	r0, [r4, #16]
 8008dae:	b15b      	cbz	r3, 8008dc8 <__smakebuf_r+0x74>
 8008db0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008db4:	4630      	mov	r0, r6
 8008db6:	f000 feaf 	bl	8009b18 <_isatty_r>
 8008dba:	b128      	cbz	r0, 8008dc8 <__smakebuf_r+0x74>
 8008dbc:	89a3      	ldrh	r3, [r4, #12]
 8008dbe:	f023 0303 	bic.w	r3, r3, #3
 8008dc2:	f043 0301 	orr.w	r3, r3, #1
 8008dc6:	81a3      	strh	r3, [r4, #12]
 8008dc8:	89a0      	ldrh	r0, [r4, #12]
 8008dca:	4305      	orrs	r5, r0
 8008dcc:	81a5      	strh	r5, [r4, #12]
 8008dce:	e7cd      	b.n	8008d6c <__smakebuf_r+0x18>
 8008dd0:	08008b59 	.word	0x08008b59

08008dd4 <malloc>:
 8008dd4:	4b02      	ldr	r3, [pc, #8]	; (8008de0 <malloc+0xc>)
 8008dd6:	4601      	mov	r1, r0
 8008dd8:	6818      	ldr	r0, [r3, #0]
 8008dda:	f000 bc17 	b.w	800960c <_malloc_r>
 8008dde:	bf00      	nop
 8008de0:	20000010 	.word	0x20000010

08008de4 <memcpy>:
 8008de4:	440a      	add	r2, r1
 8008de6:	4291      	cmp	r1, r2
 8008de8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008dec:	d100      	bne.n	8008df0 <memcpy+0xc>
 8008dee:	4770      	bx	lr
 8008df0:	b510      	push	{r4, lr}
 8008df2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008df6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008dfa:	4291      	cmp	r1, r2
 8008dfc:	d1f9      	bne.n	8008df2 <memcpy+0xe>
 8008dfe:	bd10      	pop	{r4, pc}

08008e00 <_Balloc>:
 8008e00:	b570      	push	{r4, r5, r6, lr}
 8008e02:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008e04:	4604      	mov	r4, r0
 8008e06:	460d      	mov	r5, r1
 8008e08:	b976      	cbnz	r6, 8008e28 <_Balloc+0x28>
 8008e0a:	2010      	movs	r0, #16
 8008e0c:	f7ff ffe2 	bl	8008dd4 <malloc>
 8008e10:	4602      	mov	r2, r0
 8008e12:	6260      	str	r0, [r4, #36]	; 0x24
 8008e14:	b920      	cbnz	r0, 8008e20 <_Balloc+0x20>
 8008e16:	4b18      	ldr	r3, [pc, #96]	; (8008e78 <_Balloc+0x78>)
 8008e18:	4818      	ldr	r0, [pc, #96]	; (8008e7c <_Balloc+0x7c>)
 8008e1a:	2166      	movs	r1, #102	; 0x66
 8008e1c:	f000 fe2a 	bl	8009a74 <__assert_func>
 8008e20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e24:	6006      	str	r6, [r0, #0]
 8008e26:	60c6      	str	r6, [r0, #12]
 8008e28:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008e2a:	68f3      	ldr	r3, [r6, #12]
 8008e2c:	b183      	cbz	r3, 8008e50 <_Balloc+0x50>
 8008e2e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e30:	68db      	ldr	r3, [r3, #12]
 8008e32:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e36:	b9b8      	cbnz	r0, 8008e68 <_Balloc+0x68>
 8008e38:	2101      	movs	r1, #1
 8008e3a:	fa01 f605 	lsl.w	r6, r1, r5
 8008e3e:	1d72      	adds	r2, r6, #5
 8008e40:	0092      	lsls	r2, r2, #2
 8008e42:	4620      	mov	r0, r4
 8008e44:	f000 fb60 	bl	8009508 <_calloc_r>
 8008e48:	b160      	cbz	r0, 8008e64 <_Balloc+0x64>
 8008e4a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e4e:	e00e      	b.n	8008e6e <_Balloc+0x6e>
 8008e50:	2221      	movs	r2, #33	; 0x21
 8008e52:	2104      	movs	r1, #4
 8008e54:	4620      	mov	r0, r4
 8008e56:	f000 fb57 	bl	8009508 <_calloc_r>
 8008e5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e5c:	60f0      	str	r0, [r6, #12]
 8008e5e:	68db      	ldr	r3, [r3, #12]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d1e4      	bne.n	8008e2e <_Balloc+0x2e>
 8008e64:	2000      	movs	r0, #0
 8008e66:	bd70      	pop	{r4, r5, r6, pc}
 8008e68:	6802      	ldr	r2, [r0, #0]
 8008e6a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008e6e:	2300      	movs	r3, #0
 8008e70:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e74:	e7f7      	b.n	8008e66 <_Balloc+0x66>
 8008e76:	bf00      	nop
 8008e78:	08009df9 	.word	0x08009df9
 8008e7c:	08009edc 	.word	0x08009edc

08008e80 <_Bfree>:
 8008e80:	b570      	push	{r4, r5, r6, lr}
 8008e82:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008e84:	4605      	mov	r5, r0
 8008e86:	460c      	mov	r4, r1
 8008e88:	b976      	cbnz	r6, 8008ea8 <_Bfree+0x28>
 8008e8a:	2010      	movs	r0, #16
 8008e8c:	f7ff ffa2 	bl	8008dd4 <malloc>
 8008e90:	4602      	mov	r2, r0
 8008e92:	6268      	str	r0, [r5, #36]	; 0x24
 8008e94:	b920      	cbnz	r0, 8008ea0 <_Bfree+0x20>
 8008e96:	4b09      	ldr	r3, [pc, #36]	; (8008ebc <_Bfree+0x3c>)
 8008e98:	4809      	ldr	r0, [pc, #36]	; (8008ec0 <_Bfree+0x40>)
 8008e9a:	218a      	movs	r1, #138	; 0x8a
 8008e9c:	f000 fdea 	bl	8009a74 <__assert_func>
 8008ea0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ea4:	6006      	str	r6, [r0, #0]
 8008ea6:	60c6      	str	r6, [r0, #12]
 8008ea8:	b13c      	cbz	r4, 8008eba <_Bfree+0x3a>
 8008eaa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008eac:	6862      	ldr	r2, [r4, #4]
 8008eae:	68db      	ldr	r3, [r3, #12]
 8008eb0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008eb4:	6021      	str	r1, [r4, #0]
 8008eb6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008eba:	bd70      	pop	{r4, r5, r6, pc}
 8008ebc:	08009df9 	.word	0x08009df9
 8008ec0:	08009edc 	.word	0x08009edc

08008ec4 <__multadd>:
 8008ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ec8:	690d      	ldr	r5, [r1, #16]
 8008eca:	4607      	mov	r7, r0
 8008ecc:	460c      	mov	r4, r1
 8008ece:	461e      	mov	r6, r3
 8008ed0:	f101 0c14 	add.w	ip, r1, #20
 8008ed4:	2000      	movs	r0, #0
 8008ed6:	f8dc 3000 	ldr.w	r3, [ip]
 8008eda:	b299      	uxth	r1, r3
 8008edc:	fb02 6101 	mla	r1, r2, r1, r6
 8008ee0:	0c1e      	lsrs	r6, r3, #16
 8008ee2:	0c0b      	lsrs	r3, r1, #16
 8008ee4:	fb02 3306 	mla	r3, r2, r6, r3
 8008ee8:	b289      	uxth	r1, r1
 8008eea:	3001      	adds	r0, #1
 8008eec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ef0:	4285      	cmp	r5, r0
 8008ef2:	f84c 1b04 	str.w	r1, [ip], #4
 8008ef6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008efa:	dcec      	bgt.n	8008ed6 <__multadd+0x12>
 8008efc:	b30e      	cbz	r6, 8008f42 <__multadd+0x7e>
 8008efe:	68a3      	ldr	r3, [r4, #8]
 8008f00:	42ab      	cmp	r3, r5
 8008f02:	dc19      	bgt.n	8008f38 <__multadd+0x74>
 8008f04:	6861      	ldr	r1, [r4, #4]
 8008f06:	4638      	mov	r0, r7
 8008f08:	3101      	adds	r1, #1
 8008f0a:	f7ff ff79 	bl	8008e00 <_Balloc>
 8008f0e:	4680      	mov	r8, r0
 8008f10:	b928      	cbnz	r0, 8008f1e <__multadd+0x5a>
 8008f12:	4602      	mov	r2, r0
 8008f14:	4b0c      	ldr	r3, [pc, #48]	; (8008f48 <__multadd+0x84>)
 8008f16:	480d      	ldr	r0, [pc, #52]	; (8008f4c <__multadd+0x88>)
 8008f18:	21b5      	movs	r1, #181	; 0xb5
 8008f1a:	f000 fdab 	bl	8009a74 <__assert_func>
 8008f1e:	6922      	ldr	r2, [r4, #16]
 8008f20:	3202      	adds	r2, #2
 8008f22:	f104 010c 	add.w	r1, r4, #12
 8008f26:	0092      	lsls	r2, r2, #2
 8008f28:	300c      	adds	r0, #12
 8008f2a:	f7ff ff5b 	bl	8008de4 <memcpy>
 8008f2e:	4621      	mov	r1, r4
 8008f30:	4638      	mov	r0, r7
 8008f32:	f7ff ffa5 	bl	8008e80 <_Bfree>
 8008f36:	4644      	mov	r4, r8
 8008f38:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f3c:	3501      	adds	r5, #1
 8008f3e:	615e      	str	r6, [r3, #20]
 8008f40:	6125      	str	r5, [r4, #16]
 8008f42:	4620      	mov	r0, r4
 8008f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f48:	08009e6b 	.word	0x08009e6b
 8008f4c:	08009edc 	.word	0x08009edc

08008f50 <__hi0bits>:
 8008f50:	0c03      	lsrs	r3, r0, #16
 8008f52:	041b      	lsls	r3, r3, #16
 8008f54:	b9d3      	cbnz	r3, 8008f8c <__hi0bits+0x3c>
 8008f56:	0400      	lsls	r0, r0, #16
 8008f58:	2310      	movs	r3, #16
 8008f5a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008f5e:	bf04      	itt	eq
 8008f60:	0200      	lsleq	r0, r0, #8
 8008f62:	3308      	addeq	r3, #8
 8008f64:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008f68:	bf04      	itt	eq
 8008f6a:	0100      	lsleq	r0, r0, #4
 8008f6c:	3304      	addeq	r3, #4
 8008f6e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008f72:	bf04      	itt	eq
 8008f74:	0080      	lsleq	r0, r0, #2
 8008f76:	3302      	addeq	r3, #2
 8008f78:	2800      	cmp	r0, #0
 8008f7a:	db05      	blt.n	8008f88 <__hi0bits+0x38>
 8008f7c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008f80:	f103 0301 	add.w	r3, r3, #1
 8008f84:	bf08      	it	eq
 8008f86:	2320      	moveq	r3, #32
 8008f88:	4618      	mov	r0, r3
 8008f8a:	4770      	bx	lr
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	e7e4      	b.n	8008f5a <__hi0bits+0xa>

08008f90 <__lo0bits>:
 8008f90:	6803      	ldr	r3, [r0, #0]
 8008f92:	f013 0207 	ands.w	r2, r3, #7
 8008f96:	4601      	mov	r1, r0
 8008f98:	d00b      	beq.n	8008fb2 <__lo0bits+0x22>
 8008f9a:	07da      	lsls	r2, r3, #31
 8008f9c:	d423      	bmi.n	8008fe6 <__lo0bits+0x56>
 8008f9e:	0798      	lsls	r0, r3, #30
 8008fa0:	bf49      	itett	mi
 8008fa2:	085b      	lsrmi	r3, r3, #1
 8008fa4:	089b      	lsrpl	r3, r3, #2
 8008fa6:	2001      	movmi	r0, #1
 8008fa8:	600b      	strmi	r3, [r1, #0]
 8008faa:	bf5c      	itt	pl
 8008fac:	600b      	strpl	r3, [r1, #0]
 8008fae:	2002      	movpl	r0, #2
 8008fb0:	4770      	bx	lr
 8008fb2:	b298      	uxth	r0, r3
 8008fb4:	b9a8      	cbnz	r0, 8008fe2 <__lo0bits+0x52>
 8008fb6:	0c1b      	lsrs	r3, r3, #16
 8008fb8:	2010      	movs	r0, #16
 8008fba:	b2da      	uxtb	r2, r3
 8008fbc:	b90a      	cbnz	r2, 8008fc2 <__lo0bits+0x32>
 8008fbe:	3008      	adds	r0, #8
 8008fc0:	0a1b      	lsrs	r3, r3, #8
 8008fc2:	071a      	lsls	r2, r3, #28
 8008fc4:	bf04      	itt	eq
 8008fc6:	091b      	lsreq	r3, r3, #4
 8008fc8:	3004      	addeq	r0, #4
 8008fca:	079a      	lsls	r2, r3, #30
 8008fcc:	bf04      	itt	eq
 8008fce:	089b      	lsreq	r3, r3, #2
 8008fd0:	3002      	addeq	r0, #2
 8008fd2:	07da      	lsls	r2, r3, #31
 8008fd4:	d403      	bmi.n	8008fde <__lo0bits+0x4e>
 8008fd6:	085b      	lsrs	r3, r3, #1
 8008fd8:	f100 0001 	add.w	r0, r0, #1
 8008fdc:	d005      	beq.n	8008fea <__lo0bits+0x5a>
 8008fde:	600b      	str	r3, [r1, #0]
 8008fe0:	4770      	bx	lr
 8008fe2:	4610      	mov	r0, r2
 8008fe4:	e7e9      	b.n	8008fba <__lo0bits+0x2a>
 8008fe6:	2000      	movs	r0, #0
 8008fe8:	4770      	bx	lr
 8008fea:	2020      	movs	r0, #32
 8008fec:	4770      	bx	lr
	...

08008ff0 <__i2b>:
 8008ff0:	b510      	push	{r4, lr}
 8008ff2:	460c      	mov	r4, r1
 8008ff4:	2101      	movs	r1, #1
 8008ff6:	f7ff ff03 	bl	8008e00 <_Balloc>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	b928      	cbnz	r0, 800900a <__i2b+0x1a>
 8008ffe:	4b05      	ldr	r3, [pc, #20]	; (8009014 <__i2b+0x24>)
 8009000:	4805      	ldr	r0, [pc, #20]	; (8009018 <__i2b+0x28>)
 8009002:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009006:	f000 fd35 	bl	8009a74 <__assert_func>
 800900a:	2301      	movs	r3, #1
 800900c:	6144      	str	r4, [r0, #20]
 800900e:	6103      	str	r3, [r0, #16]
 8009010:	bd10      	pop	{r4, pc}
 8009012:	bf00      	nop
 8009014:	08009e6b 	.word	0x08009e6b
 8009018:	08009edc 	.word	0x08009edc

0800901c <__multiply>:
 800901c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009020:	4691      	mov	r9, r2
 8009022:	690a      	ldr	r2, [r1, #16]
 8009024:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009028:	429a      	cmp	r2, r3
 800902a:	bfb8      	it	lt
 800902c:	460b      	movlt	r3, r1
 800902e:	460c      	mov	r4, r1
 8009030:	bfbc      	itt	lt
 8009032:	464c      	movlt	r4, r9
 8009034:	4699      	movlt	r9, r3
 8009036:	6927      	ldr	r7, [r4, #16]
 8009038:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800903c:	68a3      	ldr	r3, [r4, #8]
 800903e:	6861      	ldr	r1, [r4, #4]
 8009040:	eb07 060a 	add.w	r6, r7, sl
 8009044:	42b3      	cmp	r3, r6
 8009046:	b085      	sub	sp, #20
 8009048:	bfb8      	it	lt
 800904a:	3101      	addlt	r1, #1
 800904c:	f7ff fed8 	bl	8008e00 <_Balloc>
 8009050:	b930      	cbnz	r0, 8009060 <__multiply+0x44>
 8009052:	4602      	mov	r2, r0
 8009054:	4b44      	ldr	r3, [pc, #272]	; (8009168 <__multiply+0x14c>)
 8009056:	4845      	ldr	r0, [pc, #276]	; (800916c <__multiply+0x150>)
 8009058:	f240 115d 	movw	r1, #349	; 0x15d
 800905c:	f000 fd0a 	bl	8009a74 <__assert_func>
 8009060:	f100 0514 	add.w	r5, r0, #20
 8009064:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009068:	462b      	mov	r3, r5
 800906a:	2200      	movs	r2, #0
 800906c:	4543      	cmp	r3, r8
 800906e:	d321      	bcc.n	80090b4 <__multiply+0x98>
 8009070:	f104 0314 	add.w	r3, r4, #20
 8009074:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009078:	f109 0314 	add.w	r3, r9, #20
 800907c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009080:	9202      	str	r2, [sp, #8]
 8009082:	1b3a      	subs	r2, r7, r4
 8009084:	3a15      	subs	r2, #21
 8009086:	f022 0203 	bic.w	r2, r2, #3
 800908a:	3204      	adds	r2, #4
 800908c:	f104 0115 	add.w	r1, r4, #21
 8009090:	428f      	cmp	r7, r1
 8009092:	bf38      	it	cc
 8009094:	2204      	movcc	r2, #4
 8009096:	9201      	str	r2, [sp, #4]
 8009098:	9a02      	ldr	r2, [sp, #8]
 800909a:	9303      	str	r3, [sp, #12]
 800909c:	429a      	cmp	r2, r3
 800909e:	d80c      	bhi.n	80090ba <__multiply+0x9e>
 80090a0:	2e00      	cmp	r6, #0
 80090a2:	dd03      	ble.n	80090ac <__multiply+0x90>
 80090a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d05a      	beq.n	8009162 <__multiply+0x146>
 80090ac:	6106      	str	r6, [r0, #16]
 80090ae:	b005      	add	sp, #20
 80090b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090b4:	f843 2b04 	str.w	r2, [r3], #4
 80090b8:	e7d8      	b.n	800906c <__multiply+0x50>
 80090ba:	f8b3 a000 	ldrh.w	sl, [r3]
 80090be:	f1ba 0f00 	cmp.w	sl, #0
 80090c2:	d024      	beq.n	800910e <__multiply+0xf2>
 80090c4:	f104 0e14 	add.w	lr, r4, #20
 80090c8:	46a9      	mov	r9, r5
 80090ca:	f04f 0c00 	mov.w	ip, #0
 80090ce:	f85e 2b04 	ldr.w	r2, [lr], #4
 80090d2:	f8d9 1000 	ldr.w	r1, [r9]
 80090d6:	fa1f fb82 	uxth.w	fp, r2
 80090da:	b289      	uxth	r1, r1
 80090dc:	fb0a 110b 	mla	r1, sl, fp, r1
 80090e0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80090e4:	f8d9 2000 	ldr.w	r2, [r9]
 80090e8:	4461      	add	r1, ip
 80090ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80090ee:	fb0a c20b 	mla	r2, sl, fp, ip
 80090f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80090f6:	b289      	uxth	r1, r1
 80090f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80090fc:	4577      	cmp	r7, lr
 80090fe:	f849 1b04 	str.w	r1, [r9], #4
 8009102:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009106:	d8e2      	bhi.n	80090ce <__multiply+0xb2>
 8009108:	9a01      	ldr	r2, [sp, #4]
 800910a:	f845 c002 	str.w	ip, [r5, r2]
 800910e:	9a03      	ldr	r2, [sp, #12]
 8009110:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009114:	3304      	adds	r3, #4
 8009116:	f1b9 0f00 	cmp.w	r9, #0
 800911a:	d020      	beq.n	800915e <__multiply+0x142>
 800911c:	6829      	ldr	r1, [r5, #0]
 800911e:	f104 0c14 	add.w	ip, r4, #20
 8009122:	46ae      	mov	lr, r5
 8009124:	f04f 0a00 	mov.w	sl, #0
 8009128:	f8bc b000 	ldrh.w	fp, [ip]
 800912c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009130:	fb09 220b 	mla	r2, r9, fp, r2
 8009134:	4492      	add	sl, r2
 8009136:	b289      	uxth	r1, r1
 8009138:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800913c:	f84e 1b04 	str.w	r1, [lr], #4
 8009140:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009144:	f8be 1000 	ldrh.w	r1, [lr]
 8009148:	0c12      	lsrs	r2, r2, #16
 800914a:	fb09 1102 	mla	r1, r9, r2, r1
 800914e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009152:	4567      	cmp	r7, ip
 8009154:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009158:	d8e6      	bhi.n	8009128 <__multiply+0x10c>
 800915a:	9a01      	ldr	r2, [sp, #4]
 800915c:	50a9      	str	r1, [r5, r2]
 800915e:	3504      	adds	r5, #4
 8009160:	e79a      	b.n	8009098 <__multiply+0x7c>
 8009162:	3e01      	subs	r6, #1
 8009164:	e79c      	b.n	80090a0 <__multiply+0x84>
 8009166:	bf00      	nop
 8009168:	08009e6b 	.word	0x08009e6b
 800916c:	08009edc 	.word	0x08009edc

08009170 <__pow5mult>:
 8009170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009174:	4615      	mov	r5, r2
 8009176:	f012 0203 	ands.w	r2, r2, #3
 800917a:	4606      	mov	r6, r0
 800917c:	460f      	mov	r7, r1
 800917e:	d007      	beq.n	8009190 <__pow5mult+0x20>
 8009180:	4c25      	ldr	r4, [pc, #148]	; (8009218 <__pow5mult+0xa8>)
 8009182:	3a01      	subs	r2, #1
 8009184:	2300      	movs	r3, #0
 8009186:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800918a:	f7ff fe9b 	bl	8008ec4 <__multadd>
 800918e:	4607      	mov	r7, r0
 8009190:	10ad      	asrs	r5, r5, #2
 8009192:	d03d      	beq.n	8009210 <__pow5mult+0xa0>
 8009194:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009196:	b97c      	cbnz	r4, 80091b8 <__pow5mult+0x48>
 8009198:	2010      	movs	r0, #16
 800919a:	f7ff fe1b 	bl	8008dd4 <malloc>
 800919e:	4602      	mov	r2, r0
 80091a0:	6270      	str	r0, [r6, #36]	; 0x24
 80091a2:	b928      	cbnz	r0, 80091b0 <__pow5mult+0x40>
 80091a4:	4b1d      	ldr	r3, [pc, #116]	; (800921c <__pow5mult+0xac>)
 80091a6:	481e      	ldr	r0, [pc, #120]	; (8009220 <__pow5mult+0xb0>)
 80091a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80091ac:	f000 fc62 	bl	8009a74 <__assert_func>
 80091b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091b4:	6004      	str	r4, [r0, #0]
 80091b6:	60c4      	str	r4, [r0, #12]
 80091b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80091bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80091c0:	b94c      	cbnz	r4, 80091d6 <__pow5mult+0x66>
 80091c2:	f240 2171 	movw	r1, #625	; 0x271
 80091c6:	4630      	mov	r0, r6
 80091c8:	f7ff ff12 	bl	8008ff0 <__i2b>
 80091cc:	2300      	movs	r3, #0
 80091ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80091d2:	4604      	mov	r4, r0
 80091d4:	6003      	str	r3, [r0, #0]
 80091d6:	f04f 0900 	mov.w	r9, #0
 80091da:	07eb      	lsls	r3, r5, #31
 80091dc:	d50a      	bpl.n	80091f4 <__pow5mult+0x84>
 80091de:	4639      	mov	r1, r7
 80091e0:	4622      	mov	r2, r4
 80091e2:	4630      	mov	r0, r6
 80091e4:	f7ff ff1a 	bl	800901c <__multiply>
 80091e8:	4639      	mov	r1, r7
 80091ea:	4680      	mov	r8, r0
 80091ec:	4630      	mov	r0, r6
 80091ee:	f7ff fe47 	bl	8008e80 <_Bfree>
 80091f2:	4647      	mov	r7, r8
 80091f4:	106d      	asrs	r5, r5, #1
 80091f6:	d00b      	beq.n	8009210 <__pow5mult+0xa0>
 80091f8:	6820      	ldr	r0, [r4, #0]
 80091fa:	b938      	cbnz	r0, 800920c <__pow5mult+0x9c>
 80091fc:	4622      	mov	r2, r4
 80091fe:	4621      	mov	r1, r4
 8009200:	4630      	mov	r0, r6
 8009202:	f7ff ff0b 	bl	800901c <__multiply>
 8009206:	6020      	str	r0, [r4, #0]
 8009208:	f8c0 9000 	str.w	r9, [r0]
 800920c:	4604      	mov	r4, r0
 800920e:	e7e4      	b.n	80091da <__pow5mult+0x6a>
 8009210:	4638      	mov	r0, r7
 8009212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009216:	bf00      	nop
 8009218:	0800a028 	.word	0x0800a028
 800921c:	08009df9 	.word	0x08009df9
 8009220:	08009edc 	.word	0x08009edc

08009224 <__lshift>:
 8009224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009228:	460c      	mov	r4, r1
 800922a:	6849      	ldr	r1, [r1, #4]
 800922c:	6923      	ldr	r3, [r4, #16]
 800922e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009232:	68a3      	ldr	r3, [r4, #8]
 8009234:	4607      	mov	r7, r0
 8009236:	4691      	mov	r9, r2
 8009238:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800923c:	f108 0601 	add.w	r6, r8, #1
 8009240:	42b3      	cmp	r3, r6
 8009242:	db0b      	blt.n	800925c <__lshift+0x38>
 8009244:	4638      	mov	r0, r7
 8009246:	f7ff fddb 	bl	8008e00 <_Balloc>
 800924a:	4605      	mov	r5, r0
 800924c:	b948      	cbnz	r0, 8009262 <__lshift+0x3e>
 800924e:	4602      	mov	r2, r0
 8009250:	4b2a      	ldr	r3, [pc, #168]	; (80092fc <__lshift+0xd8>)
 8009252:	482b      	ldr	r0, [pc, #172]	; (8009300 <__lshift+0xdc>)
 8009254:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009258:	f000 fc0c 	bl	8009a74 <__assert_func>
 800925c:	3101      	adds	r1, #1
 800925e:	005b      	lsls	r3, r3, #1
 8009260:	e7ee      	b.n	8009240 <__lshift+0x1c>
 8009262:	2300      	movs	r3, #0
 8009264:	f100 0114 	add.w	r1, r0, #20
 8009268:	f100 0210 	add.w	r2, r0, #16
 800926c:	4618      	mov	r0, r3
 800926e:	4553      	cmp	r3, sl
 8009270:	db37      	blt.n	80092e2 <__lshift+0xbe>
 8009272:	6920      	ldr	r0, [r4, #16]
 8009274:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009278:	f104 0314 	add.w	r3, r4, #20
 800927c:	f019 091f 	ands.w	r9, r9, #31
 8009280:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009284:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009288:	d02f      	beq.n	80092ea <__lshift+0xc6>
 800928a:	f1c9 0e20 	rsb	lr, r9, #32
 800928e:	468a      	mov	sl, r1
 8009290:	f04f 0c00 	mov.w	ip, #0
 8009294:	681a      	ldr	r2, [r3, #0]
 8009296:	fa02 f209 	lsl.w	r2, r2, r9
 800929a:	ea42 020c 	orr.w	r2, r2, ip
 800929e:	f84a 2b04 	str.w	r2, [sl], #4
 80092a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80092a6:	4298      	cmp	r0, r3
 80092a8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80092ac:	d8f2      	bhi.n	8009294 <__lshift+0x70>
 80092ae:	1b03      	subs	r3, r0, r4
 80092b0:	3b15      	subs	r3, #21
 80092b2:	f023 0303 	bic.w	r3, r3, #3
 80092b6:	3304      	adds	r3, #4
 80092b8:	f104 0215 	add.w	r2, r4, #21
 80092bc:	4290      	cmp	r0, r2
 80092be:	bf38      	it	cc
 80092c0:	2304      	movcc	r3, #4
 80092c2:	f841 c003 	str.w	ip, [r1, r3]
 80092c6:	f1bc 0f00 	cmp.w	ip, #0
 80092ca:	d001      	beq.n	80092d0 <__lshift+0xac>
 80092cc:	f108 0602 	add.w	r6, r8, #2
 80092d0:	3e01      	subs	r6, #1
 80092d2:	4638      	mov	r0, r7
 80092d4:	612e      	str	r6, [r5, #16]
 80092d6:	4621      	mov	r1, r4
 80092d8:	f7ff fdd2 	bl	8008e80 <_Bfree>
 80092dc:	4628      	mov	r0, r5
 80092de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80092e6:	3301      	adds	r3, #1
 80092e8:	e7c1      	b.n	800926e <__lshift+0x4a>
 80092ea:	3904      	subs	r1, #4
 80092ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80092f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80092f4:	4298      	cmp	r0, r3
 80092f6:	d8f9      	bhi.n	80092ec <__lshift+0xc8>
 80092f8:	e7ea      	b.n	80092d0 <__lshift+0xac>
 80092fa:	bf00      	nop
 80092fc:	08009e6b 	.word	0x08009e6b
 8009300:	08009edc 	.word	0x08009edc

08009304 <__mcmp>:
 8009304:	b530      	push	{r4, r5, lr}
 8009306:	6902      	ldr	r2, [r0, #16]
 8009308:	690c      	ldr	r4, [r1, #16]
 800930a:	1b12      	subs	r2, r2, r4
 800930c:	d10e      	bne.n	800932c <__mcmp+0x28>
 800930e:	f100 0314 	add.w	r3, r0, #20
 8009312:	3114      	adds	r1, #20
 8009314:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009318:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800931c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009320:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009324:	42a5      	cmp	r5, r4
 8009326:	d003      	beq.n	8009330 <__mcmp+0x2c>
 8009328:	d305      	bcc.n	8009336 <__mcmp+0x32>
 800932a:	2201      	movs	r2, #1
 800932c:	4610      	mov	r0, r2
 800932e:	bd30      	pop	{r4, r5, pc}
 8009330:	4283      	cmp	r3, r0
 8009332:	d3f3      	bcc.n	800931c <__mcmp+0x18>
 8009334:	e7fa      	b.n	800932c <__mcmp+0x28>
 8009336:	f04f 32ff 	mov.w	r2, #4294967295
 800933a:	e7f7      	b.n	800932c <__mcmp+0x28>

0800933c <__mdiff>:
 800933c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009340:	460c      	mov	r4, r1
 8009342:	4606      	mov	r6, r0
 8009344:	4611      	mov	r1, r2
 8009346:	4620      	mov	r0, r4
 8009348:	4690      	mov	r8, r2
 800934a:	f7ff ffdb 	bl	8009304 <__mcmp>
 800934e:	1e05      	subs	r5, r0, #0
 8009350:	d110      	bne.n	8009374 <__mdiff+0x38>
 8009352:	4629      	mov	r1, r5
 8009354:	4630      	mov	r0, r6
 8009356:	f7ff fd53 	bl	8008e00 <_Balloc>
 800935a:	b930      	cbnz	r0, 800936a <__mdiff+0x2e>
 800935c:	4b3a      	ldr	r3, [pc, #232]	; (8009448 <__mdiff+0x10c>)
 800935e:	4602      	mov	r2, r0
 8009360:	f240 2132 	movw	r1, #562	; 0x232
 8009364:	4839      	ldr	r0, [pc, #228]	; (800944c <__mdiff+0x110>)
 8009366:	f000 fb85 	bl	8009a74 <__assert_func>
 800936a:	2301      	movs	r3, #1
 800936c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009370:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009374:	bfa4      	itt	ge
 8009376:	4643      	movge	r3, r8
 8009378:	46a0      	movge	r8, r4
 800937a:	4630      	mov	r0, r6
 800937c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009380:	bfa6      	itte	ge
 8009382:	461c      	movge	r4, r3
 8009384:	2500      	movge	r5, #0
 8009386:	2501      	movlt	r5, #1
 8009388:	f7ff fd3a 	bl	8008e00 <_Balloc>
 800938c:	b920      	cbnz	r0, 8009398 <__mdiff+0x5c>
 800938e:	4b2e      	ldr	r3, [pc, #184]	; (8009448 <__mdiff+0x10c>)
 8009390:	4602      	mov	r2, r0
 8009392:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009396:	e7e5      	b.n	8009364 <__mdiff+0x28>
 8009398:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800939c:	6926      	ldr	r6, [r4, #16]
 800939e:	60c5      	str	r5, [r0, #12]
 80093a0:	f104 0914 	add.w	r9, r4, #20
 80093a4:	f108 0514 	add.w	r5, r8, #20
 80093a8:	f100 0e14 	add.w	lr, r0, #20
 80093ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80093b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80093b4:	f108 0210 	add.w	r2, r8, #16
 80093b8:	46f2      	mov	sl, lr
 80093ba:	2100      	movs	r1, #0
 80093bc:	f859 3b04 	ldr.w	r3, [r9], #4
 80093c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80093c4:	fa1f f883 	uxth.w	r8, r3
 80093c8:	fa11 f18b 	uxtah	r1, r1, fp
 80093cc:	0c1b      	lsrs	r3, r3, #16
 80093ce:	eba1 0808 	sub.w	r8, r1, r8
 80093d2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80093d6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80093da:	fa1f f888 	uxth.w	r8, r8
 80093de:	1419      	asrs	r1, r3, #16
 80093e0:	454e      	cmp	r6, r9
 80093e2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80093e6:	f84a 3b04 	str.w	r3, [sl], #4
 80093ea:	d8e7      	bhi.n	80093bc <__mdiff+0x80>
 80093ec:	1b33      	subs	r3, r6, r4
 80093ee:	3b15      	subs	r3, #21
 80093f0:	f023 0303 	bic.w	r3, r3, #3
 80093f4:	3304      	adds	r3, #4
 80093f6:	3415      	adds	r4, #21
 80093f8:	42a6      	cmp	r6, r4
 80093fa:	bf38      	it	cc
 80093fc:	2304      	movcc	r3, #4
 80093fe:	441d      	add	r5, r3
 8009400:	4473      	add	r3, lr
 8009402:	469e      	mov	lr, r3
 8009404:	462e      	mov	r6, r5
 8009406:	4566      	cmp	r6, ip
 8009408:	d30e      	bcc.n	8009428 <__mdiff+0xec>
 800940a:	f10c 0203 	add.w	r2, ip, #3
 800940e:	1b52      	subs	r2, r2, r5
 8009410:	f022 0203 	bic.w	r2, r2, #3
 8009414:	3d03      	subs	r5, #3
 8009416:	45ac      	cmp	ip, r5
 8009418:	bf38      	it	cc
 800941a:	2200      	movcc	r2, #0
 800941c:	441a      	add	r2, r3
 800941e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009422:	b17b      	cbz	r3, 8009444 <__mdiff+0x108>
 8009424:	6107      	str	r7, [r0, #16]
 8009426:	e7a3      	b.n	8009370 <__mdiff+0x34>
 8009428:	f856 8b04 	ldr.w	r8, [r6], #4
 800942c:	fa11 f288 	uxtah	r2, r1, r8
 8009430:	1414      	asrs	r4, r2, #16
 8009432:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009436:	b292      	uxth	r2, r2
 8009438:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800943c:	f84e 2b04 	str.w	r2, [lr], #4
 8009440:	1421      	asrs	r1, r4, #16
 8009442:	e7e0      	b.n	8009406 <__mdiff+0xca>
 8009444:	3f01      	subs	r7, #1
 8009446:	e7ea      	b.n	800941e <__mdiff+0xe2>
 8009448:	08009e6b 	.word	0x08009e6b
 800944c:	08009edc 	.word	0x08009edc

08009450 <__d2b>:
 8009450:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009454:	4689      	mov	r9, r1
 8009456:	2101      	movs	r1, #1
 8009458:	ec57 6b10 	vmov	r6, r7, d0
 800945c:	4690      	mov	r8, r2
 800945e:	f7ff fccf 	bl	8008e00 <_Balloc>
 8009462:	4604      	mov	r4, r0
 8009464:	b930      	cbnz	r0, 8009474 <__d2b+0x24>
 8009466:	4602      	mov	r2, r0
 8009468:	4b25      	ldr	r3, [pc, #148]	; (8009500 <__d2b+0xb0>)
 800946a:	4826      	ldr	r0, [pc, #152]	; (8009504 <__d2b+0xb4>)
 800946c:	f240 310a 	movw	r1, #778	; 0x30a
 8009470:	f000 fb00 	bl	8009a74 <__assert_func>
 8009474:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009478:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800947c:	bb35      	cbnz	r5, 80094cc <__d2b+0x7c>
 800947e:	2e00      	cmp	r6, #0
 8009480:	9301      	str	r3, [sp, #4]
 8009482:	d028      	beq.n	80094d6 <__d2b+0x86>
 8009484:	4668      	mov	r0, sp
 8009486:	9600      	str	r6, [sp, #0]
 8009488:	f7ff fd82 	bl	8008f90 <__lo0bits>
 800948c:	9900      	ldr	r1, [sp, #0]
 800948e:	b300      	cbz	r0, 80094d2 <__d2b+0x82>
 8009490:	9a01      	ldr	r2, [sp, #4]
 8009492:	f1c0 0320 	rsb	r3, r0, #32
 8009496:	fa02 f303 	lsl.w	r3, r2, r3
 800949a:	430b      	orrs	r3, r1
 800949c:	40c2      	lsrs	r2, r0
 800949e:	6163      	str	r3, [r4, #20]
 80094a0:	9201      	str	r2, [sp, #4]
 80094a2:	9b01      	ldr	r3, [sp, #4]
 80094a4:	61a3      	str	r3, [r4, #24]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	bf14      	ite	ne
 80094aa:	2202      	movne	r2, #2
 80094ac:	2201      	moveq	r2, #1
 80094ae:	6122      	str	r2, [r4, #16]
 80094b0:	b1d5      	cbz	r5, 80094e8 <__d2b+0x98>
 80094b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80094b6:	4405      	add	r5, r0
 80094b8:	f8c9 5000 	str.w	r5, [r9]
 80094bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80094c0:	f8c8 0000 	str.w	r0, [r8]
 80094c4:	4620      	mov	r0, r4
 80094c6:	b003      	add	sp, #12
 80094c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80094d0:	e7d5      	b.n	800947e <__d2b+0x2e>
 80094d2:	6161      	str	r1, [r4, #20]
 80094d4:	e7e5      	b.n	80094a2 <__d2b+0x52>
 80094d6:	a801      	add	r0, sp, #4
 80094d8:	f7ff fd5a 	bl	8008f90 <__lo0bits>
 80094dc:	9b01      	ldr	r3, [sp, #4]
 80094de:	6163      	str	r3, [r4, #20]
 80094e0:	2201      	movs	r2, #1
 80094e2:	6122      	str	r2, [r4, #16]
 80094e4:	3020      	adds	r0, #32
 80094e6:	e7e3      	b.n	80094b0 <__d2b+0x60>
 80094e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80094ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80094f0:	f8c9 0000 	str.w	r0, [r9]
 80094f4:	6918      	ldr	r0, [r3, #16]
 80094f6:	f7ff fd2b 	bl	8008f50 <__hi0bits>
 80094fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80094fe:	e7df      	b.n	80094c0 <__d2b+0x70>
 8009500:	08009e6b 	.word	0x08009e6b
 8009504:	08009edc 	.word	0x08009edc

08009508 <_calloc_r>:
 8009508:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800950a:	fba1 2402 	umull	r2, r4, r1, r2
 800950e:	b94c      	cbnz	r4, 8009524 <_calloc_r+0x1c>
 8009510:	4611      	mov	r1, r2
 8009512:	9201      	str	r2, [sp, #4]
 8009514:	f000 f87a 	bl	800960c <_malloc_r>
 8009518:	9a01      	ldr	r2, [sp, #4]
 800951a:	4605      	mov	r5, r0
 800951c:	b930      	cbnz	r0, 800952c <_calloc_r+0x24>
 800951e:	4628      	mov	r0, r5
 8009520:	b003      	add	sp, #12
 8009522:	bd30      	pop	{r4, r5, pc}
 8009524:	220c      	movs	r2, #12
 8009526:	6002      	str	r2, [r0, #0]
 8009528:	2500      	movs	r5, #0
 800952a:	e7f8      	b.n	800951e <_calloc_r+0x16>
 800952c:	4621      	mov	r1, r4
 800952e:	f7fd fdf3 	bl	8007118 <memset>
 8009532:	e7f4      	b.n	800951e <_calloc_r+0x16>

08009534 <_free_r>:
 8009534:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009536:	2900      	cmp	r1, #0
 8009538:	d044      	beq.n	80095c4 <_free_r+0x90>
 800953a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800953e:	9001      	str	r0, [sp, #4]
 8009540:	2b00      	cmp	r3, #0
 8009542:	f1a1 0404 	sub.w	r4, r1, #4
 8009546:	bfb8      	it	lt
 8009548:	18e4      	addlt	r4, r4, r3
 800954a:	f000 fb19 	bl	8009b80 <__malloc_lock>
 800954e:	4a1e      	ldr	r2, [pc, #120]	; (80095c8 <_free_r+0x94>)
 8009550:	9801      	ldr	r0, [sp, #4]
 8009552:	6813      	ldr	r3, [r2, #0]
 8009554:	b933      	cbnz	r3, 8009564 <_free_r+0x30>
 8009556:	6063      	str	r3, [r4, #4]
 8009558:	6014      	str	r4, [r2, #0]
 800955a:	b003      	add	sp, #12
 800955c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009560:	f000 bb14 	b.w	8009b8c <__malloc_unlock>
 8009564:	42a3      	cmp	r3, r4
 8009566:	d908      	bls.n	800957a <_free_r+0x46>
 8009568:	6825      	ldr	r5, [r4, #0]
 800956a:	1961      	adds	r1, r4, r5
 800956c:	428b      	cmp	r3, r1
 800956e:	bf01      	itttt	eq
 8009570:	6819      	ldreq	r1, [r3, #0]
 8009572:	685b      	ldreq	r3, [r3, #4]
 8009574:	1949      	addeq	r1, r1, r5
 8009576:	6021      	streq	r1, [r4, #0]
 8009578:	e7ed      	b.n	8009556 <_free_r+0x22>
 800957a:	461a      	mov	r2, r3
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	b10b      	cbz	r3, 8009584 <_free_r+0x50>
 8009580:	42a3      	cmp	r3, r4
 8009582:	d9fa      	bls.n	800957a <_free_r+0x46>
 8009584:	6811      	ldr	r1, [r2, #0]
 8009586:	1855      	adds	r5, r2, r1
 8009588:	42a5      	cmp	r5, r4
 800958a:	d10b      	bne.n	80095a4 <_free_r+0x70>
 800958c:	6824      	ldr	r4, [r4, #0]
 800958e:	4421      	add	r1, r4
 8009590:	1854      	adds	r4, r2, r1
 8009592:	42a3      	cmp	r3, r4
 8009594:	6011      	str	r1, [r2, #0]
 8009596:	d1e0      	bne.n	800955a <_free_r+0x26>
 8009598:	681c      	ldr	r4, [r3, #0]
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	6053      	str	r3, [r2, #4]
 800959e:	4421      	add	r1, r4
 80095a0:	6011      	str	r1, [r2, #0]
 80095a2:	e7da      	b.n	800955a <_free_r+0x26>
 80095a4:	d902      	bls.n	80095ac <_free_r+0x78>
 80095a6:	230c      	movs	r3, #12
 80095a8:	6003      	str	r3, [r0, #0]
 80095aa:	e7d6      	b.n	800955a <_free_r+0x26>
 80095ac:	6825      	ldr	r5, [r4, #0]
 80095ae:	1961      	adds	r1, r4, r5
 80095b0:	428b      	cmp	r3, r1
 80095b2:	bf04      	itt	eq
 80095b4:	6819      	ldreq	r1, [r3, #0]
 80095b6:	685b      	ldreq	r3, [r3, #4]
 80095b8:	6063      	str	r3, [r4, #4]
 80095ba:	bf04      	itt	eq
 80095bc:	1949      	addeq	r1, r1, r5
 80095be:	6021      	streq	r1, [r4, #0]
 80095c0:	6054      	str	r4, [r2, #4]
 80095c2:	e7ca      	b.n	800955a <_free_r+0x26>
 80095c4:	b003      	add	sp, #12
 80095c6:	bd30      	pop	{r4, r5, pc}
 80095c8:	200002fc 	.word	0x200002fc

080095cc <sbrk_aligned>:
 80095cc:	b570      	push	{r4, r5, r6, lr}
 80095ce:	4e0e      	ldr	r6, [pc, #56]	; (8009608 <sbrk_aligned+0x3c>)
 80095d0:	460c      	mov	r4, r1
 80095d2:	6831      	ldr	r1, [r6, #0]
 80095d4:	4605      	mov	r5, r0
 80095d6:	b911      	cbnz	r1, 80095de <sbrk_aligned+0x12>
 80095d8:	f000 f9e6 	bl	80099a8 <_sbrk_r>
 80095dc:	6030      	str	r0, [r6, #0]
 80095de:	4621      	mov	r1, r4
 80095e0:	4628      	mov	r0, r5
 80095e2:	f000 f9e1 	bl	80099a8 <_sbrk_r>
 80095e6:	1c43      	adds	r3, r0, #1
 80095e8:	d00a      	beq.n	8009600 <sbrk_aligned+0x34>
 80095ea:	1cc4      	adds	r4, r0, #3
 80095ec:	f024 0403 	bic.w	r4, r4, #3
 80095f0:	42a0      	cmp	r0, r4
 80095f2:	d007      	beq.n	8009604 <sbrk_aligned+0x38>
 80095f4:	1a21      	subs	r1, r4, r0
 80095f6:	4628      	mov	r0, r5
 80095f8:	f000 f9d6 	bl	80099a8 <_sbrk_r>
 80095fc:	3001      	adds	r0, #1
 80095fe:	d101      	bne.n	8009604 <sbrk_aligned+0x38>
 8009600:	f04f 34ff 	mov.w	r4, #4294967295
 8009604:	4620      	mov	r0, r4
 8009606:	bd70      	pop	{r4, r5, r6, pc}
 8009608:	20000300 	.word	0x20000300

0800960c <_malloc_r>:
 800960c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009610:	1ccd      	adds	r5, r1, #3
 8009612:	f025 0503 	bic.w	r5, r5, #3
 8009616:	3508      	adds	r5, #8
 8009618:	2d0c      	cmp	r5, #12
 800961a:	bf38      	it	cc
 800961c:	250c      	movcc	r5, #12
 800961e:	2d00      	cmp	r5, #0
 8009620:	4607      	mov	r7, r0
 8009622:	db01      	blt.n	8009628 <_malloc_r+0x1c>
 8009624:	42a9      	cmp	r1, r5
 8009626:	d905      	bls.n	8009634 <_malloc_r+0x28>
 8009628:	230c      	movs	r3, #12
 800962a:	603b      	str	r3, [r7, #0]
 800962c:	2600      	movs	r6, #0
 800962e:	4630      	mov	r0, r6
 8009630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009634:	4e2e      	ldr	r6, [pc, #184]	; (80096f0 <_malloc_r+0xe4>)
 8009636:	f000 faa3 	bl	8009b80 <__malloc_lock>
 800963a:	6833      	ldr	r3, [r6, #0]
 800963c:	461c      	mov	r4, r3
 800963e:	bb34      	cbnz	r4, 800968e <_malloc_r+0x82>
 8009640:	4629      	mov	r1, r5
 8009642:	4638      	mov	r0, r7
 8009644:	f7ff ffc2 	bl	80095cc <sbrk_aligned>
 8009648:	1c43      	adds	r3, r0, #1
 800964a:	4604      	mov	r4, r0
 800964c:	d14d      	bne.n	80096ea <_malloc_r+0xde>
 800964e:	6834      	ldr	r4, [r6, #0]
 8009650:	4626      	mov	r6, r4
 8009652:	2e00      	cmp	r6, #0
 8009654:	d140      	bne.n	80096d8 <_malloc_r+0xcc>
 8009656:	6823      	ldr	r3, [r4, #0]
 8009658:	4631      	mov	r1, r6
 800965a:	4638      	mov	r0, r7
 800965c:	eb04 0803 	add.w	r8, r4, r3
 8009660:	f000 f9a2 	bl	80099a8 <_sbrk_r>
 8009664:	4580      	cmp	r8, r0
 8009666:	d13a      	bne.n	80096de <_malloc_r+0xd2>
 8009668:	6821      	ldr	r1, [r4, #0]
 800966a:	3503      	adds	r5, #3
 800966c:	1a6d      	subs	r5, r5, r1
 800966e:	f025 0503 	bic.w	r5, r5, #3
 8009672:	3508      	adds	r5, #8
 8009674:	2d0c      	cmp	r5, #12
 8009676:	bf38      	it	cc
 8009678:	250c      	movcc	r5, #12
 800967a:	4629      	mov	r1, r5
 800967c:	4638      	mov	r0, r7
 800967e:	f7ff ffa5 	bl	80095cc <sbrk_aligned>
 8009682:	3001      	adds	r0, #1
 8009684:	d02b      	beq.n	80096de <_malloc_r+0xd2>
 8009686:	6823      	ldr	r3, [r4, #0]
 8009688:	442b      	add	r3, r5
 800968a:	6023      	str	r3, [r4, #0]
 800968c:	e00e      	b.n	80096ac <_malloc_r+0xa0>
 800968e:	6822      	ldr	r2, [r4, #0]
 8009690:	1b52      	subs	r2, r2, r5
 8009692:	d41e      	bmi.n	80096d2 <_malloc_r+0xc6>
 8009694:	2a0b      	cmp	r2, #11
 8009696:	d916      	bls.n	80096c6 <_malloc_r+0xba>
 8009698:	1961      	adds	r1, r4, r5
 800969a:	42a3      	cmp	r3, r4
 800969c:	6025      	str	r5, [r4, #0]
 800969e:	bf18      	it	ne
 80096a0:	6059      	strne	r1, [r3, #4]
 80096a2:	6863      	ldr	r3, [r4, #4]
 80096a4:	bf08      	it	eq
 80096a6:	6031      	streq	r1, [r6, #0]
 80096a8:	5162      	str	r2, [r4, r5]
 80096aa:	604b      	str	r3, [r1, #4]
 80096ac:	4638      	mov	r0, r7
 80096ae:	f104 060b 	add.w	r6, r4, #11
 80096b2:	f000 fa6b 	bl	8009b8c <__malloc_unlock>
 80096b6:	f026 0607 	bic.w	r6, r6, #7
 80096ba:	1d23      	adds	r3, r4, #4
 80096bc:	1af2      	subs	r2, r6, r3
 80096be:	d0b6      	beq.n	800962e <_malloc_r+0x22>
 80096c0:	1b9b      	subs	r3, r3, r6
 80096c2:	50a3      	str	r3, [r4, r2]
 80096c4:	e7b3      	b.n	800962e <_malloc_r+0x22>
 80096c6:	6862      	ldr	r2, [r4, #4]
 80096c8:	42a3      	cmp	r3, r4
 80096ca:	bf0c      	ite	eq
 80096cc:	6032      	streq	r2, [r6, #0]
 80096ce:	605a      	strne	r2, [r3, #4]
 80096d0:	e7ec      	b.n	80096ac <_malloc_r+0xa0>
 80096d2:	4623      	mov	r3, r4
 80096d4:	6864      	ldr	r4, [r4, #4]
 80096d6:	e7b2      	b.n	800963e <_malloc_r+0x32>
 80096d8:	4634      	mov	r4, r6
 80096da:	6876      	ldr	r6, [r6, #4]
 80096dc:	e7b9      	b.n	8009652 <_malloc_r+0x46>
 80096de:	230c      	movs	r3, #12
 80096e0:	603b      	str	r3, [r7, #0]
 80096e2:	4638      	mov	r0, r7
 80096e4:	f000 fa52 	bl	8009b8c <__malloc_unlock>
 80096e8:	e7a1      	b.n	800962e <_malloc_r+0x22>
 80096ea:	6025      	str	r5, [r4, #0]
 80096ec:	e7de      	b.n	80096ac <_malloc_r+0xa0>
 80096ee:	bf00      	nop
 80096f0:	200002fc 	.word	0x200002fc

080096f4 <__sfputc_r>:
 80096f4:	6893      	ldr	r3, [r2, #8]
 80096f6:	3b01      	subs	r3, #1
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	b410      	push	{r4}
 80096fc:	6093      	str	r3, [r2, #8]
 80096fe:	da08      	bge.n	8009712 <__sfputc_r+0x1e>
 8009700:	6994      	ldr	r4, [r2, #24]
 8009702:	42a3      	cmp	r3, r4
 8009704:	db01      	blt.n	800970a <__sfputc_r+0x16>
 8009706:	290a      	cmp	r1, #10
 8009708:	d103      	bne.n	8009712 <__sfputc_r+0x1e>
 800970a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800970e:	f7fe ba03 	b.w	8007b18 <__swbuf_r>
 8009712:	6813      	ldr	r3, [r2, #0]
 8009714:	1c58      	adds	r0, r3, #1
 8009716:	6010      	str	r0, [r2, #0]
 8009718:	7019      	strb	r1, [r3, #0]
 800971a:	4608      	mov	r0, r1
 800971c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009720:	4770      	bx	lr

08009722 <__sfputs_r>:
 8009722:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009724:	4606      	mov	r6, r0
 8009726:	460f      	mov	r7, r1
 8009728:	4614      	mov	r4, r2
 800972a:	18d5      	adds	r5, r2, r3
 800972c:	42ac      	cmp	r4, r5
 800972e:	d101      	bne.n	8009734 <__sfputs_r+0x12>
 8009730:	2000      	movs	r0, #0
 8009732:	e007      	b.n	8009744 <__sfputs_r+0x22>
 8009734:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009738:	463a      	mov	r2, r7
 800973a:	4630      	mov	r0, r6
 800973c:	f7ff ffda 	bl	80096f4 <__sfputc_r>
 8009740:	1c43      	adds	r3, r0, #1
 8009742:	d1f3      	bne.n	800972c <__sfputs_r+0xa>
 8009744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009748 <_vfiprintf_r>:
 8009748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800974c:	460d      	mov	r5, r1
 800974e:	b09d      	sub	sp, #116	; 0x74
 8009750:	4614      	mov	r4, r2
 8009752:	4698      	mov	r8, r3
 8009754:	4606      	mov	r6, r0
 8009756:	b118      	cbz	r0, 8009760 <_vfiprintf_r+0x18>
 8009758:	6983      	ldr	r3, [r0, #24]
 800975a:	b90b      	cbnz	r3, 8009760 <_vfiprintf_r+0x18>
 800975c:	f7ff fa30 	bl	8008bc0 <__sinit>
 8009760:	4b89      	ldr	r3, [pc, #548]	; (8009988 <_vfiprintf_r+0x240>)
 8009762:	429d      	cmp	r5, r3
 8009764:	d11b      	bne.n	800979e <_vfiprintf_r+0x56>
 8009766:	6875      	ldr	r5, [r6, #4]
 8009768:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800976a:	07d9      	lsls	r1, r3, #31
 800976c:	d405      	bmi.n	800977a <_vfiprintf_r+0x32>
 800976e:	89ab      	ldrh	r3, [r5, #12]
 8009770:	059a      	lsls	r2, r3, #22
 8009772:	d402      	bmi.n	800977a <_vfiprintf_r+0x32>
 8009774:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009776:	f7ff fac6 	bl	8008d06 <__retarget_lock_acquire_recursive>
 800977a:	89ab      	ldrh	r3, [r5, #12]
 800977c:	071b      	lsls	r3, r3, #28
 800977e:	d501      	bpl.n	8009784 <_vfiprintf_r+0x3c>
 8009780:	692b      	ldr	r3, [r5, #16]
 8009782:	b9eb      	cbnz	r3, 80097c0 <_vfiprintf_r+0x78>
 8009784:	4629      	mov	r1, r5
 8009786:	4630      	mov	r0, r6
 8009788:	f7fe fa18 	bl	8007bbc <__swsetup_r>
 800978c:	b1c0      	cbz	r0, 80097c0 <_vfiprintf_r+0x78>
 800978e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009790:	07dc      	lsls	r4, r3, #31
 8009792:	d50e      	bpl.n	80097b2 <_vfiprintf_r+0x6a>
 8009794:	f04f 30ff 	mov.w	r0, #4294967295
 8009798:	b01d      	add	sp, #116	; 0x74
 800979a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800979e:	4b7b      	ldr	r3, [pc, #492]	; (800998c <_vfiprintf_r+0x244>)
 80097a0:	429d      	cmp	r5, r3
 80097a2:	d101      	bne.n	80097a8 <_vfiprintf_r+0x60>
 80097a4:	68b5      	ldr	r5, [r6, #8]
 80097a6:	e7df      	b.n	8009768 <_vfiprintf_r+0x20>
 80097a8:	4b79      	ldr	r3, [pc, #484]	; (8009990 <_vfiprintf_r+0x248>)
 80097aa:	429d      	cmp	r5, r3
 80097ac:	bf08      	it	eq
 80097ae:	68f5      	ldreq	r5, [r6, #12]
 80097b0:	e7da      	b.n	8009768 <_vfiprintf_r+0x20>
 80097b2:	89ab      	ldrh	r3, [r5, #12]
 80097b4:	0598      	lsls	r0, r3, #22
 80097b6:	d4ed      	bmi.n	8009794 <_vfiprintf_r+0x4c>
 80097b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097ba:	f7ff faa5 	bl	8008d08 <__retarget_lock_release_recursive>
 80097be:	e7e9      	b.n	8009794 <_vfiprintf_r+0x4c>
 80097c0:	2300      	movs	r3, #0
 80097c2:	9309      	str	r3, [sp, #36]	; 0x24
 80097c4:	2320      	movs	r3, #32
 80097c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80097ce:	2330      	movs	r3, #48	; 0x30
 80097d0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009994 <_vfiprintf_r+0x24c>
 80097d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097d8:	f04f 0901 	mov.w	r9, #1
 80097dc:	4623      	mov	r3, r4
 80097de:	469a      	mov	sl, r3
 80097e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097e4:	b10a      	cbz	r2, 80097ea <_vfiprintf_r+0xa2>
 80097e6:	2a25      	cmp	r2, #37	; 0x25
 80097e8:	d1f9      	bne.n	80097de <_vfiprintf_r+0x96>
 80097ea:	ebba 0b04 	subs.w	fp, sl, r4
 80097ee:	d00b      	beq.n	8009808 <_vfiprintf_r+0xc0>
 80097f0:	465b      	mov	r3, fp
 80097f2:	4622      	mov	r2, r4
 80097f4:	4629      	mov	r1, r5
 80097f6:	4630      	mov	r0, r6
 80097f8:	f7ff ff93 	bl	8009722 <__sfputs_r>
 80097fc:	3001      	adds	r0, #1
 80097fe:	f000 80aa 	beq.w	8009956 <_vfiprintf_r+0x20e>
 8009802:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009804:	445a      	add	r2, fp
 8009806:	9209      	str	r2, [sp, #36]	; 0x24
 8009808:	f89a 3000 	ldrb.w	r3, [sl]
 800980c:	2b00      	cmp	r3, #0
 800980e:	f000 80a2 	beq.w	8009956 <_vfiprintf_r+0x20e>
 8009812:	2300      	movs	r3, #0
 8009814:	f04f 32ff 	mov.w	r2, #4294967295
 8009818:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800981c:	f10a 0a01 	add.w	sl, sl, #1
 8009820:	9304      	str	r3, [sp, #16]
 8009822:	9307      	str	r3, [sp, #28]
 8009824:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009828:	931a      	str	r3, [sp, #104]	; 0x68
 800982a:	4654      	mov	r4, sl
 800982c:	2205      	movs	r2, #5
 800982e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009832:	4858      	ldr	r0, [pc, #352]	; (8009994 <_vfiprintf_r+0x24c>)
 8009834:	f7f6 fcf4 	bl	8000220 <memchr>
 8009838:	9a04      	ldr	r2, [sp, #16]
 800983a:	b9d8      	cbnz	r0, 8009874 <_vfiprintf_r+0x12c>
 800983c:	06d1      	lsls	r1, r2, #27
 800983e:	bf44      	itt	mi
 8009840:	2320      	movmi	r3, #32
 8009842:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009846:	0713      	lsls	r3, r2, #28
 8009848:	bf44      	itt	mi
 800984a:	232b      	movmi	r3, #43	; 0x2b
 800984c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009850:	f89a 3000 	ldrb.w	r3, [sl]
 8009854:	2b2a      	cmp	r3, #42	; 0x2a
 8009856:	d015      	beq.n	8009884 <_vfiprintf_r+0x13c>
 8009858:	9a07      	ldr	r2, [sp, #28]
 800985a:	4654      	mov	r4, sl
 800985c:	2000      	movs	r0, #0
 800985e:	f04f 0c0a 	mov.w	ip, #10
 8009862:	4621      	mov	r1, r4
 8009864:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009868:	3b30      	subs	r3, #48	; 0x30
 800986a:	2b09      	cmp	r3, #9
 800986c:	d94e      	bls.n	800990c <_vfiprintf_r+0x1c4>
 800986e:	b1b0      	cbz	r0, 800989e <_vfiprintf_r+0x156>
 8009870:	9207      	str	r2, [sp, #28]
 8009872:	e014      	b.n	800989e <_vfiprintf_r+0x156>
 8009874:	eba0 0308 	sub.w	r3, r0, r8
 8009878:	fa09 f303 	lsl.w	r3, r9, r3
 800987c:	4313      	orrs	r3, r2
 800987e:	9304      	str	r3, [sp, #16]
 8009880:	46a2      	mov	sl, r4
 8009882:	e7d2      	b.n	800982a <_vfiprintf_r+0xe2>
 8009884:	9b03      	ldr	r3, [sp, #12]
 8009886:	1d19      	adds	r1, r3, #4
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	9103      	str	r1, [sp, #12]
 800988c:	2b00      	cmp	r3, #0
 800988e:	bfbb      	ittet	lt
 8009890:	425b      	neglt	r3, r3
 8009892:	f042 0202 	orrlt.w	r2, r2, #2
 8009896:	9307      	strge	r3, [sp, #28]
 8009898:	9307      	strlt	r3, [sp, #28]
 800989a:	bfb8      	it	lt
 800989c:	9204      	strlt	r2, [sp, #16]
 800989e:	7823      	ldrb	r3, [r4, #0]
 80098a0:	2b2e      	cmp	r3, #46	; 0x2e
 80098a2:	d10c      	bne.n	80098be <_vfiprintf_r+0x176>
 80098a4:	7863      	ldrb	r3, [r4, #1]
 80098a6:	2b2a      	cmp	r3, #42	; 0x2a
 80098a8:	d135      	bne.n	8009916 <_vfiprintf_r+0x1ce>
 80098aa:	9b03      	ldr	r3, [sp, #12]
 80098ac:	1d1a      	adds	r2, r3, #4
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	9203      	str	r2, [sp, #12]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	bfb8      	it	lt
 80098b6:	f04f 33ff 	movlt.w	r3, #4294967295
 80098ba:	3402      	adds	r4, #2
 80098bc:	9305      	str	r3, [sp, #20]
 80098be:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80099a4 <_vfiprintf_r+0x25c>
 80098c2:	7821      	ldrb	r1, [r4, #0]
 80098c4:	2203      	movs	r2, #3
 80098c6:	4650      	mov	r0, sl
 80098c8:	f7f6 fcaa 	bl	8000220 <memchr>
 80098cc:	b140      	cbz	r0, 80098e0 <_vfiprintf_r+0x198>
 80098ce:	2340      	movs	r3, #64	; 0x40
 80098d0:	eba0 000a 	sub.w	r0, r0, sl
 80098d4:	fa03 f000 	lsl.w	r0, r3, r0
 80098d8:	9b04      	ldr	r3, [sp, #16]
 80098da:	4303      	orrs	r3, r0
 80098dc:	3401      	adds	r4, #1
 80098de:	9304      	str	r3, [sp, #16]
 80098e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098e4:	482c      	ldr	r0, [pc, #176]	; (8009998 <_vfiprintf_r+0x250>)
 80098e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098ea:	2206      	movs	r2, #6
 80098ec:	f7f6 fc98 	bl	8000220 <memchr>
 80098f0:	2800      	cmp	r0, #0
 80098f2:	d03f      	beq.n	8009974 <_vfiprintf_r+0x22c>
 80098f4:	4b29      	ldr	r3, [pc, #164]	; (800999c <_vfiprintf_r+0x254>)
 80098f6:	bb1b      	cbnz	r3, 8009940 <_vfiprintf_r+0x1f8>
 80098f8:	9b03      	ldr	r3, [sp, #12]
 80098fa:	3307      	adds	r3, #7
 80098fc:	f023 0307 	bic.w	r3, r3, #7
 8009900:	3308      	adds	r3, #8
 8009902:	9303      	str	r3, [sp, #12]
 8009904:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009906:	443b      	add	r3, r7
 8009908:	9309      	str	r3, [sp, #36]	; 0x24
 800990a:	e767      	b.n	80097dc <_vfiprintf_r+0x94>
 800990c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009910:	460c      	mov	r4, r1
 8009912:	2001      	movs	r0, #1
 8009914:	e7a5      	b.n	8009862 <_vfiprintf_r+0x11a>
 8009916:	2300      	movs	r3, #0
 8009918:	3401      	adds	r4, #1
 800991a:	9305      	str	r3, [sp, #20]
 800991c:	4619      	mov	r1, r3
 800991e:	f04f 0c0a 	mov.w	ip, #10
 8009922:	4620      	mov	r0, r4
 8009924:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009928:	3a30      	subs	r2, #48	; 0x30
 800992a:	2a09      	cmp	r2, #9
 800992c:	d903      	bls.n	8009936 <_vfiprintf_r+0x1ee>
 800992e:	2b00      	cmp	r3, #0
 8009930:	d0c5      	beq.n	80098be <_vfiprintf_r+0x176>
 8009932:	9105      	str	r1, [sp, #20]
 8009934:	e7c3      	b.n	80098be <_vfiprintf_r+0x176>
 8009936:	fb0c 2101 	mla	r1, ip, r1, r2
 800993a:	4604      	mov	r4, r0
 800993c:	2301      	movs	r3, #1
 800993e:	e7f0      	b.n	8009922 <_vfiprintf_r+0x1da>
 8009940:	ab03      	add	r3, sp, #12
 8009942:	9300      	str	r3, [sp, #0]
 8009944:	462a      	mov	r2, r5
 8009946:	4b16      	ldr	r3, [pc, #88]	; (80099a0 <_vfiprintf_r+0x258>)
 8009948:	a904      	add	r1, sp, #16
 800994a:	4630      	mov	r0, r6
 800994c:	f7fd fc8c 	bl	8007268 <_printf_float>
 8009950:	4607      	mov	r7, r0
 8009952:	1c78      	adds	r0, r7, #1
 8009954:	d1d6      	bne.n	8009904 <_vfiprintf_r+0x1bc>
 8009956:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009958:	07d9      	lsls	r1, r3, #31
 800995a:	d405      	bmi.n	8009968 <_vfiprintf_r+0x220>
 800995c:	89ab      	ldrh	r3, [r5, #12]
 800995e:	059a      	lsls	r2, r3, #22
 8009960:	d402      	bmi.n	8009968 <_vfiprintf_r+0x220>
 8009962:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009964:	f7ff f9d0 	bl	8008d08 <__retarget_lock_release_recursive>
 8009968:	89ab      	ldrh	r3, [r5, #12]
 800996a:	065b      	lsls	r3, r3, #25
 800996c:	f53f af12 	bmi.w	8009794 <_vfiprintf_r+0x4c>
 8009970:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009972:	e711      	b.n	8009798 <_vfiprintf_r+0x50>
 8009974:	ab03      	add	r3, sp, #12
 8009976:	9300      	str	r3, [sp, #0]
 8009978:	462a      	mov	r2, r5
 800997a:	4b09      	ldr	r3, [pc, #36]	; (80099a0 <_vfiprintf_r+0x258>)
 800997c:	a904      	add	r1, sp, #16
 800997e:	4630      	mov	r0, r6
 8009980:	f7fd ff16 	bl	80077b0 <_printf_i>
 8009984:	e7e4      	b.n	8009950 <_vfiprintf_r+0x208>
 8009986:	bf00      	nop
 8009988:	08009e9c 	.word	0x08009e9c
 800998c:	08009ebc 	.word	0x08009ebc
 8009990:	08009e7c 	.word	0x08009e7c
 8009994:	0800a034 	.word	0x0800a034
 8009998:	0800a03e 	.word	0x0800a03e
 800999c:	08007269 	.word	0x08007269
 80099a0:	08009723 	.word	0x08009723
 80099a4:	0800a03a 	.word	0x0800a03a

080099a8 <_sbrk_r>:
 80099a8:	b538      	push	{r3, r4, r5, lr}
 80099aa:	4d06      	ldr	r5, [pc, #24]	; (80099c4 <_sbrk_r+0x1c>)
 80099ac:	2300      	movs	r3, #0
 80099ae:	4604      	mov	r4, r0
 80099b0:	4608      	mov	r0, r1
 80099b2:	602b      	str	r3, [r5, #0]
 80099b4:	f7f7 ff7e 	bl	80018b4 <_sbrk>
 80099b8:	1c43      	adds	r3, r0, #1
 80099ba:	d102      	bne.n	80099c2 <_sbrk_r+0x1a>
 80099bc:	682b      	ldr	r3, [r5, #0]
 80099be:	b103      	cbz	r3, 80099c2 <_sbrk_r+0x1a>
 80099c0:	6023      	str	r3, [r4, #0]
 80099c2:	bd38      	pop	{r3, r4, r5, pc}
 80099c4:	20000304 	.word	0x20000304

080099c8 <__sread>:
 80099c8:	b510      	push	{r4, lr}
 80099ca:	460c      	mov	r4, r1
 80099cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099d0:	f000 f8e2 	bl	8009b98 <_read_r>
 80099d4:	2800      	cmp	r0, #0
 80099d6:	bfab      	itete	ge
 80099d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80099da:	89a3      	ldrhlt	r3, [r4, #12]
 80099dc:	181b      	addge	r3, r3, r0
 80099de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80099e2:	bfac      	ite	ge
 80099e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80099e6:	81a3      	strhlt	r3, [r4, #12]
 80099e8:	bd10      	pop	{r4, pc}

080099ea <__swrite>:
 80099ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099ee:	461f      	mov	r7, r3
 80099f0:	898b      	ldrh	r3, [r1, #12]
 80099f2:	05db      	lsls	r3, r3, #23
 80099f4:	4605      	mov	r5, r0
 80099f6:	460c      	mov	r4, r1
 80099f8:	4616      	mov	r6, r2
 80099fa:	d505      	bpl.n	8009a08 <__swrite+0x1e>
 80099fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a00:	2302      	movs	r3, #2
 8009a02:	2200      	movs	r2, #0
 8009a04:	f000 f898 	bl	8009b38 <_lseek_r>
 8009a08:	89a3      	ldrh	r3, [r4, #12]
 8009a0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a12:	81a3      	strh	r3, [r4, #12]
 8009a14:	4632      	mov	r2, r6
 8009a16:	463b      	mov	r3, r7
 8009a18:	4628      	mov	r0, r5
 8009a1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a1e:	f000 b817 	b.w	8009a50 <_write_r>

08009a22 <__sseek>:
 8009a22:	b510      	push	{r4, lr}
 8009a24:	460c      	mov	r4, r1
 8009a26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a2a:	f000 f885 	bl	8009b38 <_lseek_r>
 8009a2e:	1c43      	adds	r3, r0, #1
 8009a30:	89a3      	ldrh	r3, [r4, #12]
 8009a32:	bf15      	itete	ne
 8009a34:	6560      	strne	r0, [r4, #84]	; 0x54
 8009a36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009a3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009a3e:	81a3      	strheq	r3, [r4, #12]
 8009a40:	bf18      	it	ne
 8009a42:	81a3      	strhne	r3, [r4, #12]
 8009a44:	bd10      	pop	{r4, pc}

08009a46 <__sclose>:
 8009a46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a4a:	f000 b831 	b.w	8009ab0 <_close_r>
	...

08009a50 <_write_r>:
 8009a50:	b538      	push	{r3, r4, r5, lr}
 8009a52:	4d07      	ldr	r5, [pc, #28]	; (8009a70 <_write_r+0x20>)
 8009a54:	4604      	mov	r4, r0
 8009a56:	4608      	mov	r0, r1
 8009a58:	4611      	mov	r1, r2
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	602a      	str	r2, [r5, #0]
 8009a5e:	461a      	mov	r2, r3
 8009a60:	f7f7 fb52 	bl	8001108 <_write>
 8009a64:	1c43      	adds	r3, r0, #1
 8009a66:	d102      	bne.n	8009a6e <_write_r+0x1e>
 8009a68:	682b      	ldr	r3, [r5, #0]
 8009a6a:	b103      	cbz	r3, 8009a6e <_write_r+0x1e>
 8009a6c:	6023      	str	r3, [r4, #0]
 8009a6e:	bd38      	pop	{r3, r4, r5, pc}
 8009a70:	20000304 	.word	0x20000304

08009a74 <__assert_func>:
 8009a74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a76:	4614      	mov	r4, r2
 8009a78:	461a      	mov	r2, r3
 8009a7a:	4b09      	ldr	r3, [pc, #36]	; (8009aa0 <__assert_func+0x2c>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	4605      	mov	r5, r0
 8009a80:	68d8      	ldr	r0, [r3, #12]
 8009a82:	b14c      	cbz	r4, 8009a98 <__assert_func+0x24>
 8009a84:	4b07      	ldr	r3, [pc, #28]	; (8009aa4 <__assert_func+0x30>)
 8009a86:	9100      	str	r1, [sp, #0]
 8009a88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a8c:	4906      	ldr	r1, [pc, #24]	; (8009aa8 <__assert_func+0x34>)
 8009a8e:	462b      	mov	r3, r5
 8009a90:	f000 f81e 	bl	8009ad0 <fiprintf>
 8009a94:	f000 f89f 	bl	8009bd6 <abort>
 8009a98:	4b04      	ldr	r3, [pc, #16]	; (8009aac <__assert_func+0x38>)
 8009a9a:	461c      	mov	r4, r3
 8009a9c:	e7f3      	b.n	8009a86 <__assert_func+0x12>
 8009a9e:	bf00      	nop
 8009aa0:	20000010 	.word	0x20000010
 8009aa4:	0800a045 	.word	0x0800a045
 8009aa8:	0800a052 	.word	0x0800a052
 8009aac:	0800a080 	.word	0x0800a080

08009ab0 <_close_r>:
 8009ab0:	b538      	push	{r3, r4, r5, lr}
 8009ab2:	4d06      	ldr	r5, [pc, #24]	; (8009acc <_close_r+0x1c>)
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	4604      	mov	r4, r0
 8009ab8:	4608      	mov	r0, r1
 8009aba:	602b      	str	r3, [r5, #0]
 8009abc:	f7f7 fec5 	bl	800184a <_close>
 8009ac0:	1c43      	adds	r3, r0, #1
 8009ac2:	d102      	bne.n	8009aca <_close_r+0x1a>
 8009ac4:	682b      	ldr	r3, [r5, #0]
 8009ac6:	b103      	cbz	r3, 8009aca <_close_r+0x1a>
 8009ac8:	6023      	str	r3, [r4, #0]
 8009aca:	bd38      	pop	{r3, r4, r5, pc}
 8009acc:	20000304 	.word	0x20000304

08009ad0 <fiprintf>:
 8009ad0:	b40e      	push	{r1, r2, r3}
 8009ad2:	b503      	push	{r0, r1, lr}
 8009ad4:	4601      	mov	r1, r0
 8009ad6:	ab03      	add	r3, sp, #12
 8009ad8:	4805      	ldr	r0, [pc, #20]	; (8009af0 <fiprintf+0x20>)
 8009ada:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ade:	6800      	ldr	r0, [r0, #0]
 8009ae0:	9301      	str	r3, [sp, #4]
 8009ae2:	f7ff fe31 	bl	8009748 <_vfiprintf_r>
 8009ae6:	b002      	add	sp, #8
 8009ae8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009aec:	b003      	add	sp, #12
 8009aee:	4770      	bx	lr
 8009af0:	20000010 	.word	0x20000010

08009af4 <_fstat_r>:
 8009af4:	b538      	push	{r3, r4, r5, lr}
 8009af6:	4d07      	ldr	r5, [pc, #28]	; (8009b14 <_fstat_r+0x20>)
 8009af8:	2300      	movs	r3, #0
 8009afa:	4604      	mov	r4, r0
 8009afc:	4608      	mov	r0, r1
 8009afe:	4611      	mov	r1, r2
 8009b00:	602b      	str	r3, [r5, #0]
 8009b02:	f7f7 feae 	bl	8001862 <_fstat>
 8009b06:	1c43      	adds	r3, r0, #1
 8009b08:	d102      	bne.n	8009b10 <_fstat_r+0x1c>
 8009b0a:	682b      	ldr	r3, [r5, #0]
 8009b0c:	b103      	cbz	r3, 8009b10 <_fstat_r+0x1c>
 8009b0e:	6023      	str	r3, [r4, #0]
 8009b10:	bd38      	pop	{r3, r4, r5, pc}
 8009b12:	bf00      	nop
 8009b14:	20000304 	.word	0x20000304

08009b18 <_isatty_r>:
 8009b18:	b538      	push	{r3, r4, r5, lr}
 8009b1a:	4d06      	ldr	r5, [pc, #24]	; (8009b34 <_isatty_r+0x1c>)
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	4604      	mov	r4, r0
 8009b20:	4608      	mov	r0, r1
 8009b22:	602b      	str	r3, [r5, #0]
 8009b24:	f7f7 fead 	bl	8001882 <_isatty>
 8009b28:	1c43      	adds	r3, r0, #1
 8009b2a:	d102      	bne.n	8009b32 <_isatty_r+0x1a>
 8009b2c:	682b      	ldr	r3, [r5, #0]
 8009b2e:	b103      	cbz	r3, 8009b32 <_isatty_r+0x1a>
 8009b30:	6023      	str	r3, [r4, #0]
 8009b32:	bd38      	pop	{r3, r4, r5, pc}
 8009b34:	20000304 	.word	0x20000304

08009b38 <_lseek_r>:
 8009b38:	b538      	push	{r3, r4, r5, lr}
 8009b3a:	4d07      	ldr	r5, [pc, #28]	; (8009b58 <_lseek_r+0x20>)
 8009b3c:	4604      	mov	r4, r0
 8009b3e:	4608      	mov	r0, r1
 8009b40:	4611      	mov	r1, r2
 8009b42:	2200      	movs	r2, #0
 8009b44:	602a      	str	r2, [r5, #0]
 8009b46:	461a      	mov	r2, r3
 8009b48:	f7f7 fea6 	bl	8001898 <_lseek>
 8009b4c:	1c43      	adds	r3, r0, #1
 8009b4e:	d102      	bne.n	8009b56 <_lseek_r+0x1e>
 8009b50:	682b      	ldr	r3, [r5, #0]
 8009b52:	b103      	cbz	r3, 8009b56 <_lseek_r+0x1e>
 8009b54:	6023      	str	r3, [r4, #0]
 8009b56:	bd38      	pop	{r3, r4, r5, pc}
 8009b58:	20000304 	.word	0x20000304

08009b5c <__ascii_mbtowc>:
 8009b5c:	b082      	sub	sp, #8
 8009b5e:	b901      	cbnz	r1, 8009b62 <__ascii_mbtowc+0x6>
 8009b60:	a901      	add	r1, sp, #4
 8009b62:	b142      	cbz	r2, 8009b76 <__ascii_mbtowc+0x1a>
 8009b64:	b14b      	cbz	r3, 8009b7a <__ascii_mbtowc+0x1e>
 8009b66:	7813      	ldrb	r3, [r2, #0]
 8009b68:	600b      	str	r3, [r1, #0]
 8009b6a:	7812      	ldrb	r2, [r2, #0]
 8009b6c:	1e10      	subs	r0, r2, #0
 8009b6e:	bf18      	it	ne
 8009b70:	2001      	movne	r0, #1
 8009b72:	b002      	add	sp, #8
 8009b74:	4770      	bx	lr
 8009b76:	4610      	mov	r0, r2
 8009b78:	e7fb      	b.n	8009b72 <__ascii_mbtowc+0x16>
 8009b7a:	f06f 0001 	mvn.w	r0, #1
 8009b7e:	e7f8      	b.n	8009b72 <__ascii_mbtowc+0x16>

08009b80 <__malloc_lock>:
 8009b80:	4801      	ldr	r0, [pc, #4]	; (8009b88 <__malloc_lock+0x8>)
 8009b82:	f7ff b8c0 	b.w	8008d06 <__retarget_lock_acquire_recursive>
 8009b86:	bf00      	nop
 8009b88:	200002f8 	.word	0x200002f8

08009b8c <__malloc_unlock>:
 8009b8c:	4801      	ldr	r0, [pc, #4]	; (8009b94 <__malloc_unlock+0x8>)
 8009b8e:	f7ff b8bb 	b.w	8008d08 <__retarget_lock_release_recursive>
 8009b92:	bf00      	nop
 8009b94:	200002f8 	.word	0x200002f8

08009b98 <_read_r>:
 8009b98:	b538      	push	{r3, r4, r5, lr}
 8009b9a:	4d07      	ldr	r5, [pc, #28]	; (8009bb8 <_read_r+0x20>)
 8009b9c:	4604      	mov	r4, r0
 8009b9e:	4608      	mov	r0, r1
 8009ba0:	4611      	mov	r1, r2
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	602a      	str	r2, [r5, #0]
 8009ba6:	461a      	mov	r2, r3
 8009ba8:	f7f7 fe32 	bl	8001810 <_read>
 8009bac:	1c43      	adds	r3, r0, #1
 8009bae:	d102      	bne.n	8009bb6 <_read_r+0x1e>
 8009bb0:	682b      	ldr	r3, [r5, #0]
 8009bb2:	b103      	cbz	r3, 8009bb6 <_read_r+0x1e>
 8009bb4:	6023      	str	r3, [r4, #0]
 8009bb6:	bd38      	pop	{r3, r4, r5, pc}
 8009bb8:	20000304 	.word	0x20000304

08009bbc <__ascii_wctomb>:
 8009bbc:	b149      	cbz	r1, 8009bd2 <__ascii_wctomb+0x16>
 8009bbe:	2aff      	cmp	r2, #255	; 0xff
 8009bc0:	bf85      	ittet	hi
 8009bc2:	238a      	movhi	r3, #138	; 0x8a
 8009bc4:	6003      	strhi	r3, [r0, #0]
 8009bc6:	700a      	strbls	r2, [r1, #0]
 8009bc8:	f04f 30ff 	movhi.w	r0, #4294967295
 8009bcc:	bf98      	it	ls
 8009bce:	2001      	movls	r0, #1
 8009bd0:	4770      	bx	lr
 8009bd2:	4608      	mov	r0, r1
 8009bd4:	4770      	bx	lr

08009bd6 <abort>:
 8009bd6:	b508      	push	{r3, lr}
 8009bd8:	2006      	movs	r0, #6
 8009bda:	f000 f82b 	bl	8009c34 <raise>
 8009bde:	2001      	movs	r0, #1
 8009be0:	f7f7 fe0c 	bl	80017fc <_exit>

08009be4 <_raise_r>:
 8009be4:	291f      	cmp	r1, #31
 8009be6:	b538      	push	{r3, r4, r5, lr}
 8009be8:	4604      	mov	r4, r0
 8009bea:	460d      	mov	r5, r1
 8009bec:	d904      	bls.n	8009bf8 <_raise_r+0x14>
 8009bee:	2316      	movs	r3, #22
 8009bf0:	6003      	str	r3, [r0, #0]
 8009bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8009bf6:	bd38      	pop	{r3, r4, r5, pc}
 8009bf8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009bfa:	b112      	cbz	r2, 8009c02 <_raise_r+0x1e>
 8009bfc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c00:	b94b      	cbnz	r3, 8009c16 <_raise_r+0x32>
 8009c02:	4620      	mov	r0, r4
 8009c04:	f000 f830 	bl	8009c68 <_getpid_r>
 8009c08:	462a      	mov	r2, r5
 8009c0a:	4601      	mov	r1, r0
 8009c0c:	4620      	mov	r0, r4
 8009c0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c12:	f000 b817 	b.w	8009c44 <_kill_r>
 8009c16:	2b01      	cmp	r3, #1
 8009c18:	d00a      	beq.n	8009c30 <_raise_r+0x4c>
 8009c1a:	1c59      	adds	r1, r3, #1
 8009c1c:	d103      	bne.n	8009c26 <_raise_r+0x42>
 8009c1e:	2316      	movs	r3, #22
 8009c20:	6003      	str	r3, [r0, #0]
 8009c22:	2001      	movs	r0, #1
 8009c24:	e7e7      	b.n	8009bf6 <_raise_r+0x12>
 8009c26:	2400      	movs	r4, #0
 8009c28:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009c2c:	4628      	mov	r0, r5
 8009c2e:	4798      	blx	r3
 8009c30:	2000      	movs	r0, #0
 8009c32:	e7e0      	b.n	8009bf6 <_raise_r+0x12>

08009c34 <raise>:
 8009c34:	4b02      	ldr	r3, [pc, #8]	; (8009c40 <raise+0xc>)
 8009c36:	4601      	mov	r1, r0
 8009c38:	6818      	ldr	r0, [r3, #0]
 8009c3a:	f7ff bfd3 	b.w	8009be4 <_raise_r>
 8009c3e:	bf00      	nop
 8009c40:	20000010 	.word	0x20000010

08009c44 <_kill_r>:
 8009c44:	b538      	push	{r3, r4, r5, lr}
 8009c46:	4d07      	ldr	r5, [pc, #28]	; (8009c64 <_kill_r+0x20>)
 8009c48:	2300      	movs	r3, #0
 8009c4a:	4604      	mov	r4, r0
 8009c4c:	4608      	mov	r0, r1
 8009c4e:	4611      	mov	r1, r2
 8009c50:	602b      	str	r3, [r5, #0]
 8009c52:	f7f7 fdc3 	bl	80017dc <_kill>
 8009c56:	1c43      	adds	r3, r0, #1
 8009c58:	d102      	bne.n	8009c60 <_kill_r+0x1c>
 8009c5a:	682b      	ldr	r3, [r5, #0]
 8009c5c:	b103      	cbz	r3, 8009c60 <_kill_r+0x1c>
 8009c5e:	6023      	str	r3, [r4, #0]
 8009c60:	bd38      	pop	{r3, r4, r5, pc}
 8009c62:	bf00      	nop
 8009c64:	20000304 	.word	0x20000304

08009c68 <_getpid_r>:
 8009c68:	f7f7 bdb0 	b.w	80017cc <_getpid>

08009c6c <_init>:
 8009c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c6e:	bf00      	nop
 8009c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c72:	bc08      	pop	{r3}
 8009c74:	469e      	mov	lr, r3
 8009c76:	4770      	bx	lr

08009c78 <_fini>:
 8009c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c7a:	bf00      	nop
 8009c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c7e:	bc08      	pop	{r3}
 8009c80:	469e      	mov	lr, r3
 8009c82:	4770      	bx	lr
