----------------------------------------------------------------
üöÄ ƒêANG TI·∫æN H√ÄNH FIX PDK V√Ä CH·∫†Y OPENLANE...
----------------------------------------------------------------
üîß ƒêang k√≠ch ho·∫°t PDK version tr√™n host: bdc9412b3e468c102d01b7cf6337be06ec6e9c9a...
Version bdc9412b3e468c102d01b7cf6337be06ec6e9c9a enabled for the sky130 PDK.
‚úÖ PDK ƒë√£ s·∫µn s√†ng tr√™n host.
üöÄ B·∫Øt ƒë·∫ßu ch·∫°y OpenLane Flow trong container...
OpenLane v1.1.1 ()
All rights reserved. (c) 2020-2024 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.

[INFO]: Using configuration in 'designs/viterbi/config.tcl'...
[INFO]: Process Design Kit: sky130A
[INFO]: PDK Root: /home/iot/pdk
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Optimization Standard Cell Library: sky130_fd_sc_hd
[INFO]: Run Directory: /openlane/designs/viterbi/runs/RUN_2026.01.20_20.44.17
[WARNING]: SYNTH_MAX_FANOUT is now deprecated; use MAX_FANOUT_CONSTRAINT instead.
[WARNING]: DIODE_INSERTION_STRATEGY is now deprecated; use GRT_REPAIR_ANTENNAS, DIODE_ON_PORTS and RUN_HEURISTIC_DIODE_INSERTION instead.
[INFO]: DIODE_INSERTION_STRATEGY set to 4. Setting RUN_HEURISTIC_DIODE_INSERTION to 1
[INFO]: DIODE_INSERTION_STRATEGY set to 4. Setting DIODE_ON_PORTS to in
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running linter (Verilator) (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/synthesis/linter.log)...
[INFO]: 0 errors found by linter
[WARNING]: 16 warnings found by linter
[STEP 1]
[INFO]: Running Synthesis (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/synthesis/1-synthesis.log)...
[STEP 2]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/synthesis/2-sta.log)...
[STEP 3]
[INFO]: Running Initial Floorplanning (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 388.7 and height 378.08.
[STEP 4]
[INFO]: Running IO Placement (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/floorplan/4-io.log)...
[STEP 5]
[INFO]: Running Tap/Decap Insertion (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[STEP 6]
[INFO]: Generating PDN (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/floorplan/6-pdn.log)...
[STEP 7]
[INFO]: Running Global Placement (skip_io) (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/placement/6-global_skip_io.log)...
[STEP 8]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/placement/8-gpl_sta.log)...
[STEP 9]
[INFO]: Running IO Placement (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/placement/9-io.log)...
[STEP 10]
[INFO]: Running Global Placement (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/placement/9-global.log)...
[STEP 11]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/placement/11-gpl_sta.log)...
[STEP 12]
[INFO]: Running Placement Resizer Design Optimizations (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/placement/12-resizer.log)...
[STEP 13]
[INFO]: Running Detailed Placement (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/placement/13-detailed.log)...
[STEP 14]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/placement/14-dpl_sta.log)...
[STEP 15]
[INFO]: Running Clock Tree Synthesis (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/cts/15-cts.log)...
[STEP 16]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/cts/16-cts_sta.log)...
[STEP 17]
[INFO]: Running Placement Resizer Timing Optimizations (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/cts/17-resizer.log)...
[STEP 18]
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/18-resizer_design.log)...
[STEP 19]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/19-rsz_design_sta.log)...
[STEP 20]
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/20-resizer_timing.log)...
[STEP 21]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/21-rsz_timing_sta.log)...
[STEP 22]
[INFO]: Running I/O Diode Insertion (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/22-io_diodes.log)...
[STEP 23]
[INFO]: Running Detailed Placement (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/23-io_diode_legalization.log)...
[STEP 24]
[INFO]: Running Heuristic Diode Insertion (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/24-diodes.log)...
[STEP 25]
[INFO]: Running Detailed Placement (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/25-diode_legalization.log)...
[STEP 26]
[INFO]: Running Global Routing (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/26-global.log)...
[STEP 27]
[INFO]: Writing Verilog (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/26-global_write_netlist.log)...
[STEP 28]
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/28-grt_sta.log)...
[STEP 29]
[INFO]: Running Fill Insertion (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/29-fill.log)...
[STEP 30]
[INFO]: Running Detailed Routing (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/30-detailed.log)...
[INFO]: No Magic DRC violations after detailed routing.
[STEP 31]
[INFO]: Checking Wire Lengths (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/routing/31-wire_lengths.log)...
[STEP 32]
[INFO]: Running SPEF Extraction at the min process corner (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/32-parasitics_extraction.min.log)...
[STEP 33]
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/33-rcx_mcsta.min.log)...
[STEP 34]
[INFO]: Running SPEF Extraction at the max process corner (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/34-parasitics_extraction.max.log)...
[STEP 35]
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/35-rcx_mcsta.max.log)...
[STEP 36]
[INFO]: Running SPEF Extraction at the nom process corner (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/36-parasitics_extraction.nom.log)...
[STEP 37]
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/37-rcx_mcsta.nom.log)...
[WARNING]: VSRC_LOC_FILES was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for VSRC_LOC_FILES.
[STEP 38]
[INFO]: Creating IR Drop Report (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/38-irdrop.log)...
[STEP 39]
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/39-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/openlane/designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/39-lef.log)...
[STEP 40]
[INFO]: Streaming out GDSII with KLayout (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/40-gdsii-klayout.log)...
[STEP 41]
[INFO]: Running XOR on the layouts using KLayout (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/41-xor.log)...
[INFO]: No XOR differences between KLayout and Magic gds.
[STEP 42]
[INFO]: Running Magic Spice Export from LEF (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/42-spice.log)...
[STEP 43]
[INFO]: Writing Powered Verilog (logs: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/43-write_powered_def.log, designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/43-write_powered_verilog.log)...
[STEP 44]
[INFO]: Writing Verilog (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/43-write_powered_verilog.log)...
[STEP 45]
[INFO]: Running LVS (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/45-lvs.lef.log)...
[STEP 46]
[INFO]: Running Magic DRC (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/46-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: No Magic DRC violations after GDS streaming out.
[STEP 47]
[INFO]: Running KLayout DRC (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/47-drc-klayout.log)...
[INFO]: No KLayout DRC violations after GDS streaming out.
[STEP 48]
[INFO]: Running OpenROAD Antenna Rule Checker (log: designs/viterbi/runs/RUN_2026.01.20_20.44.17/logs/signoff/48-arc.log)...
[INFO]: Saving current set of views in 'designs/viterbi/runs/RUN_2026.01.20_20.44.17/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'designs/viterbi/runs/RUN_2026.01.20_20.44.17/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/viterbi/runs/RUN_2026.01.20_20.44.17/reports/metrics.csv'.
[WARNING]: There are max fanout violations in the design at the Typical corner. Please refer to 'designs/viterbi/runs/RUN_2026.01.20_20.44.17/reports/signoff/37-sta-rcx_nom/multi_corner_sta.checks.rpt'.
[INFO]: There are no hold violations in the design at the Typical corner.
[INFO]: There are no setup violations in the design at the Typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
[WARNING]: SYNTH_MAX_FANOUT is now deprecated; use MAX_FANOUT_CONSTRAINT instead.
[WARNING]: DIODE_INSERTION_STRATEGY is now deprecated; use GRT_REPAIR_ANTENNAS, DIODE_ON_PORTS and RUN_HEURISTIC_DIODE_INSERTION instead.
[WARNING]: 16 warnings found by linter
[WARNING]: VSRC_LOC_FILES was not given a value, which may make the results of IR drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this warning, otherwise, see the documentation for VSRC_LOC_FILES.
[WARNING]: There are max fanout violations in the design at the Typical corner. Please refer to 'designs/viterbi/runs/RUN_2026.01.20_20.44.17/reports/signoff/37-sta-rcx_nom/multi_corner_sta.checks.rpt'.

----------------------------------------------------------------
üèÅ QU√Å TR√åNH K·∫æT TH√öC.
----------------------------------------------------------------
