// Seed: 3500617078
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    output tri  id_2,
    output tri0 id_3
);
  wire id_5;
  wire id_6;
  tri  id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output uwire id_6,
    input wire id_7,
    output tri id_8
);
  assign id_1 = 1 ? 1 : id_3;
  module_0(
      id_4, id_3, id_1, id_8
  );
endmodule
