verilog xil_defaultlib  \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_LSFR_0_0/sim/Reaction_Time_Averager_LSFR_0_0.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_HZ_Counter_0_0/sim/Reaction_Time_Averager_HZ_Counter_0_0.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_RTM_FSM_0_0/sim/Reaction_Time_Averager_RTM_FSM_0_0.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_stopwatch_ssd_driver_0_0/sim/Reaction_Time_Averager_stopwatch_ssd_driver_0_0.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_ssd_mux_0_0/sim/Reaction_Time_Averager_ssd_mux_0_0.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_ssd_dec_0_0/sim/Reaction_Time_Averager_ssd_dec_0_0.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_Accumuator_0_0/sim/Reaction_Time_Averager_Accumuator_0_0.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_BCD_TO_BINARY_0_0/sim/Reaction_Time_Averager_BCD_TO_BINARY_0_0.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_BINARY_TO_BCD_0_0/sim/Reaction_Time_Averager_BINARY_TO_BCD_0_0.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_EXTRA_THICC_MUX_0_0/sim/Reaction_Time_Averager_EXTRA_THICC_MUX_0_0.v" \
"../../../bd/Reaction_Time_Averager/sim/Reaction_Time_Averager.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_xlslice_0_0/sim/Reaction_Time_Averager_xlslice_0_0.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_xlslice_0_1/sim/Reaction_Time_Averager_xlslice_0_1.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_xlslice_0_2/sim/Reaction_Time_Averager_xlslice_0_2.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_xlslice_0_3/sim/Reaction_Time_Averager_xlslice_0_3.v" \
"../../../bd/Reaction_Time_Averager/ip/Reaction_Time_Averager_Divider_0_0/sim/Reaction_Time_Averager_Divider_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
