strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c5b0ecd0>",
		fillcolor=turquoise,
		label="20:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe0c5b0ebd0>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['present_state']",
		label="Leaf_13:AL"];
	"20:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe0c5b67290>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c5edee50>",
		fillcolor=turquoise,
		label="33:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe0c5beae90>]",
		style=filled,
		typ=Block];
	"28:IF" -> "33:BL"	[cond="['in']",
		label="!(in)",
		lineno=28];
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c5b67090>",
		fillcolor=turquoise,
		label="29:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe0c5b67f50>]",
		style=filled,
		typ=Block];
	"28:IF" -> "29:BL"	[cond="['in']",
		label=in,
		lineno=28];
	"27:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fe0c5b67950>",
		fillcolor=linen,
		label="27:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"36:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe0c5bea1d0>",
		fillcolor=lightcyan,
		label="36:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "36:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe0c5b7d6d0>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"Leaf_25:AL"	[def_var="['next_state']",
		label="Leaf_25:AL"];
	"33:BL" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe0c5b16810>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c5b16750>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c5b7dc50>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:BL" -> "27:CS"	[cond="[]",
		lineno=None];
	"46:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fe0c57d84d0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="46:AS
out = (present_state == 1)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"36:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe0c57d8b10>",
		fillcolor=springgreen,
		label="36:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"36:CA" -> "36:IF"	[cond="[]",
		lineno=None];
	"29:BL" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe0c5b64e10>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"41:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c57d8350>",
		fillcolor=turquoise,
		label="41:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe0c57d8310>]",
		style=filled,
		typ=Block];
	"36:IF" -> "41:BL"	[cond="['in']",
		label="!(in)",
		lineno=36];
	"37:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c5b86550>",
		fillcolor=turquoise,
		label="37:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe0c73e8ad0>]",
		style=filled,
		typ=Block];
	"36:IF" -> "37:BL"	[cond="['in']",
		label=in,
		lineno=36];
	"Leaf_13:AL" -> "46:AS";
	"25:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe0c5b7d4d0>",
		clk_sens=False,
		fillcolor=gold,
		label="25:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"Leaf_13:AL" -> "25:AL";
	"41:BL" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"25:AL" -> "26:BL"	[cond="[]",
		lineno=None];
	"Leaf_25:AL" -> "13:AL";
	"15:IF" -> "20:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c5b64790>",
		fillcolor=turquoise,
		label="16:BL
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe0c5b64610>]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"28:CA" -> "28:IF"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"37:BL" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
}
