m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/nicol/Desktop/Digitais/Projeto/simulation/modelsim
Evhdl_xor
Z1 w1755826353
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z4 8C:/Users/nicol/Desktop/Digitais/Projeto/Exercicio_01/simulacao1.vhdl
Z5 FC:/Users/nicol/Desktop/Digitais/Projeto/Exercicio_01/simulacao1.vhdl
l0
L15 1
V0fCIAb=`EZVG[AiTTOX:i3
!s100 miGXHef09JePLHQnlNa380
Z6 OV;C;2020.1;71
31
Z7 !s110 1755817298
!i10b 1
Z8 !s108 1755817298.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/nicol/Desktop/Digitais/Projeto/Exercicio_01/simulacao1.vhdl|
!s107 C:/Users/nicol/Desktop/Digitais/Projeto/Exercicio_01/simulacao1.vhdl|
!i113 1
Z10 o-93 -work work
Z11 tExplicit 1 CvgOpt 0
Atypearchitecture
R2
R3
DEx4 work 8 vhdl_xor 0 22 0fCIAb=`EZVG[AiTTOX:i3
!i122 0
l37
L35 14
V_oS7<Dz=o]@hF7>_8hBXo0
!s100 zafdJz>7>6kcV1>i@o>:I0
R6
31
R7
!i10b 1
R8
R9
Z12 !s107 C:/Users/nicol/Desktop/Digitais/Projeto/Exercicio_01/simulacao1.vhdl|
!i113 1
R10
R11
