

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3'
================================================================
* Date:           Sun Sep  7 15:35:00 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_175_3  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    271|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     97|    -|
|Register         |        -|    -|     154|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     154|    368|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln175_fu_129_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln177_fu_139_p2         |         +|   0|  0|  24|          17|          17|
    |add_ln180_fu_161_p2         |         +|   0|  0|  24|          17|          17|
    |add_ln182_fu_170_p2         |         +|   0|  0|  24|          17|          17|
    |v2_fu_179_p2                |         -|   0|  0|  39|           1|          32|
    |cmp80_i_i431_i_i_fu_105_p2  |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln175_fu_123_p2        |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln178_fu_155_p2        |      icmp|   0|  0|  39|          32|           1|
    |v2_2_fu_184_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 271|         151|         152|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |M_e_address0_local       |  13|          3|   17|         51|
    |M_e_address1_local       |  13|          3|   17|         51|
    |M_e_d0_local             |  13|          3|   32|         96|
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_5     |   9|          2|   31|         62|
    |c_fu_38                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  97|         22|  132|        331|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |M_e_addr_6_reg_238           |  17|   0|   17|          0|
    |M_e_addr_reg_222             |  17|   0|   17|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |c_fu_38                      |  31|   0|   31|          0|
    |cmp80_i_i431_i_i_reg_207     |   1|   0|    1|          0|
    |icmp_ln175_reg_212           |   1|   0|    1|          0|
    |icmp_ln178_reg_234           |   1|   0|    1|          0|
    |trunc_ln177_reg_216          |  17|   0|   17|          0|
    |v2_2_reg_243                 |  32|   0|   32|          0|
    |v_reg_227                    |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 154|   0|  154|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3|  return value|
|move_type_2   |   in|    2|     ap_none|                                                   move_type_2|        scalar|
|colt          |   in|   32|     ap_none|                                                          colt|        scalar|
|mul_ln177     |   in|   17|     ap_none|                                                     mul_ln177|        scalar|
|M_e_address0  |  out|   17|   ap_memory|                                                           M_e|         array|
|M_e_ce0       |  out|    1|   ap_memory|                                                           M_e|         array|
|M_e_we0       |  out|    1|   ap_memory|                                                           M_e|         array|
|M_e_d0        |  out|   32|   ap_memory|                                                           M_e|         array|
|M_e_address1  |  out|   17|   ap_memory|                                                           M_e|         array|
|M_e_ce1       |  out|    1|   ap_memory|                                                           M_e|         array|
|M_e_we1       |  out|    1|   ap_memory|                                                           M_e|         array|
|M_e_d1        |  out|   32|   ap_memory|                                                           M_e|         array|
|M_e_q1        |   in|   32|   ap_memory|                                                           M_e|         array|
|mul_ln173     |   in|   17|     ap_none|                                                     mul_ln173|        scalar|
|mul_ln174     |   in|   17|     ap_none|                                                     mul_ln174|        scalar|
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+

