module FIFO_COUNTER
( 
	//Basic:
	input wire 			CLK, 
	
	input wire 			FIFOCOUNTER_RST,
	
	//Input:
	input wire 			FIFOCOUNTER_CntUpEnable,
	input wire 			FIFOCOUNTER_CntDownEnable,
	
	input wire 			FIFOCOUNTER_CntUpSignal, 
	input wire 			FIFOCOUNTER_CntDownSignal, 
	
	//Output:
	output reg [2:0] 	FIFOCOUNTER_Counter
); 



always @(posedge CLK)
begin
   if(FIFOCOUNTER_RST)
		begin
			FIFOCOUNTER_Counter <= 0;
		end
	else if( !FULL && FIFO_WR )
		begin
			FIFO_Counter <= FIFO_Counter + 1'b1;
		end
	else if( !EMPTY && FIFO_RD )
		begin
			FIFO_Counter <= FIFO_Counter - 1'b1;
		end
end


endmodule 