expb_et_inf	input_is_inf	1.0
mantissa_small_3	small_add	1.0
mantissa_small_2	mantissa_small_3	1.0
mantissa_small_2	bits_shifted_out	1.0
sign_8	sign_9	1.0
sign_9	sign_10	1.0
sign_4	sign_5	1.0
sign_5	sign_6	1.0
sign_6	sign_7	1.0
sign_7	sign_8	1.0
exponent_diff_3	small_shift	1.0
exponent_diff_2	exponent_diff_3	1.0
exponent_diff_2	bits_shifted_out_2	1.0
sign_2	sign_3	1.0
sign_3	sign_4	1.0
sum_9	sumround_overflow	1.0
sum_9	sum_10	1.0
round_nearest_mode	round_nearest_enable	1.0
expa_3	exponent_large	1.0
expa_3	exponent_small	1.0
expa_2	expa_3	1.0
sum_5	round_neginf_trigger	1.0
sum_5	round_posinf_trigger	1.0
sum_5	round_nearest_trigger	1.0
sum_5	round_nearest_exception	1.0
sum_5	sum_6	1.0
sum_4	sum_5	1.0
round_nearest_exception	round_nearest_enable	1.0
bits_shifted_out	bits_shifted_out_2	1.0
rm_7	rm_8	1.0
exponent_large	exponent_diff	1.0
exponent_large	exp_large_et0	1.0
exponent_large	expl_2	1.0
sum_lsb_2	sum_4	1.0
opa	exponent_a	1.0
opa	sign_a	1.0
opa	mantissa_a	1.0
large_add_2	large_add_3	1.0
exp_sub_8	outfp	1.0
exp_sub_6	exp_sub_7	1.0
exp_sub_7	exp_sub_8	1.0
exp_sub_4	exp_sub_5	1.0
exp_sub_5	exp_sub_6	1.0
exp_sub_2	exp_sub_3	1.0
exp_sub_3	exp_sub_4	1.0
count	count	1.0
count	count_ready_0	1.0
count	count_ready	1.0
expa_et_expb	a_gtet_b	1.0
rm_8	rm_9	1.0
expl_6	expl_7	1.0
fpuf_2	fpuf_3	1.0
fpuf_3	fpuf_4	1.0
fpuf_4	fpuf_5	1.0
fpuf_5	fpuf_6	1.0
opb	exponent_b	1.0
opb	mantissa_b	1.0
opb	sign_b	1.0
fpuf_7	fpuf_8	1.0
fpuf_8	fpuf_9	1.0
fpuf_9	fpuf_10	1.0
large_add_5	diff	1.0
large_add_5	sum	1.0
large_add_4	large_add_5	1.0
large_add_3	large_add_4	1.0
sign_a	fpu_op_final	1.0
sign_a	sign_a2	1.0
sign_b	fpu_op_final	1.0
sign_b	sign_b2	1.0
fpu_op_3	sign	1.0
in_inf2	in_inf3	1.0
expl_2	expl_3	1.0
diff_8	diff_9	1.0
sum_8	sum_9	1.0
diff_6	diff_7	1.0
diff_7	diff_8	1.0
diff_4	diff_5	1.0
diff_9	diff_10	1.0
diff_9	diffround_overflow	1.0
diff_2	diff_3	1.0
diff_3	diff_4	1.0
round_neginf_trigger	round_neginf_enable	1.0
large_add	large_add_2	1.0
rm_1	rm_2	1.0
input_is_inf	in_inf2	1.0
bits_shifted	small_shift_2	1.0
round_nearest_enable	round_enable	1.0
diff_5	diff_6	1.0
diff_5	round_posinf_trigger	1.0
diff_5	round_nearest_trigger	1.0
diff_5	round_nearest_exception	1.0
diff_5	round_neginf_trigger	1.0
rm_15	rm_16	1.0
sum_6	sum_7	1.0
rm_16	round_nearest_mode	1.0
rm_16	round_posinf_mode	1.0
rm_16	round_neginf_mode	1.0
sign	sign_2	1.0
manb_3	mantissa_small	1.0
manb_3	mantissa_large	1.0
mana_3	mantissa_small	1.0
mana_3	mantissa_large	1.0
in_inf13	in_inf14	1.0
round_posinf_trigger	round_posinf_enable	1.0
mantissa_large_3	large_add	1.0
small_shift	small_shift_nonzero	1.0
small_shift	small_shift_2	1.0
sum_3	sum_4	1.0
sum_2	sum_3	1.0
sum	sum_overflow	1.0
sum	sum_2	1.0
sum	sum_lsb	1.0
rm_13	rm_14	1.0
sum_7	sum_8	1.0
exponent_small	exponent_diff	1.0
exponent_small	exp_small_et0	1.0
sum_lsb	sum_lsb_2	1.0
fpu_op	fpu_op_1	1.0
small_fraction_enable	small_shift_4	1.0
exp_large_et0_2	large_add	1.0
round_posinf_mode	round_posinf_enable	1.0
sign_12	sign_13	1.0
diff_shift	diffshift_gt_exponent	1.0
diff_shift	diff_shift_2	1.0
sign_16	sign_17	1.0
sign_17	sign_18	1.0
mantissa_small	mantissa_small_2	1.0
sign_15	sign_16	1.0
in_inf8	in_inf9	1.0
in_inf9	in_inf10	1.0
sign_10	sign_11	1.0
sign_11	sign_12	1.0
in_inf4	in_inf5	1.0
in_inf5	in_inf6	1.0
in_inf6	in_inf7	1.0
in_inf7	in_inf8	1.0
expl_10	exponent_add	1.0
expl_10	diffshift_gt_exponent	1.0
expl_10	expl_11	1.0
expl_11	diff_4	1.0
expl_11	exponent_sub	1.0
outfp	out	1.0
fpuf_6	fpuf_7	1.0
round_enable	sum_9	1.0
round_enable	diff_9	1.0
sign_14	sign_15	1.0
fpuf_12	fpuf_13	1.0
a_gtet_b	exponent_large	1.0
a_gtet_b	mantissa_small	1.0
a_gtet_b	exponent_small	1.0
a_gtet_b	mantissa_large	1.0
a_gtet_b	sign	1.0
fpuf_10	fpuf_11	1.0
fpuf_11	fpuf_12	1.0
mana_2	mana_3	1.0
mantissa_b	manb_2	1.0
mantissa_b	mana_gtet_manb	1.0
fpuf_14	fpuf_15	1.0
fpuf_15	round_posinf_trigger	1.0
fpuf_15	round_nearest_trigger	1.0
fpuf_15	fpuf_16	1.0
fpuf_15	round_nearest_exception	1.0
fpuf_15	round_neginf_trigger	1.0
exp_small_et0	exp_small_et0_2	1.0
exp_small_et0	mantissa_small_3	1.0
exp_small_et0	bits_shifted_out	1.0
fpuf_18	fpuf_19	1.0
fpuf_19	fpuf_20	1.0
expa_et_inf	input_is_inf	1.0
sign_13	round_posinf_trigger	1.0
sign_13	sign_14	1.0
sign_13	round_neginf_trigger	1.0
sign_18	sign_19	1.0
exp_add_2	exp_add_3	1.0
exponent_diff	exponent_diff_2	1.0
small_shift_LSB	small_shift_4	1.0
round_neginf_mode	round_neginf_enable	1.0
diff	diff_2	1.0
diff	diff_shift	56.0
exponent_b	expb_et_inf	1.0
exponent_b	expa_et_expb	1.0
exponent_b	expa_gt_expb	1.0
exponent_b	expb_2	1.0
sum_overflow	sum_3	1.0
sum_overflow	exponent_add	1.0
exponent_a	expa_gt_expb	1.0
exponent_a	expa_2	1.0
exponent_a	expa_et_expb	1.0
exponent_a	expa_et_inf	1.0
small_shift_2	small_shift_3	1.0
small_shift_3	small_shift_4	1.0
small_is_nonzero_3	small_fraction_enable	1.0
small_is_nonzero_2	small_is_nonzero_3	1.0
exp_large_et0	exp_large_et0_2	1.0
exp_large_et0	mantissa_large_3	1.0
diffshift_et_55	exp_sub_2	1.0
in_inf16	in_inf17	1.0
in_inf17	in_inf18	1.0
in_inf14	in_inf15	1.0
in_inf15	in_inf16	1.0
in_inf12	in_inf13	1.0
exponent_add	exp_add_2	1.0
in_inf10	in_inf11	1.0
in_inf11	in_inf12	1.0
sign_19	outfp	1.0
sign_b3	sign	1.0
sign_b2	sign_b3	1.0
in_inf18	in_inf19	1.0
count_ready_0	count	1.0
enable	mantissa_small_3	1.0
enable	mantissa_small_2	1.0
enable	sign_8	1.0
enable	sign_9	1.0
enable	sign_4	1.0
enable	sign_5	1.0
enable	sign_6	1.0
enable	sign_7	1.0
enable	exponent_diff_3	1.0
enable	exponent_diff_2	1.0
enable	sign_2	1.0
enable	sign_3	1.0
enable	sum_9	1.0
enable	sum_8	1.0
enable	expa_3	1.0
enable	expa_2	1.0
enable	sum_5	1.0
enable	sum_4	1.0
enable	sum_7	1.0
enable	bits_shifted_out	1.0
enable	exponent_large	1.0
enable	sum_lsb_2	1.0
enable	large_add_2	1.0
enable	exp_sub_8	1.0
enable	exp_sub_6	1.0
enable	exp_sub_7	1.0
enable	exp_sub_4	1.0
enable	exp_sub_5	1.0
enable	exp_sub_2	1.0
enable	mantissa_large	1.0
enable	expl_4	1.0
enable	expa_et_expb	1.0
enable	rm_8	1.0
enable	expl_6	1.0
enable	fpuf_2	1.0
enable	fpuf_3	1.0
enable	fpuf_4	1.0
enable	fpuf_5	1.0
enable	fpuf_6	1.0
enable	fpuf_7	1.0
enable	fpuf_8	1.0
enable	fpuf_9	1.0
enable	large_add_5	1.0
enable	large_add_4	1.0
enable	large_add_3	1.0
enable	sign_a	1.0
enable	sign_b	1.0
enable	fpu_op_3	1.0
enable	in_inf2	1.0
enable	exponent_small	1.0
enable	expl_2	1.0
enable	diff_8	1.0
enable	round_nearest_mode	1.0
enable	diff_6	1.0
enable	diff_7	1.0
enable	diff_4	1.0
enable	diff_5	1.0
enable	diff_2	1.0
enable	diff_3	1.0
enable	round_neginf_trigger	1.0
enable	large_add	1.0
enable	input_is_inf	1.0
enable	bits_shifted	1.0
enable	round_nearest_enable	1.0
enable	round_neginf_mode	1.0
enable	manb_3	1.0
enable	sign	1.0
enable	mana_3	1.0
enable	round_posinf_trigger	1.0
enable	mantissa_large_3	1.0
enable	mantissa_large_2	1.0
enable	sum_3	1.0
enable	out	1.0
enable	sum_2	1.0
enable	sum	1.0
enable	rm_13	1.0
enable	round_nearest_exception	1.0
enable	sum_6	1.0
enable	sum_lsb	1.0
enable	exponent_b	1.0
enable	small_fraction_enable	1.0
enable	exp_large_et0_2	1.0
enable	round_posinf_mode	1.0
enable	sign_16	1.0
enable	sign_17	1.0
enable	sign_14	1.0
enable	sign_15	1.0
enable	in_inf8	1.0
enable	in_inf9	1.0
enable	sign_10	1.0
enable	sign_11	1.0
enable	in_inf4	1.0
enable	in_inf5	1.0
enable	in_inf6	1.0
enable	in_inf7	1.0
enable	sign_18	1.0
enable	expl_11	1.0
enable	outfp	1.0
enable	count_ready	1.0
enable	mantissa_small	1.0
enable	fpuf_12	1.0
enable	a_gtet_b	1.0
enable	in_inf21	1.0
enable	in_inf20	1.0
enable	mana_2	1.0
enable	fpuf_17	1.0
enable	fpuf_14	1.0
enable	fpuf_15	1.0
enable	sign_12	1.0
enable	fpuf_18	1.0
enable	fpuf_19	1.0
enable	expa_et_inf	1.0
enable	sign_13	1.0
enable	expb_et_inf	1.0
enable	exponent_diff	1.0
enable	diff	1.0
enable	sign_19	1.0
enable	small_shift_4	1.0
enable	sum_overflow	1.0
enable	exponent_a	1.0
enable	small_shift_2	1.0
enable	small_shift_3	1.0
enable	small_is_nonzero_3	1.0
enable	small_is_nonzero_2	1.0
enable	exp_large_et0	1.0
enable	diffshift_et_55	1.0
enable	in_inf16	1.0
enable	in_inf17	1.0
enable	in_inf14	1.0
enable	in_inf15	1.0
enable	in_inf12	1.0
enable	expl_10	1.0
enable	in_inf10	1.0
enable	in_inf11	1.0
enable	in_inf3	1.0
enable	sign_b3	1.0
enable	round_posinf_enable	1.0
enable	in_inf18	1.0
enable	in_inf13	1.0
enable	diff_10	1.0
enable	diff_11	1.0
enable	mana_gtet_manb	1.0
enable	exp_small_et0	1.0
enable	count	1.0
enable	expl_5	1.0
enable	exponent_sub	1.0
enable	expl_7	1.0
enable	fpu_op_2	1.0
enable	round_enable	1.0
enable	diffround_overflow	1.0
enable	expl_3	1.0
enable	small_shift_nonzero	1.0
enable	expl_8	1.0
enable	expl_9	1.0
enable	exp_sub_3	1.0
enable	fpu_op_1	1.0
enable	exponent_add	1.0
enable	expa_gt_expb	1.0
enable	in_inf19	1.0
enable	exp_small_et0_2	1.0
enable	rm_5	1.0
enable	rm_11	1.0
enable	expb_2	1.0
enable	expb_3	1.0
enable	small_shift	1.0
enable	sign_b2	1.0
enable	ready	1.0
enable	small_add	1.0
enable	sum_10	1.0
enable	round_nearest_trigger	1.0
enable	fpuf_13	1.0
enable	fpuf_10	1.0
enable	sumround_overflow	1.0
enable	fpuf_11	1.0
enable	bits_shifted_out_2	1.0
enable	rm_9	1.0
enable	rm_6	1.0
enable	rm_7	1.0
enable	rm_4	1.0
enable	diff_9	1.0
enable	rm_2	1.0
enable	rm_3	1.0
enable	diffshift_gt_exponent	1.0
enable	rm_1	1.0
enable	rm_14	1.0
enable	rm_15	1.0
enable	rm_16	1.0
enable	manb_2	1.0
enable	rm_10	1.0
enable	mantissa_a	1.0
enable	rm_12	1.0
enable	diff_shift_2	1.0
enable	fpuf_21	1.0
enable	fpuf_20	1.0
enable	small_is_nonzero	1.0
enable	exp_add_9	1.0
enable	exp_add_8	1.0
enable	exp_add_5	1.0
enable	exp_add_4	1.0
enable	exp_add_7	1.0
enable	exp_add_6	1.0
enable	exp_add_3	1.0
enable	exp_add_2	1.0
enable	fpu_op_final	1.0
enable	sign_a2	1.0
enable	sign_a3	1.0
enable	mantissa_b	1.0
enable	sum_11	1.0
enable	count_ready_0	1.0
enable	fpuf_16	1.0
enable	round_neginf_enable	1.0
diff_10	diff_11	1.0
diff_11	outfp	1.0
mana_gtet_manb	a_gtet_b	1.0
rst	mantissa_small_3	2.0
rst	mantissa_small_2	2.0
rst	sign_8	2.0
rst	sign_9	2.0
rst	sign_4	2.0
rst	sign_5	2.0
rst	sign_6	2.0
rst	sign_7	2.0
rst	exponent_diff_3	2.0
rst	exponent_diff_2	2.0
rst	sign_2	2.0
rst	sign_3	2.0
rst	sum_9	2.0
rst	sum_8	2.0
rst	expa_3	2.0
rst	expa_2	2.0
rst	sum_5	2.0
rst	sum_4	2.0
rst	sum_7	2.0
rst	bits_shifted_out	2.0
rst	exponent_large	2.0
rst	sum_lsb_2	2.0
rst	large_add_2	2.0
rst	exp_sub_8	2.0
rst	exp_sub_6	2.0
rst	exp_sub_7	2.0
rst	exp_sub_4	2.0
rst	exp_sub_5	2.0
rst	exp_sub_2	2.0
rst	mantissa_large	2.0
rst	expl_4	2.0
rst	expa_et_expb	2.0
rst	rm_8	2.0
rst	expl_6	2.0
rst	fpuf_2	2.0
rst	fpuf_3	2.0
rst	fpuf_4	2.0
rst	fpuf_5	2.0
rst	fpuf_6	2.0
rst	fpuf_7	2.0
rst	fpuf_8	2.0
rst	fpuf_9	2.0
rst	large_add_5	2.0
rst	large_add_4	2.0
rst	large_add_3	2.0
rst	sign_a	2.0
rst	sign_b	2.0
rst	fpu_op_3	2.0
rst	in_inf2	2.0
rst	exponent_small	2.0
rst	expl_2	2.0
rst	diff_8	2.0
rst	round_nearest_mode	2.0
rst	diff_6	2.0
rst	diff_7	2.0
rst	diff_4	2.0
rst	diff_5	2.0
rst	diff_2	2.0
rst	diff_3	2.0
rst	round_neginf_trigger	2.0
rst	large_add	2.0
rst	input_is_inf	2.0
rst	bits_shifted	2.0
rst	round_nearest_enable	2.0
rst	round_neginf_mode	2.0
rst	manb_3	2.0
rst	sign	2.0
rst	mana_3	2.0
rst	round_posinf_trigger	2.0
rst	mantissa_large_3	2.0
rst	mantissa_large_2	2.0
rst	sum_3	2.0
rst	out	2.0
rst	sum_2	2.0
rst	sum	2.0
rst	rm_13	2.0
rst	round_nearest_exception	2.0
rst	sum_6	2.0
rst	sum_lsb	2.0
rst	exponent_b	2.0
rst	small_fraction_enable	2.0
rst	exp_large_et0_2	2.0
rst	round_posinf_mode	2.0
rst	sign_16	2.0
rst	sign_17	2.0
rst	sign_14	2.0
rst	sign_15	2.0
rst	in_inf8	2.0
rst	in_inf9	2.0
rst	sign_10	2.0
rst	sign_11	2.0
rst	in_inf4	2.0
rst	in_inf5	2.0
rst	in_inf6	2.0
rst	in_inf7	2.0
rst	sign_18	2.0
rst	expl_11	2.0
rst	outfp	2.0
rst	count_ready	2.0
rst	mantissa_small	2.0
rst	fpuf_12	2.0
rst	a_gtet_b	2.0
rst	in_inf21	2.0
rst	in_inf20	2.0
rst	mana_2	2.0
rst	fpuf_17	2.0
rst	fpuf_14	2.0
rst	fpuf_15	2.0
rst	sign_12	2.0
rst	fpuf_18	2.0
rst	fpuf_19	2.0
rst	expa_et_inf	2.0
rst	sign_13	2.0
rst	expb_et_inf	2.0
rst	exponent_diff	2.0
rst	diff	2.0
rst	sign_19	2.0
rst	small_shift_4	2.0
rst	sum_overflow	2.0
rst	exponent_a	2.0
rst	small_shift_2	2.0
rst	small_shift_3	2.0
rst	small_is_nonzero_3	2.0
rst	small_is_nonzero_2	2.0
rst	exp_large_et0	2.0
rst	diffshift_et_55	2.0
rst	in_inf16	2.0
rst	in_inf17	2.0
rst	in_inf14	2.0
rst	in_inf15	2.0
rst	in_inf12	2.0
rst	expl_10	2.0
rst	in_inf10	2.0
rst	in_inf11	2.0
rst	in_inf3	2.0
rst	sign_b3	2.0
rst	round_posinf_enable	2.0
rst	in_inf18	2.0
rst	in_inf13	2.0
rst	diff_10	2.0
rst	diff_11	2.0
rst	mana_gtet_manb	2.0
rst	exp_small_et0	2.0
rst	count	2.0
rst	expl_5	2.0
rst	exponent_sub	2.0
rst	expl_7	2.0
rst	fpu_op_2	2.0
rst	round_enable	2.0
rst	diffround_overflow	2.0
rst	expl_3	2.0
rst	small_shift_nonzero	2.0
rst	expl_8	2.0
rst	expl_9	2.0
rst	exp_sub_3	2.0
rst	fpu_op_1	2.0
rst	exponent_add	2.0
rst	expa_gt_expb	2.0
rst	in_inf19	2.0
rst	exp_small_et0_2	2.0
rst	rm_5	2.0
rst	rm_11	2.0
rst	expb_2	2.0
rst	expb_3	2.0
rst	small_shift	2.0
rst	sign_b2	2.0
rst	ready	2.0
rst	small_add	2.0
rst	sum_10	2.0
rst	round_nearest_trigger	2.0
rst	fpuf_13	2.0
rst	fpuf_10	2.0
rst	sumround_overflow	2.0
rst	fpuf_11	2.0
rst	bits_shifted_out_2	2.0
rst	rm_9	2.0
rst	rm_6	2.0
rst	rm_7	2.0
rst	rm_4	2.0
rst	diff_9	2.0
rst	rm_2	2.0
rst	rm_3	2.0
rst	diffshift_gt_exponent	2.0
rst	rm_1	2.0
rst	rm_14	2.0
rst	rm_15	2.0
rst	rm_16	2.0
rst	manb_2	2.0
rst	rm_10	2.0
rst	mantissa_a	2.0
rst	rm_12	2.0
rst	diff_shift_2	2.0
rst	fpuf_21	2.0
rst	fpuf_20	2.0
rst	small_is_nonzero	2.0
rst	exp_add_9	2.0
rst	exp_add_8	2.0
rst	exp_add_5	2.0
rst	exp_add_4	2.0
rst	exp_add_7	2.0
rst	exp_add_6	2.0
rst	exp_add_3	2.0
rst	exp_add_2	2.0
rst	fpu_op_final	2.0
rst	sign_a2	2.0
rst	sign_a3	2.0
rst	mantissa_b	2.0
rst	sum_11	2.0
rst	count_ready_0	2.0
rst	fpuf_16	2.0
rst	round_neginf_enable	2.0
rmode	rm_1	1.0
expl_4	expl_5	1.0
expl_5	expl_6	1.0
exponent_sub	exp_sub_2	1.0
expl_7	expl_8	1.0
fpu_op_2	fpu_op_3	1.0
count_ready	ready	1.0
count_ready	count	1.0
count_ready	out	1.0
diffround_overflow	diff_11	1.0
diffround_overflow	exp_sub_8	1.0
expl_3	expl_4	1.0
in_inf3	in_inf4	1.0
small_shift_nonzero	small_fraction_enable	1.0
expl_8	expl_9	1.0
expl_9	expl_10	1.0
round_posinf_enable	round_enable	1.0
fpu_op_1	fpu_op_final	1.0
fpu_op_1	fpu_op_2	1.0
expa_gt_expb	a_gtet_b	1.0
in_inf19	in_inf20	1.0
exp_small_et0_2	small_add	1.0
exp_small_et0_2	small_is_nonzero	1.0
rm_11	rm_12	1.0
expb_2	expb_3	1.0
expb_3	exponent_large	1.0
expb_3	exponent_small	1.0
small_is_nonzero	small_is_nonzero_2	1.0
small_add	small_shift	1.0
sum_10	sum_11	1.0
round_nearest_trigger	round_nearest_enable	1.0
fpuf_13	fpuf_14	1.0
in_inf21	out	1.0
sumround_overflow	sum_11	1.0
sumround_overflow	exp_add_9	1.0
in_inf20	in_inf21	1.0
bits_shifted_out_2	bits_shifted	1.0
rm_9	rm_10	1.0
rm_6	rm_7	1.0
fpuf_16	fpuf_17	1.0
rm_4	rm_5	1.0
rm_5	rm_6	1.0
rm_2	rm_3	1.0
rm_3	rm_4	1.0
diffshift_gt_exponent	diff_4	1.0
diffshift_gt_exponent	exponent_sub	1.0
fpuf_17	fpuf_18	1.0
rm_14	rm_15	1.0
sum_11	outfp	1.0
mantissa_large	mantissa_large_2	1.0
manb_2	manb_3	1.0
rm_10	rm_11	1.0
mantissa_a	mana_2	1.0
mantissa_a	mana_gtet_manb	1.0
rm_12	rm_13	1.0
diff_shift_2	exponent_sub	1.0
diff_shift_2	diff_4	1.0
diff_shift_2	diffshift_et_55	1.0
fpuf_21	outfp	1.0
fpuf_20	fpuf_21	1.0
fpu_op_final	fpuf_2	1.0
exp_add_9	outfp	1.0
exp_add_8	exp_add_9	1.0
exp_add_5	exp_add_6	1.0
exp_add_4	exp_add_5	1.0
exp_add_7	exp_add_8	1.0
exp_add_6	exp_add_7	1.0
exp_add_3	exp_add_4	1.0
small_shift_4	diff	1.0
small_shift_4	sum	1.0
sign_a2	sign_a3	1.0
sign_a3	sign	1.0
mantissa_large_2	mantissa_large_3	1.0
round_neginf_enable	round_enable	1.0