# Lab 4

## Task: create main file that has interconnections with all other modules

- **MIPS_cycle.v** - main file

- **mips_tb.v**    - testbench for main file

### One cycle MIPS:
![alt text][mips]

[mips]: https://github.com/NinjaInFog/MIPS_labs/blob/master/lab3/Control.png "One cycle MIPS"
