{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648544144648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648544144648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 16:55:44 2022 " "Processing started: Tue Mar 29 16:55:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648544144648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1648544144648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1648544144649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1648544145159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1648544145159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "bcd_counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/bcd_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648544154699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648544154699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_HEX " "Found entity 1: SEG_HEX" {  } { { "SEG_HEX.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/SEG_HEX.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648544154709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648544154709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_tb " "Found entity 1: lab1_tb" {  } { { "lab1_tb.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648544154717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648544154717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/edge_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648544154725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648544154725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648544154727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648544154727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_1sec.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_1sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_1sec " "Found entity 1: mod_1sec" {  } { { "mod_1sec.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/mod_1sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648544154734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648544154734 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Clock_Counter.v(21) " "Verilog HDL Module Instantiation warning at Clock_Counter.v(21): ignored dangling comma in List of Port Connections" {  } { { "Clock_Counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1648544154742 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Clock_Counter.v(33) " "Verilog HDL Module Instantiation warning at Clock_Counter.v(33): ignored dangling comma in List of Port Connections" {  } { { "Clock_Counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1648544154742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Counter " "Found entity 1: Clock_Counter" {  } { { "Clock_Counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648544154742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648544154742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1648544154794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_1sec mod_1sec:u1 " "Elaborating entity \"mod_1sec\" for hierarchy \"mod_1sec:u1\"" {  } { { "lab1.v" "u1" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648544154813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Counter Clock_Counter:u3 " "Elaborating entity \"Clock_Counter\" for hierarchy \"Clock_Counter:u3\"" {  } { { "lab1.v" "u3" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648544154824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect Clock_Counter:u3\|edge_detect:detect " "Elaborating entity \"edge_detect\" for hierarchy \"Clock_Counter:u3\|edge_detect:detect\"" {  } { { "Clock_Counter.v" "detect" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648544154834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter Clock_Counter:u3\|bcd_counter:D0 " "Elaborating entity \"bcd_counter\" for hierarchy \"Clock_Counter:u3\|bcd_counter:D0\"" {  } { { "Clock_Counter.v" "D0" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648544154850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_HEX SEG_HEX:digit0 " "Elaborating entity \"SEG_HEX\" for hierarchy \"SEG_HEX:digit0\"" {  } { { "lab1.v" "digit0" { Text "D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1648544154867 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1648544154957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648544154994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 16:55:54 2022 " "Processing ended: Tue Mar 29 16:55:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648544154994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648544154994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648544154994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1648544154994 ""}
