Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun  7 20:43:05 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_MCU_timing_summary_routed.rpt -pb RV32I_MCU_timing_summary_routed.pb -rpx RV32I_MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (149)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (23)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (149)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]_replica_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]_replica_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]_replica_3/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[4]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[4]_replica_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[4]_replica_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[4]_replica_3/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]_replica_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]_replica_2/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]_replica_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]_replica_2/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_1/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_4/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]_replica_5/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FND/U_fndController/U_prescaler/r_tick_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_BR_GEN/tick_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/br_cnt_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/br_cnt_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/br_cnt_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART_FIFO_IP/U_uart_fifo/U_uart/U_TX/br_cnt_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.803    -2077.451                    613                 1951        0.037        0.000                      0                 1951        3.750        0.000                       0                   669  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.803    -2077.451                    613                 1951        0.037        0.000                      0                 1951        3.750        0.000                       0                   669  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          613  Failing Endpoints,  Worst Slack       -4.803ns,  Total Violation    -2077.451ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.803ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.496ns  (logic 2.746ns (18.944%)  route 11.750ns (81.056%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=1 LUT6=11 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=54, routed)          0.883     6.450    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]
    SLICE_X14Y10         LUT6 (Prop_lut6_I4_O)        0.296     6.746 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.094     7.840    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC3
    SLICE_X12Y6          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.993 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.514     8.507    U_CPU_Core/U_DataPath/U_RegisterFile/RData20[4]
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.331     8.838 f  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_4_4_i_1/O
                         net (fo=14, routed)          0.436     9.275    U_CPU_Core/U_DataPath/U_PC/p_0_in1_in[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.399 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_9__0/O
                         net (fo=36, routed)          1.110    10.509    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31_i_42[3]
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.633 r  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_97/O
                         net (fo=5, routed)           0.861    11.494    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_48_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.124    11.618 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_73/O
                         net (fo=3, routed)           0.630    12.248    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_73_n_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.124    12.372 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_68/O
                         net (fo=2, routed)           0.870    13.242    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_68_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.124    13.366 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_43/O
                         net (fo=2, routed)           0.599    13.966    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_43_n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124    14.090 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_comp/O
                         net (fo=1, routed)           0.544    14.634    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_0_repN
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.758 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_94_comp/O
                         net (fo=1, routed)           0.717    15.475    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.599 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_58/O
                         net (fo=132, routed)         1.029    16.629    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_25_1
    SLICE_X38Y2          LUT6 (Prop_lut6_I4_O)        0.124    16.753 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_98/O
                         net (fo=1, routed)           0.780    17.533    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_98_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.124    17.657 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_55/O
                         net (fo=1, routed)           0.470    18.126    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_55_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I5_O)        0.124    18.250 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_25/O
                         net (fo=1, routed)           0.427    18.678    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124    18.802 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.782    19.584    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X12Y3          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.450    14.791    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X12Y3          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y3          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.781    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -19.584    
  -------------------------------------------------------------------
                         slack                                 -4.803    

Slack (VIOLATED) :        -4.664ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[5]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.378ns  (logic 2.192ns (15.245%)  route 12.186ns (84.755%))
  Logic Levels:           14  (LUT3=2 LUT5=4 LUT6=7 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.566     5.087    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X15Y11         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  U_CPU_Core/U_DataPath/U_PC/q_reg[5]_replica/Q
                         net (fo=22, routed)          1.024     6.568    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[5]_repN
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.124     6.692 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_5/O
                         net (fo=36, routed)          1.408     8.100    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/ADDRA0
    SLICE_X12Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     8.224 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/O
                         net (fo=3, routed)           1.047     9.271    U_CPU_Core/U_DataPath/U_PC/RData20[25]
    SLICE_X8Y3           LUT5 (Prop_lut5_I4_O)        0.124     9.395 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_121/O
                         net (fo=1, routed)           0.803    10.198    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_121_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.124    10.322 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_101/O
                         net (fo=1, routed)           0.286    10.608    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_101_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I5_O)        0.124    10.732 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_77/O
                         net (fo=2, routed)           0.438    11.170    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_77_n_0
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.124    11.294 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_44/O
                         net (fo=31, routed)          0.620    11.914    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_44_n_0
    SLICE_X9Y4           LUT5 (Prop_lut5_I1_O)        0.124    12.038 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_54/O
                         net (fo=27, routed)          1.468    13.506    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_54_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124    13.630 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_38/O
                         net (fo=3, routed)           0.322    13.951    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_38_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I4_O)        0.124    14.075 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11/O
                         net (fo=8, routed)           0.820    14.895    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_0
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124    15.019 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_96_comp_1/O
                         net (fo=1, routed)           0.596    15.615    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_96_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I4_O)        0.124    15.739 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_60_comp_1/O
                         net (fo=53, routed)          1.285    17.023    U_CPU_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_13_2
    SLICE_X35Y9          LUT3 (Prop_lut3_I0_O)        0.124    17.147 f  U_CPU_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_83_comp/O
                         net (fo=1, routed)           0.663    17.810    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_17_0
    SLICE_X34Y11         LUT6 (Prop_lut6_I4_O)        0.124    17.934 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_45_comp/O
                         net (fo=1, routed)           0.444    18.378    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_45_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.124    18.502 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_3_comp/O
                         net (fo=2, routed)           0.964    19.466    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/DIB1
    SLICE_X14Y5          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.450    14.791    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X14Y5          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.802    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -19.466    
  -------------------------------------------------------------------
                         slack                                 -4.664    

Slack (VIOLATED) :        -4.657ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.349ns  (logic 2.746ns (19.137%)  route 11.603ns (80.863%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=1 LUT6=11 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=54, routed)          0.883     6.450    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]
    SLICE_X14Y10         LUT6 (Prop_lut6_I4_O)        0.296     6.746 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.094     7.840    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC3
    SLICE_X12Y6          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.993 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.514     8.507    U_CPU_Core/U_DataPath/U_RegisterFile/RData20[4]
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.331     8.838 f  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_4_4_i_1/O
                         net (fo=14, routed)          0.436     9.275    U_CPU_Core/U_DataPath/U_PC/p_0_in1_in[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.399 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_9__0/O
                         net (fo=36, routed)          1.110    10.509    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31_i_42[3]
    SLICE_X7Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.633 r  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_97/O
                         net (fo=5, routed)           0.861    11.494    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_48_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I1_O)        0.124    11.618 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_73/O
                         net (fo=3, routed)           0.630    12.248    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_73_n_0
    SLICE_X11Y9          LUT3 (Prop_lut3_I2_O)        0.124    12.372 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_68/O
                         net (fo=2, routed)           0.870    13.242    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_68_n_0
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.124    13.366 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_43/O
                         net (fo=2, routed)           0.599    13.966    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_43_n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124    14.090 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_comp/O
                         net (fo=1, routed)           0.544    14.634    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_0_repN
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.758 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_94_comp/O
                         net (fo=1, routed)           0.717    15.475    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.599 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_58/O
                         net (fo=132, routed)         1.029    16.629    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_25_1
    SLICE_X38Y2          LUT6 (Prop_lut6_I4_O)        0.124    16.753 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_98/O
                         net (fo=1, routed)           0.780    17.533    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_98_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I5_O)        0.124    17.657 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_55/O
                         net (fo=1, routed)           0.470    18.126    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_55_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I5_O)        0.124    18.250 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_25/O
                         net (fo=1, routed)           0.427    18.678    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_25_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124    18.802 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.636    19.438    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X14Y4          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.450    14.791    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X14Y4          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X14Y4          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.781    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -19.438    
  -------------------------------------------------------------------
                         slack                                 -4.657    

Slack (VIOLATED) :        -4.631ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.315ns  (logic 3.214ns (22.452%)  route 11.101ns (77.548%))
  Logic Levels:           17  (LUT2=3 LUT3=2 LUT5=1 LUT6=8 MUXF7=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=54, routed)          0.883     6.450    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]
    SLICE_X14Y10         LUT6 (Prop_lut6_I4_O)        0.296     6.746 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.094     7.840    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC3
    SLICE_X12Y6          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.993 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.514     8.507    U_CPU_Core/U_DataPath/U_RegisterFile/RData20[4]
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.331     8.838 f  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_4_4_i_1/O
                         net (fo=14, routed)          0.436     9.275    U_CPU_Core/U_DataPath/U_PC/p_0_in1_in[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.399 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_9__0/O
                         net (fo=36, routed)          1.053    10.452    U_CPU_Core/U_DataPath/U_PC/q_reg[5]_2[3]
    SLICE_X6Y4           LUT6 (Prop_lut6_I0_O)        0.124    10.576 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_96/O
                         net (fo=4, routed)           0.866    11.442    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_96_n_0
    SLICE_X8Y2           LUT3 (Prop_lut3_I2_O)        0.124    11.566 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_84/O
                         net (fo=4, routed)           0.522    12.088    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_84_n_0
    SLICE_X9Y2           LUT5 (Prop_lut5_I4_O)        0.124    12.212 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_54/O
                         net (fo=2, routed)           0.623    12.835    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_54_n_0
    SLICE_X11Y3          LUT3 (Prop_lut3_I2_O)        0.124    12.959 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_61/O
                         net (fo=2, routed)           0.327    13.286    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_61_n_0
    SLICE_X13Y3          LUT6 (Prop_lut6_I1_O)        0.124    13.410 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_59/O
                         net (fo=1, routed)           0.000    13.410    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_59_n_0
    SLICE_X13Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    13.627 f  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_24/O
                         net (fo=1, routed)           0.436    14.062    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_24_n_0
    SLICE_X15Y1          LUT6 (Prop_lut6_I2_O)        0.299    14.361 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_5/O
                         net (fo=33, routed)          1.283    15.645    U_RAM/ram_reg_0_63_25_25/A2
    SLICE_X30Y1          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.076    15.721 r  U_RAM/ram_reg_0_63_25_25/SP/O
                         net (fo=1, routed)           0.565    16.286    U_RAM/ram_reg_0_63_25_25_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I1_O)        0.124    16.410 r  U_RAM/RegFile_reg_r1_0_31_24_29_i_140/O
                         net (fo=1, routed)           0.301    16.711    U_CPU_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_67_0
    SLICE_X35Y1          LUT2 (Prop_lut2_I0_O)        0.124    16.835 r  U_CPU_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_114/O
                         net (fo=1, routed)           0.403    17.237    U_CPU_Core/U_ControlUnit/w_dataMemRData[25]
    SLICE_X35Y3          LUT2 (Prop_lut2_I0_O)        0.124    17.361 f  U_CPU_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_67/O
                         net (fo=1, routed)           0.427    17.789    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_9_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I3_O)        0.124    17.913 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_35/O
                         net (fo=1, routed)           0.472    18.385    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_35_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I4_O)        0.124    18.509 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_24_29_i_1_comp/O
                         net (fo=2, routed)           0.894    19.403    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X12Y3          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.450    14.791    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X12Y3          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X12Y3          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.772    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                         -19.403    
  -------------------------------------------------------------------
                         slack                                 -4.631    

Slack (VIOLATED) :        -4.612ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.373ns  (logic 2.622ns (18.242%)  route 11.751ns (81.758%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=1 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=54, routed)          0.883     6.450    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]
    SLICE_X14Y10         LUT6 (Prop_lut6_I4_O)        0.296     6.746 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r2_0_31_0_5_i_2/O
                         net (fo=36, routed)          1.094     7.840    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/ADDRC3
    SLICE_X12Y6          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     7.993 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_0_5/RAMC/O
                         net (fo=3, routed)           0.514     8.507    U_CPU_Core/U_DataPath/U_RegisterFile/RData20[4]
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.331     8.838 f  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_4_4_i_1/O
                         net (fo=14, routed)          0.436     9.275    U_CPU_Core/U_DataPath/U_PC/p_0_in1_in[0]
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.399 r  U_CPU_Core/U_DataPath/U_PC/i__carry__0_i_9__0/O
                         net (fo=36, routed)          0.973    10.372    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_30_31_i_42[3]
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.496 r  U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_98/O
                         net (fo=4, routed)           0.721    11.217    U_CPU_Core/U_DataPath/U_RegisterFile/q_reg[6]_9
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.341 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11_i_109/O
                         net (fo=2, routed)           0.552    11.893    U_CPU_Core/U_DataPath/U_RegisterFile/ram_reg_0_63_0_0_i_98_0
    SLICE_X7Y8           LUT3 (Prop_lut3_I0_O)        0.124    12.017 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17_i_70/O
                         net (fo=2, routed)           1.327    13.344    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_12_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124    13.468 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_36/O
                         net (fo=3, routed)           0.338    13.806    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_36_n_0
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.124    13.930 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_comp_1/O
                         net (fo=1, routed)           1.298    15.228    U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_11_n_0_repN_1
    SLICE_X34Y8          LUT6 (Prop_lut6_I5_O)        0.124    15.352 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_95_comp/O
                         net (fo=2, routed)           0.670    16.023    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_95_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I0_O)        0.124    16.147 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_59/O
                         net (fo=44, routed)          0.643    16.790    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_25_0
    SLICE_X33Y10         LUT3 (Prop_lut3_I0_O)        0.124    16.914 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_29/O
                         net (fo=24, routed)          1.253    18.167    U_CPU_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_2_1
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.124    18.291 f  U_CPU_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_13_comp/O
                         net (fo=1, routed)           0.161    18.452    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17
    SLICE_X36Y6          LUT6 (Prop_lut6_I4_O)        0.124    18.576 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.886    19.462    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/DIA0
    SLICE_X30Y4          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.445    14.786    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X30Y4          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X30Y4          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.850    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -19.462    
  -------------------------------------------------------------------
                         slack                                 -4.612    

Slack (VIOLATED) :        -4.608ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_16_16/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.017ns  (logic 2.602ns (18.563%)  route 11.415ns (81.437%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=54, routed)          0.875     6.442    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]
    SLICE_X14Y10         LUT6 (Prop_lut6_I3_O)        0.296     6.738 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.292     8.029    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRA2
    SLICE_X30Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.177 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=19, routed)          0.975     9.152    U_CPU_Core/U_DataPath/U_PC/RData10[6]
    SLICE_X30Y7          LUT2 (Prop_lut2_I1_O)        0.357     9.509 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_98/O
                         net (fo=5, routed)           1.555    11.065    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_98_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.331    11.396 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_120/O
                         net (fo=2, routed)           1.006    12.402    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124    12.526 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_76/O
                         net (fo=2, routed)           0.736    13.262    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_76_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124    13.386 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_85/O
                         net (fo=1, routed)           0.295    13.681    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_85_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.805 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_47/O
                         net (fo=1, routed)           0.593    14.398    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_47_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I2_O)        0.124    14.522 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_20/O
                         net (fo=2, routed)           0.986    15.508    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_20_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.124    15.632 f  U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_comp_1/O
                         net (fo=1, routed)           1.080    16.712    U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.124    16.836 f  U_CPU_Core/U_DataPath/U_PC/q_reg_i_4_comp/O
                         net (fo=38, routed)          0.830    17.666    U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_0
    SLICE_X29Y2          LUT2 (Prop_lut2_I1_O)        0.124    17.790 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10/O
                         net (fo=1, routed)           0.403    18.193    U_CPU_Core/U_ControlUnit/ram_reg_0_63_8_8_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.124    18.317 r  U_CPU_Core/U_ControlUnit/ram_reg_0_63_16_16_i_2/O
                         net (fo=16, routed)          0.789    19.106    U_RAM/ram_reg_0_63_16_16/WE
    SLICE_X14Y0          RAMS64E                                      r  U_RAM/ram_reg_0_63_16_16/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.451    14.792    U_RAM/ram_reg_0_63_16_16/WCLK
    SLICE_X14Y0          RAMS64E                                      r  U_RAM/ram_reg_0_63_16_16/SP/CLK
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X14Y0          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.498    U_RAM/ram_reg_0_63_16_16/SP
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -19.106    
  -------------------------------------------------------------------
                         slack                                 -4.608    

Slack (VIOLATED) :        -4.608ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_17_17/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.017ns  (logic 2.602ns (18.563%)  route 11.415ns (81.437%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=54, routed)          0.875     6.442    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]
    SLICE_X14Y10         LUT6 (Prop_lut6_I3_O)        0.296     6.738 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.292     8.029    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRA2
    SLICE_X30Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.177 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=19, routed)          0.975     9.152    U_CPU_Core/U_DataPath/U_PC/RData10[6]
    SLICE_X30Y7          LUT2 (Prop_lut2_I1_O)        0.357     9.509 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_98/O
                         net (fo=5, routed)           1.555    11.065    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_98_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.331    11.396 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_120/O
                         net (fo=2, routed)           1.006    12.402    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124    12.526 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_76/O
                         net (fo=2, routed)           0.736    13.262    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_76_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124    13.386 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_85/O
                         net (fo=1, routed)           0.295    13.681    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_85_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.805 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_47/O
                         net (fo=1, routed)           0.593    14.398    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_47_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I2_O)        0.124    14.522 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_20/O
                         net (fo=2, routed)           0.986    15.508    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_20_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.124    15.632 f  U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_comp_1/O
                         net (fo=1, routed)           1.080    16.712    U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.124    16.836 f  U_CPU_Core/U_DataPath/U_PC/q_reg_i_4_comp/O
                         net (fo=38, routed)          0.830    17.666    U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_0
    SLICE_X29Y2          LUT2 (Prop_lut2_I1_O)        0.124    17.790 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10/O
                         net (fo=1, routed)           0.403    18.193    U_CPU_Core/U_ControlUnit/ram_reg_0_63_8_8_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.124    18.317 r  U_CPU_Core/U_ControlUnit/ram_reg_0_63_16_16_i_2/O
                         net (fo=16, routed)          0.789    19.106    U_RAM/ram_reg_0_63_17_17/WE
    SLICE_X14Y0          RAMS64E                                      r  U_RAM/ram_reg_0_63_17_17/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.451    14.792    U_RAM/ram_reg_0_63_17_17/WCLK
    SLICE_X14Y0          RAMS64E                                      r  U_RAM/ram_reg_0_63_17_17/SP/CLK
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X14Y0          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.498    U_RAM/ram_reg_0_63_17_17/SP
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -19.106    
  -------------------------------------------------------------------
                         slack                                 -4.608    

Slack (VIOLATED) :        -4.608ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_18_18/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.017ns  (logic 2.602ns (18.563%)  route 11.415ns (81.437%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=54, routed)          0.875     6.442    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]
    SLICE_X14Y10         LUT6 (Prop_lut6_I3_O)        0.296     6.738 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.292     8.029    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRA2
    SLICE_X30Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.177 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=19, routed)          0.975     9.152    U_CPU_Core/U_DataPath/U_PC/RData10[6]
    SLICE_X30Y7          LUT2 (Prop_lut2_I1_O)        0.357     9.509 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_98/O
                         net (fo=5, routed)           1.555    11.065    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_98_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.331    11.396 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_120/O
                         net (fo=2, routed)           1.006    12.402    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124    12.526 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_76/O
                         net (fo=2, routed)           0.736    13.262    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_76_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124    13.386 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_85/O
                         net (fo=1, routed)           0.295    13.681    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_85_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.805 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_47/O
                         net (fo=1, routed)           0.593    14.398    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_47_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I2_O)        0.124    14.522 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_20/O
                         net (fo=2, routed)           0.986    15.508    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_20_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.124    15.632 f  U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_comp_1/O
                         net (fo=1, routed)           1.080    16.712    U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.124    16.836 f  U_CPU_Core/U_DataPath/U_PC/q_reg_i_4_comp/O
                         net (fo=38, routed)          0.830    17.666    U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_0
    SLICE_X29Y2          LUT2 (Prop_lut2_I1_O)        0.124    17.790 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10/O
                         net (fo=1, routed)           0.403    18.193    U_CPU_Core/U_ControlUnit/ram_reg_0_63_8_8_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.124    18.317 r  U_CPU_Core/U_ControlUnit/ram_reg_0_63_16_16_i_2/O
                         net (fo=16, routed)          0.789    19.106    U_RAM/ram_reg_0_63_18_18/WE
    SLICE_X14Y0          RAMS64E                                      r  U_RAM/ram_reg_0_63_18_18/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.451    14.792    U_RAM/ram_reg_0_63_18_18/WCLK
    SLICE_X14Y0          RAMS64E                                      r  U_RAM/ram_reg_0_63_18_18/SP/CLK
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X14Y0          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.498    U_RAM/ram_reg_0_63_18_18/SP
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -19.106    
  -------------------------------------------------------------------
                         slack                                 -4.608    

Slack (VIOLATED) :        -4.608ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/ram_reg_0_63_19_19/SP/WE
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.017ns  (logic 2.602ns (18.563%)  route 11.415ns (81.437%))
  Logic Levels:           12  (LUT2=2 LUT4=1 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=54, routed)          0.875     6.442    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]
    SLICE_X14Y10         LUT6 (Prop_lut6_I3_O)        0.296     6.738 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.292     8.029    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRA2
    SLICE_X30Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.177 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=19, routed)          0.975     9.152    U_CPU_Core/U_DataPath/U_PC/RData10[6]
    SLICE_X30Y7          LUT2 (Prop_lut2_I1_O)        0.357     9.509 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_98/O
                         net (fo=5, routed)           1.555    11.065    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_98_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.331    11.396 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_120/O
                         net (fo=2, routed)           1.006    12.402    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124    12.526 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_76/O
                         net (fo=2, routed)           0.736    13.262    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_76_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124    13.386 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_85/O
                         net (fo=1, routed)           0.295    13.681    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_85_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.805 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_47/O
                         net (fo=1, routed)           0.593    14.398    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_47_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I2_O)        0.124    14.522 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_20/O
                         net (fo=2, routed)           0.986    15.508    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_20_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.124    15.632 f  U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_comp_1/O
                         net (fo=1, routed)           1.080    16.712    U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.124    16.836 f  U_CPU_Core/U_DataPath/U_PC/q_reg_i_4_comp/O
                         net (fo=38, routed)          0.830    17.666    U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_0
    SLICE_X29Y2          LUT2 (Prop_lut2_I1_O)        0.124    17.790 r  U_CPU_Core/U_DataPath/U_PC/ram_reg_0_63_0_0_i_10/O
                         net (fo=1, routed)           0.403    18.193    U_CPU_Core/U_ControlUnit/ram_reg_0_63_8_8_0
    SLICE_X29Y2          LUT4 (Prop_lut4_I3_O)        0.124    18.317 r  U_CPU_Core/U_ControlUnit/ram_reg_0_63_16_16_i_2/O
                         net (fo=16, routed)          0.789    19.106    U_RAM/ram_reg_0_63_19_19/WE
    SLICE_X14Y0          RAMS64E                                      r  U_RAM/ram_reg_0_63_19_19/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.451    14.792    U_RAM/ram_reg_0_63_19_19/WCLK
    SLICE_X14Y0          RAMS64E                                      r  U_RAM/ram_reg_0_63_19_19/SP/CLK
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X14Y0          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    14.498    U_RAM/ram_reg_0_63_19_19/SP
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -19.106    
  -------------------------------------------------------------------
                         slack                                 -4.608    

Slack (VIOLATED) :        -4.594ns  (required time - arrival time)
  Source:                 U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.331ns  (logic 2.602ns (18.156%)  route 11.729ns (81.844%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=8 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.567     5.088    U_CPU_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y10         FDCE                                         r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=54, routed)          0.875     6.442    U_CPU_Core/U_DataPath/U_PC/q_reg[30]_0[7]
    SLICE_X14Y10         LUT6 (Prop_lut6_I3_O)        0.296     6.738 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          1.292     8.029    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/ADDRA2
    SLICE_X30Y8          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.177 f  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=19, routed)          0.975     9.152    U_CPU_Core/U_DataPath/U_PC/RData10[6]
    SLICE_X30Y7          LUT2 (Prop_lut2_I1_O)        0.357     9.509 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_98/O
                         net (fo=5, routed)           1.555    11.065    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_6_11_i_98_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.331    11.396 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_120/O
                         net (fo=2, routed)           1.006    12.402    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_120_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124    12.526 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_76/O
                         net (fo=2, routed)           0.736    13.262    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_76_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.124    13.386 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_85/O
                         net (fo=1, routed)           0.295    13.681    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_85_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.805 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_47/O
                         net (fo=1, routed)           0.593    14.398    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_47_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I2_O)        0.124    14.522 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_20/O
                         net (fo=2, routed)           0.986    15.508    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_18_23_i_20_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.124    15.632 f  U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_comp_1/O
                         net (fo=1, routed)           1.080    16.712    U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.124    16.836 f  U_CPU_Core/U_DataPath/U_PC/q_reg_i_4_comp/O
                         net (fo=38, routed)          1.410    18.246    U_CPU_Core/U_DataPath/U_PC/q_reg_i_6_0
    SLICE_X34Y1          LUT6 (Prop_lut6_I0_O)        0.124    18.370 f  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_21/O
                         net (fo=1, routed)           0.307    18.677    U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X32Y1          LUT6 (Prop_lut6_I4_O)        0.124    18.801 r  U_CPU_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.619    19.420    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/DIB0
    SLICE_X30Y5          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         1.445    14.786    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y5          RAMD32                                       r  U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X30Y5          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.826    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -19.420    
  -------------------------------------------------------------------
                         slack                                 -4.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_uart/U_receive/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.563     1.446    U_UART_FIFO_IP/U_uart_fifo/U_uart/U_receive/clk_IBUF_BUFG
    SLICE_X43Y3          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_uart/U_receive/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_UART_FIFO_IP/U_uart_fifo/U_uart/U_receive/rx_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.643    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/DIA0
    SLICE_X42Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.833     1.960    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/WCLK
    SLICE_X42Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.459    
    SLICE_X42Y3          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.606    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.329%)  route 0.218ns (60.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.564     1.447    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X45Y3          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.218     1.806    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD2
    SLICE_X46Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.834     1.961    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X46Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y3          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.717    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.329%)  route 0.218ns (60.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.564     1.447    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X45Y3          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.218     1.806    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD2
    SLICE_X46Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.834     1.961    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X46Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y3          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.717    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.329%)  route 0.218ns (60.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.564     1.447    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X45Y3          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.218     1.806    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD2
    SLICE_X46Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.834     1.961    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X46Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y3          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.717    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.329%)  route 0.218ns (60.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.564     1.447    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X45Y3          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.218     1.806    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD2
    SLICE_X46Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.834     1.961    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X46Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y3          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.717    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.329%)  route 0.218ns (60.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.564     1.447    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X45Y3          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.218     1.806    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD2
    SLICE_X46Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.834     1.961    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X46Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y3          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.717    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.329%)  route 0.218ns (60.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.564     1.447    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X45Y3          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.218     1.806    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD2
    SLICE_X46Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.834     1.961    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X46Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y3          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.717    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.329%)  route 0.218ns (60.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.564     1.447    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X45Y3          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.218     1.806    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD2
    SLICE_X46Y3          RAMS32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.834     1.961    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X46Y3          RAMS32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y3          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.717    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.329%)  route 0.218ns (60.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.564     1.447    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X45Y3          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.218     1.806    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/ADDRD2
    SLICE_X46Y3          RAMS32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.834     1.961    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/WCLK
    SLICE_X46Y3          RAMS32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y3          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.717    U_UART_FIFO_IP/U_uart_fifo/U_TX_fifo/U_register/mem_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.751%)  route 0.243ns (63.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.565     1.448    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X45Y2          FDCE                                         r  U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y2          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_fifo_control_unit/wr_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.243     1.832    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/ADDRD2
    SLICE_X42Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=668, routed)         0.833     1.960    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/WCLK
    SLICE_X42Y3          RAMD32                                       r  U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X42Y3          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.736    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X10Y5    U_GPIOB/ODR_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y8    U_GPIOB/ODR_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y8    U_GPIOB/ODR_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y6    U_GPIOB/ODR_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y6    U_GPIOB/ODR_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y7    U_GPIOB/ODR_reg[8]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y6    U_GPIOB/ODR_reg[9]/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X12Y1    U_GPIOC/MODER_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X38Y7    U_GPIOC/MODER_reg[10]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y2    U_RAM/ram_reg_0_63_8_8/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y2    U_RAM/ram_reg_0_63_9_9/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y3    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y3    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y3    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y3    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y3    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y3    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y3    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y3    U_UART_FIFO_IP/U_uart_fifo/U_RX_fifo/U_register/mem_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y3    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y5    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X12Y5    U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK



