Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Sep  7 20:27:08 2020
| Host         : linux running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -file ./rundir/post_route_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 565 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1795 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.211        0.000                      0                75791        0.024        0.000                      0                75791        0.750        0.000                       0                 60885  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         
clk2x  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.574        0.000                      0                33259        0.033        0.000                      0                33259        2.000        0.000                       0                 41677  
clk2x               0.248        0.000                      0                28420        0.055        0.000                      0                28420        0.750        0.000                       0                 19208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.211        0.000                      0                12544        0.024        0.000                      0                12544  
clk           clk2x               0.323        0.000                      0                 4704        0.040        0.000                      0                 4704  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 fsm/dff_loadingWeights/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_10_10/dff_e/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.341ns (8.061%)  route 3.889ns (91.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 6.304 - 5.000 ) 
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41676, unset)        1.314     1.314    fsm/dff_loadingWeights/clk
    SLICE_X59Y34         FDRE                                         r  fsm/dff_loadingWeights/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.341     1.655 r  fsm/dff_loadingWeights/q_reg[0]/Q
                         net (fo=1470, routed)        3.889     5.544    array/pe_10_10/dff_e/loadingWeights
    SLICE_X64Y145        FDRE                                         r  array/pe_10_10/dff_e/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=41676, unset)        1.304     6.304    array/pe_10_10/dff_e/clk
    SLICE_X64Y145        FDRE                                         r  array/pe_10_10/dff_e/q_reg[6]/C
                         clock pessimism              0.000     6.304    
                         clock uncertainty           -0.035     6.269    
    SLICE_X64Y145        FDRE (Setup_fdre_C_CE)      -0.150     6.119    array/pe_10_10/dff_e/q_reg[6]
  -------------------------------------------------------------------
                         required time                          6.119    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                  0.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 array/pe_10_8/int8_quad_mac/mul/dff_mul_be/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_10_8/int8_quad_mac/acc_x_dff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.369ns (71.526%)  route 0.147ns (28.474%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41676, unset)        0.556     0.556    array/pe_10_8/int8_quad_mac/mul/dff_mul_be/clk
    SLICE_X45Y98         FDRE                                         r  array/pe_10_8/int8_quad_mac/mul/dff_mul_be/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  array/pe_10_8/int8_quad_mac/mul/dff_mul_be/q_reg[4]/Q
                         net (fo=2, routed)           0.146     0.843    array/pe_10_8/int8_quad_mac/acc_x/Q[4]
    SLICE_X42Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.175     1.018 r  array/pe_10_8/int8_quad_mac/acc_x/z_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.019    array/pe_10_8/int8_quad_mac/acc_x/z_carry__0_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.072 r  array/pe_10_8/int8_quad_mac/acc_x/z_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.072    array/pe_10_8/int8_quad_mac/acc_x_dff/D[8]
    SLICE_X42Y100        FDRE                                         r  array/pe_10_8/int8_quad_mac/acc_x_dff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41676, unset)        0.910     0.910    array/pe_10_8/int8_quad_mac/acc_x_dff/clk
    SLICE_X42Y100        FDRE                                         r  array/pe_10_8/int8_quad_mac/acc_x_dff/q_reg[8]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.039    array/pe_10_8/int8_quad_mac/acc_x_dff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         5.000       2.766      RAMB18_X5Y6    mem_abcd_0/memory_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X27Y75   array/pe_11_7/dff_a/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y16  array/pe_0_0/dff_a/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 array/pe_0_2/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_0_2/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk2x rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.341ns (18.368%)  route 1.515ns (81.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 3.701 - 2.500 ) 
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        1.318     1.318    array/pe_0_2/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X79Y31         FDRE                                         r  array/pe_0_2/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y31         FDRE (Prop_fdre_C_Q)         0.341     1.659 r  array/pe_0_2/int8_quad_mac/mul/dff_dsp_in0/q_reg[7]/Q
                         net (fo=6, routed)           1.515     3.174    array/pe_0_2/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[24]
    DSP48_X2Y12          DSP48E1                                      r  array/pe_0_2/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.201     3.701    array/pe_0_2/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X2Y12          DSP48E1                                      r  array/pe_0_2/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.011     3.712    
                         clock uncertainty           -0.035     3.677    
    DSP48_X2Y12          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.254     3.423    array/pe_0_2/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.423    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  0.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 array/pe_11_13/int8_quad_mac/mul/dff_dsp_in1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_11_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.164ns (30.395%)  route 0.376ns (69.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.608     0.608    array/pe_11_13/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X104Y52        FDRE                                         r  array/pe_11_13/int8_quad_mac/mul/dff_dsp_in1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y52        FDRE (Prop_fdre_C_Q)         0.164     0.772 r  array/pe_11_13/int8_quad_mac/mul/dff_dsp_in1/q_reg[4]/Q
                         net (fo=1, routed)           0.376     1.148    array/pe_11_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/D[4]
    DSP48_X4Y19          DSP48E1                                      r  array/pe_11_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.960     0.960    array/pe_11_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X4Y19          DSP48E1                                      r  array/pe_11_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.000     0.960    
    DSP48_X4Y19          DSP48E1 (Hold_dsp48e1_CLK_D[4])
                                                      0.133     1.093    array/pe_11_13/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk2x }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X4Y7     array/pe_0_0/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X112Y21  array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X109Y21  array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 array/pe_8_7/int8_quad_mac/mul/dff_ae0/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_8_7/int8_quad_mac/mul/dff_mul_ce/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk2x rise@2.500ns)
  Data Path Delay:        1.964ns  (logic 0.393ns (20.014%)  route 1.571ns (79.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.349ns = ( 3.849 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.349     3.849    array/pe_8_7/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X90Y64         FDRE                                         r  array/pe_8_7/int8_quad_mac/mul/dff_ae0/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y64         FDRE (Prop_fdre_C_Q)         0.393     4.242 r  array/pe_8_7/int8_quad_mac/mul/dff_ae0/q_reg[11]/Q
                         net (fo=2, routed)           1.571     5.813    array/pe_8_7/int8_quad_mac/mul/dff_mul_ce/D[11]
    SLICE_X45Y76         FDRE                                         r  array/pe_8_7/int8_quad_mac/mul/dff_mul_ce/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=41676, unset)        1.098     6.098    array/pe_8_7/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X45Y76         FDRE                                         r  array/pe_8_7/int8_quad_mac/mul/dff_mul_ce/q_reg[11]/C
                         clock pessimism              0.000     6.098    
                         clock uncertainty           -0.035     6.063    
    SLICE_X45Y76         FDRE (Setup_fdre_C_D)       -0.039     6.024    array/pe_8_7/int8_quad_mac/mul/dff_mul_ce/q_reg[11]
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  0.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 array/pe_1_3/int8_quad_mac/mul/dff_be1/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_1_3/int8_quad_mac/mul/dff_mul_be/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.447%)  route 0.214ns (62.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.640     0.640    array/pe_1_3/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X107Y45        FDRE                                         r  array/pe_1_3/int8_quad_mac/mul/dff_be1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDRE (Prop_fdre_C_Q)         0.128     0.768 r  array/pe_1_3/int8_quad_mac/mul/dff_be1/q_reg[8]/Q
                         net (fo=1, routed)           0.214     0.982    array/pe_1_3/int8_quad_mac/mul/dff_mul_be/D[8]
    SLICE_X108Y42        FDRE                                         r  array/pe_1_3/int8_quad_mac/mul/dff_mul_be/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41676, unset)        0.911     0.911    array/pe_1_3/int8_quad_mac/mul/dff_mul_be/clk
    SLICE_X108Y42        FDRE                                         r  array/pe_1_3/int8_quad_mac/mul/dff_mul_be/q_reg[8]/C
                         clock pessimism              0.000     0.911    
                         clock uncertainty            0.035     0.946    
    SLICE_X108Y42        FDRE (Hold_fdre_C_D)         0.011     0.957    array/pe_1_3/int8_quad_mac/mul/dff_mul_be/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.024    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 array/pe_11_6/dff_d/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_11_6/int8_quad_mac/mul/dff_dsp_in1/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.560ns (28.428%)  route 1.410ns (71.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 3.643 - 2.500 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41676, unset)        1.345     1.345    array/pe_11_6/dff_d/clk
    SLICE_X14Y49         FDRE                                         r  array/pe_11_6/dff_d/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.361     1.706 r  array/pe_11_6/dff_d/q_reg[6]/Q
                         net (fo=2, routed)           1.410     3.116    array/pe_11_6/int8_quad_mac/mul/q_reg[7]_6[6]
    SLICE_X28Y65         LUT3 (Prop_lut3_I0_O)        0.199     3.315 r  array/pe_11_6/int8_quad_mac/mul/q[6]_i_1__194/O
                         net (fo=1, routed)           0.000     3.315    array/pe_11_6/int8_quad_mac/mul/dff_dsp_in1/D[6]
    SLICE_X28Y65         FDRE                                         r  array/pe_11_6/int8_quad_mac/mul/dff_dsp_in1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=19207, unset)        1.143     3.643    array/pe_11_6/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X28Y65         FDRE                                         r  array/pe_11_6/int8_quad_mac/mul/dff_dsp_in1/q_reg[6]/C
                         clock pessimism              0.000     3.643    
                         clock uncertainty           -0.035     3.608    
    SLICE_X28Y65         FDRE (Setup_fdre_C_D)        0.030     3.638    array/pe_11_6/int8_quad_mac/mul/dff_dsp_in1/q_reg[6]
  -------------------------------------------------------------------
                         required time                          3.638    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  0.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 array/pe_3_9/dff_b/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_3_9/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.227ns (48.004%)  route 0.246ns (51.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.932ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=41676, unset)        0.654     0.654    array/pe_3_9/dff_b/clk
    SLICE_X64Y131        FDRE                                         r  array/pe_3_9/dff_b/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y131        FDRE (Prop_fdre_C_Q)         0.128     0.782 r  array/pe_3_9/dff_b/q_reg[7]/Q
                         net (fo=2, routed)           0.246     1.028    array/pe_3_9/int8_quad_mac/mul/q_reg[7]_7[7]
    SLICE_X86Y133        LUT3 (Prop_lut3_I1_O)        0.099     1.127 r  array/pe_3_9/int8_quad_mac/mul/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.127    array/pe_3_9/int8_quad_mac/mul/dff_dsp_in1/D[7]
    SLICE_X86Y133        FDRE                                         r  array/pe_3_9/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=19207, unset)        0.932     0.932    array/pe_3_9/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X86Y133        FDRE                                         r  array/pe_3_9/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/C
                         clock pessimism              0.000     0.932    
                         clock uncertainty            0.035     0.967    
    SLICE_X86Y133        FDRE (Hold_fdre_C_D)         0.120     1.087    array/pe_3_9/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.040    





