DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
libraryRefs [
"ieee"
]
)
version "25.1"
appVersion "2012.1 (Build 6)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 35,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "rst_por_ni"
t "std_logic"
o 13
suid 9,0
)
)
uid 125,0
)
*15 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "bco_i"
t "std_logic"
o 1
suid 10,0
)
)
uid 127,0
)
*16 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "dclk_i"
t "std_logic"
o 7
suid 11,0
)
)
uid 129,0
)
*17 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "rst_i"
t "std_logic"
o 12
suid 12,0
)
)
uid 131,0
)
*18 (LogPort
port (LogicalPort
lang 11
decl (Decl
n "fastclk_i"
t "std_logic"
o 8
suid 13,0
)
)
uid 133,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 14,0
)
)
uid 135,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "l0_i"
t "std_logic"
o 9
suid 15,0
)
)
uid 137,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "l1_i"
t "std_logic"
o 10
suid 16,0
)
)
uid 139,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "r3s_i"
t "std_logic"
o 11
suid 17,0
)
)
uid 141,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "dat0_i"
t "std_logic"
o 3
suid 20,0
)
)
uid 267,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dat0_o"
t "std_logic"
o 18
suid 21,0
)
)
uid 269,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "xoff0_o"
t "std_logic"
o 22
suid 22,0
)
)
uid 271,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "xoff0_i"
t "std_logic"
o 14
suid 23,0
)
)
uid 273,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dat1_o"
t "std_logic"
o 19
suid 24,0
)
)
uid 275,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "dat1_i"
t "std_logic"
o 4
suid 25,0
)
)
uid 277,0
)
*29 (LogPort
port (LogicalPort
decl (Decl
n "xoff1_i"
t "std_logic"
o 15
suid 26,0
)
)
uid 279,0
)
*30 (LogPort
port (LogicalPort
m 1
decl (Decl
n "xoff1_o"
t "std_logic"
o 23
suid 27,0
)
)
uid 281,0
)
*31 (LogPort
port (LogicalPort
decl (Decl
n "dat2_i"
t "std_logic"
o 5
suid 28,0
)
)
uid 346,0
)
*32 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dat2_o"
t "std_logic"
o 20
suid 29,0
)
)
uid 348,0
)
*33 (LogPort
port (LogicalPort
m 1
decl (Decl
n "xoff2_o"
t "std_logic"
o 24
suid 30,0
)
)
uid 350,0
)
*34 (LogPort
port (LogicalPort
decl (Decl
n "xoff2_i"
t "std_logic"
o 16
suid 31,0
)
)
uid 352,0
)
*35 (LogPort
port (LogicalPort
m 1
decl (Decl
n "dat3_o"
t "std_logic"
o 21
suid 32,0
)
)
uid 354,0
)
*36 (LogPort
port (LogicalPort
decl (Decl
n "dat3_i"
t "std_logic"
o 6
suid 33,0
)
)
uid 356,0
)
*37 (LogPort
port (LogicalPort
decl (Decl
n "xoff3_i"
t "std_logic"
o 17
suid 34,0
)
)
uid 358,0
)
*38 (LogPort
port (LogicalPort
m 1
decl (Decl
n "xoff3_o"
t "std_logic"
o 25
suid 35,0
)
)
uid 360,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*39 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *40 (MRCItem
litem &1
pos 25
dimension 20
)
uid 68,0
optionalChildren [
*41 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*42 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*43 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*44 (MRCItem
litem &14
pos 0
dimension 20
uid 124,0
)
*45 (MRCItem
litem &15
pos 1
dimension 20
uid 126,0
)
*46 (MRCItem
litem &16
pos 2
dimension 20
uid 128,0
)
*47 (MRCItem
litem &17
pos 3
dimension 20
uid 130,0
)
*48 (MRCItem
litem &18
pos 4
dimension 20
uid 132,0
)
*49 (MRCItem
litem &19
pos 5
dimension 20
uid 134,0
)
*50 (MRCItem
litem &20
pos 6
dimension 20
uid 136,0
)
*51 (MRCItem
litem &21
pos 7
dimension 20
uid 138,0
)
*52 (MRCItem
litem &22
pos 8
dimension 20
uid 140,0
)
*53 (MRCItem
litem &23
pos 9
dimension 20
uid 266,0
)
*54 (MRCItem
litem &24
pos 10
dimension 20
uid 268,0
)
*55 (MRCItem
litem &25
pos 11
dimension 20
uid 270,0
)
*56 (MRCItem
litem &26
pos 12
dimension 20
uid 272,0
)
*57 (MRCItem
litem &27
pos 13
dimension 20
uid 274,0
)
*58 (MRCItem
litem &28
pos 14
dimension 20
uid 276,0
)
*59 (MRCItem
litem &29
pos 15
dimension 20
uid 278,0
)
*60 (MRCItem
litem &30
pos 16
dimension 20
uid 280,0
)
*61 (MRCItem
litem &31
pos 17
dimension 20
uid 345,0
)
*62 (MRCItem
litem &32
pos 18
dimension 20
uid 347,0
)
*63 (MRCItem
litem &33
pos 19
dimension 20
uid 349,0
)
*64 (MRCItem
litem &34
pos 20
dimension 20
uid 351,0
)
*65 (MRCItem
litem &35
pos 21
dimension 20
uid 353,0
)
*66 (MRCItem
litem &36
pos 22
dimension 20
uid 355,0
)
*67 (MRCItem
litem &37
pos 23
dimension 20
uid 357,0
)
*68 (MRCItem
litem &38
pos 24
dimension 20
uid 359,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*69 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*70 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*71 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*72 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*73 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*74 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*75 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*76 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *77 (LEmptyRow
)
uid 82,0
optionalChildren [
*78 (RefLabelRowHdr
)
*79 (TitleRowHdr
)
*80 (FilterRowHdr
)
*81 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*82 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*83 (GroupColHdr
tm "GroupColHdrMgr"
)
*84 (NameColHdr
tm "GenericNameColHdrMgr"
)
*85 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*86 (InitColHdr
tm "GenericValueColHdrMgr"
)
*87 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*88 (EolColHdr
tm "GenericEolColHdrMgr"
)
*89 (LogGeneric
generic (GiElement
name "CHIPS_PER_CHAIN"
type "integer"
value "5"
)
uid 242,0
)
*90 (LogGeneric
generic (GiElement
name "PADID_MIN"
type "integer"
value "5"
)
uid 517,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*91 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *92 (MRCItem
litem &77
pos 2
dimension 20
)
uid 96,0
optionalChildren [
*93 (MRCItem
litem &78
pos 0
dimension 20
uid 97,0
)
*94 (MRCItem
litem &79
pos 1
dimension 23
uid 98,0
)
*95 (MRCItem
litem &80
pos 2
hidden 1
dimension 20
uid 99,0
)
*96 (MRCItem
litem &89
pos 0
dimension 20
uid 241,0
)
*97 (MRCItem
litem &90
pos 1
dimension 20
uid 516,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*98 (MRCItem
litem &81
pos 0
dimension 20
uid 101,0
)
*99 (MRCItem
litem &83
pos 1
dimension 50
uid 102,0
)
*100 (MRCItem
litem &84
pos 2
dimension 100
uid 103,0
)
*101 (MRCItem
litem &85
pos 3
dimension 100
uid 104,0
)
*102 (MRCItem
litem &86
pos 4
dimension 50
uid 105,0
)
*103 (MRCItem
litem &87
pos 5
dimension 50
uid 106,0
)
*104 (MRCItem
litem &88
pos 6
dimension 80
uid 107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/mod130_hybrid/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/mod130_hybrid/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/mod130_hybrid"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/mod130_hybrid"
)
(vvPair
variable "date"
value "05/01/13"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "01"
)
(vvPair
variable "entity_name"
value "mod130_hybrid"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "abc_emu"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../abc130/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../abc_emu/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../abc_emu/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../abc_emu/ps"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "mod130_hybrid"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/mod130_hybrid/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../abc_emu/hds/mod130_hybrid/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:14:39"
)
(vvPair
variable "unit"
value "mod130_hybrid"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 51,0
optionalChildren [
*105 (SymbolBody
uid 8,0
optionalChildren [
*106 (CptPort
uid 186,0
ps "OnEdgeStrategy"
shape (Triangle
uid 187,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,3625,15000,4375"
)
tg (CPTG
uid 188,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 189,0
va (VaSet
)
xt "16000,3500,20500,4500"
st "rst_por_ni"
blo "16000,4300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 190,0
va (VaSet
)
xt "44000,14000,54900,15000"
st "rst_por_ni : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst_por_ni"
t "std_logic"
o 13
suid 9,0
)
)
)
*107 (CptPort
uid 191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,6625,15000,7375"
)
tg (CPTG
uid 193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 194,0
va (VaSet
)
xt "16000,6500,18100,7500"
st "bco_i"
blo "16000,7300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 195,0
va (VaSet
)
xt "44000,2000,54000,3000"
st "bco_i      : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "bco_i"
t "std_logic"
o 1
suid 10,0
)
)
)
*108 (CptPort
uid 196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 199,0
va (VaSet
)
xt "16000,7500,18200,8500"
st "dclk_i"
blo "16000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 200,0
va (VaSet
)
xt "44000,8000,53900,9000"
st "dclk_i     : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "dclk_i"
t "std_logic"
o 7
suid 11,0
)
)
)
*109 (CptPort
uid 201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,4625,15000,5375"
)
tg (CPTG
uid 203,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
)
xt "16000,4500,17700,5500"
st "rst_i"
blo "16000,5300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 205,0
va (VaSet
)
xt "44000,13000,53600,14000"
st "rst_i      : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst_i"
t "std_logic"
o 12
suid 12,0
)
)
)
*110 (CptPort
uid 206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 209,0
va (VaSet
)
xt "16000,8500,19100,9500"
st "fastclk_i"
blo "16000,9300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 210,0
va (VaSet
)
xt "44000,9000,54200,10000"
st "fastclk_i  : in     std_logic  ;"
)
thePort (LogicalPort
lang 11
decl (Decl
n "fastclk_i"
t "std_logic"
o 8
suid 13,0
)
)
)
*111 (CptPort
uid 211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 214,0
va (VaSet
)
xt "16000,11500,18200,12500"
st "com_i"
blo "16000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 215,0
va (VaSet
)
xt "44000,3000,54100,4000"
st "com_i      : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 2
suid 14,0
)
)
)
*112 (CptPort
uid 216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 219,0
va (VaSet
)
xt "16000,12500,17400,13500"
st "l0_i"
blo "16000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 220,0
va (VaSet
)
xt "44000,10000,53500,11000"
st "l0_i       : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "l0_i"
t "std_logic"
o 9
suid 15,0
)
)
)
*113 (CptPort
uid 221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,13625,15000,14375"
)
tg (CPTG
uid 223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 224,0
va (VaSet
)
xt "16000,13500,17400,14500"
st "l1_i"
blo "16000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 225,0
va (VaSet
)
xt "44000,11000,53500,12000"
st "l1_i       : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "l1_i"
t "std_logic"
o 10
suid 16,0
)
)
)
*114 (CptPort
uid 226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,14625,15000,15375"
)
tg (CPTG
uid 228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 229,0
va (VaSet
)
xt "16000,14500,17900,15500"
st "r3s_i"
blo "16000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 230,0
va (VaSet
)
xt "44000,12000,53800,13000"
st "r3s_i      : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "r3s_i"
t "std_logic"
o 11
suid 17,0
)
)
)
*115 (CptPort
uid 282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,17625,15000,18375"
)
tg (CPTG
uid 284,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 285,0
va (VaSet
)
xt "16000,17500,18400,18500"
st "dat0_i"
blo "16000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 286,0
va (VaSet
)
xt "44000,4000,54100,5000"
st "dat0_i     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "dat0_i"
t "std_logic"
o 3
suid 20,0
)
)
)
*116 (CptPort
uid 287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,17625,34750,18375"
)
tg (CPTG
uid 289,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 290,0
va (VaSet
)
xt "30300,17500,33000,18500"
st "dat0_o"
ju 2
blo "33000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 291,0
va (VaSet
)
xt "44000,19000,54700,20000"
st "dat0_o     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dat0_o"
t "std_logic"
o 18
suid 21,0
)
)
)
*117 (CptPort
uid 292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 293,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 294,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 295,0
va (VaSet
)
xt "16000,18500,19100,19500"
st "xoff0_o"
blo "16000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 296,0
va (VaSet
)
xt "44000,23000,54900,24000"
st "xoff0_o    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff0_o"
t "std_logic"
o 22
suid 22,0
)
)
)
*118 (CptPort
uid 297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 298,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,18625,34750,19375"
)
tg (CPTG
uid 299,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 300,0
va (VaSet
)
xt "30200,18500,33000,19500"
st "xoff0_i"
ju 2
blo "33000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 301,0
va (VaSet
)
xt "44000,15000,54300,16000"
st "xoff0_i    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "xoff0_i"
t "std_logic"
o 14
suid 23,0
)
)
)
*119 (CptPort
uid 302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 303,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,20625,15000,21375"
)
tg (CPTG
uid 304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 305,0
va (VaSet
)
xt "16000,20500,18700,21500"
st "dat1_o"
blo "16000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 306,0
va (VaSet
)
xt "44000,20000,54700,21000"
st "dat1_o     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dat1_o"
t "std_logic"
o 19
suid 24,0
)
)
)
*120 (CptPort
uid 307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 308,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,20625,34750,21375"
)
tg (CPTG
uid 309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "30600,20500,33000,21500"
st "dat1_i"
ju 2
blo "33000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 311,0
va (VaSet
)
xt "44000,5000,54100,6000"
st "dat1_i     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "dat1_i"
t "std_logic"
o 4
suid 25,0
)
)
)
*121 (CptPort
uid 312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,21625,15000,22375"
)
tg (CPTG
uid 314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 315,0
va (VaSet
)
xt "16000,21500,18800,22500"
st "xoff1_i"
blo "16000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 316,0
va (VaSet
)
xt "44000,16000,54300,17000"
st "xoff1_i    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "xoff1_i"
t "std_logic"
o 15
suid 26,0
)
)
)
*122 (CptPort
uid 317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,21625,34750,22375"
)
tg (CPTG
uid 319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
)
xt "29900,21500,33000,22500"
st "xoff1_o"
ju 2
blo "33000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 321,0
va (VaSet
)
xt "44000,24000,54900,25000"
st "xoff1_o    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff1_o"
t "std_logic"
o 23
suid 27,0
)
)
)
*123 (CptPort
uid 361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,24625,15000,25375"
)
tg (CPTG
uid 363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
)
xt "16000,24500,18400,25500"
st "dat2_i"
blo "16000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 365,0
va (VaSet
)
xt "44000,6000,54100,7000"
st "dat2_i     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "dat2_i"
t "std_logic"
o 5
suid 28,0
)
)
)
*124 (CptPort
uid 366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,24625,34750,25375"
)
tg (CPTG
uid 368,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 369,0
va (VaSet
)
xt "30300,24500,33000,25500"
st "dat2_o"
ju 2
blo "33000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 370,0
va (VaSet
)
xt "44000,21000,54700,22000"
st "dat2_o     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dat2_o"
t "std_logic"
o 20
suid 29,0
)
)
)
*125 (CptPort
uid 371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 372,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,25625,15000,26375"
)
tg (CPTG
uid 373,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 374,0
va (VaSet
)
xt "16000,25500,19100,26500"
st "xoff2_o"
blo "16000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 375,0
va (VaSet
)
xt "44000,25000,54900,26000"
st "xoff2_o    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff2_o"
t "std_logic"
o 24
suid 30,0
)
)
)
*126 (CptPort
uid 376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 588,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,25625,34750,26375"
)
tg (CPTG
uid 378,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 379,0
va (VaSet
)
xt "30200,25500,33000,26500"
st "xoff2_i"
ju 2
blo "33000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 380,0
va (VaSet
)
xt "44000,17000,54300,18000"
st "xoff2_i    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "xoff2_i"
t "std_logic"
o 16
suid 31,0
)
)
)
*127 (CptPort
uid 381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 382,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 384,0
va (VaSet
)
xt "16000,27500,18700,28500"
st "dat3_o"
blo "16000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 385,0
va (VaSet
)
xt "44000,22000,54700,23000"
st "dat3_o     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "dat3_o"
t "std_logic"
o 21
suid 32,0
)
)
)
*128 (CptPort
uid 386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 387,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,27625,34750,28375"
)
tg (CPTG
uid 388,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 389,0
va (VaSet
)
xt "30600,27500,33000,28500"
st "dat3_i"
ju 2
blo "33000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 390,0
va (VaSet
)
xt "44000,7000,54100,8000"
st "dat3_i     : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "dat3_i"
t "std_logic"
o 6
suid 33,0
)
)
)
*129 (CptPort
uid 391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 392,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,28625,15000,29375"
)
tg (CPTG
uid 393,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 394,0
va (VaSet
)
xt "16000,28500,18800,29500"
st "xoff3_i"
blo "16000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 395,0
va (VaSet
)
xt "44000,18000,54300,19000"
st "xoff3_i    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "xoff3_i"
t "std_logic"
o 17
suid 34,0
)
)
)
*130 (CptPort
uid 396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,28625,34750,29375"
)
tg (CPTG
uid 398,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 399,0
va (VaSet
)
xt "29900,28500,33000,29500"
st "xoff3_o"
ju 2
blo "33000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 400,0
va (VaSet
)
xt "44000,26000,54500,27000"
st "xoff3_o    : out    std_logic "
)
thePort (LogicalPort
m 1
decl (Decl
n "xoff3_o"
t "std_logic"
o 25
suid 35,0
)
)
)
]
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,3000,34000,31000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "21850,3000,25450,4000"
st "abc_emu"
blo "21850,3800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "21850,4000,28550,5000"
st "mod130_hybrid"
blo "21850,4800"
)
)
gi *131 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "17000,-3000,29400,1000"
st "Generic Declarations

CHIPS_PER_CHAIN integer 5  
PADID_MIN       integer 5  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "CHIPS_PER_CHAIN"
type "integer"
value "5"
)
(GiElement
name "PADID_MIN"
type "integer"
value "5"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
*132 (Grouping
uid 16,0
optionalChildren [
*133 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,50000,42600,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*134 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,46000,52100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*135 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,42100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*136 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,29900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*137 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,47200,58300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*138 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,46000,54800,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*139 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "35050,46500,41950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*140 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,49000,30200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*141 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,30900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*142 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,49000,44900,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *143 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*145 (MLText
uid 50,0
va (VaSet
)
xt "0,900,12100,4900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
windowSize "-4,1,1011,691"
viewArea "-500,-41180,70780,5620"
cachedDiagramExtent "0,-3000,69000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *146 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *147 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,0,47500,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,1000,44400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,27000,44100,28000"
st "User:"
blo "42000,27800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "44000,28000,44000,28000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 658,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol"
)
