[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysBigSimAes/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/aes_5cycle_2stage/rtl/aes_cipher_top.v:48:1: Compile module "work@aes_cipher_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/aes_5cycle_2stage/rtl/aes_key_expand_128.v:42:1: Compile module "work@aes_key_expand_128".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/aes_5cycle_2stage/rtl/aes_rcon.v:42:1: Compile module "work@aes_rcon".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/aes_5cycle_2stage/rtl/aes_sbox.v:43:1: Compile module "work@aes_sbox".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/aes_5cycle_2stage/sim/bench.v:70:1: Compile module "work@testbench".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysBigSim/aes_5cycle_2stage/sim/bench.v:70:1: Top level module "work@testbench".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 44.

[NTE:EL0511] Nb leaf instances: 40.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                13
array_net                                              1
assign_stmt                                            1
assignment                                           636
begin                                                 21
bit_select                                           287
case_item                                            267
case_stmt                                              2
constant                                            2622
cont_assign                                           79
delay_control                                          4
design                                                 1
event_control                                         21
for_stmt                                               1
forever_stmt                                           1
func_call                                             18
function                                               3
if_else                                                2
if_stmt                                                4
initial                                                3
integer_typespec                                       2
integer_var                                            3
io_decl                                                6
logic_net                                            495
logic_typespec                                       288
logic_var                                             15
module                                               102
operation                                            247
param_assign                                          32
parameter                                             32
part_select                                          194
port                                                 126
range                                                532
ref_obj                                             1389
ref_var                                                1
repeat                                                 3
sys_func_call                                         20
while_stmt                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysBigSimAes/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/aes_5cycle_2stage/rtl/aes_cipher_top.v     | ${SURELOG_DIR}/build/regression/YosysBigSimAes/roundtrip/aes_cipher_top_000.v     | 235 | 479 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/aes_5cycle_2stage/rtl/aes_key_expand_128.v | ${SURELOG_DIR}/build/regression/YosysBigSimAes/roundtrip/aes_key_expand_128_000.v | 37 | 109 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/aes_5cycle_2stage/rtl/aes_rcon.v           | ${SURELOG_DIR}/build/regression/YosysBigSimAes/roundtrip/aes_rcon_000.v           | 12 | 90 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/aes_5cycle_2stage/rtl/aes_sbox.v           | ${SURELOG_DIR}/build/regression/YosysBigSimAes/roundtrip/aes_sbox_000.v           | 4 | 308 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/aes_5cycle_2stage/sim/bench.v              | ${SURELOG_DIR}/build/regression/YosysBigSimAes/roundtrip/bench_000.v              | 65 | 511 |