Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov 28 10:36:50 2025
| Host         : DESKTOP-VEE6H17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file timing_example_timing_summary_routed.rpt -pb timing_example_timing_summary_routed.pb -rpx timing_example_timing_summary_routed.rpx -warn_on_violation
| Design       : timing_example
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.680        0.000                      0                    3        0.216        0.000                      0                    3        9.650        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 8.680        0.000                      0                    3        0.216        0.000                      0                    3        9.650        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.680ns  (required time - arrival time)
  Source:                 ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_out
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 2.575ns (66.506%)  route 1.297ns (33.494%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.942     5.413    clk_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.269     5.682 r  ff2_reg/Q
                         net (fo=1, routed)           1.297     6.979    q_out_OBUF
    AN27                 OBUF (Prop_obuf_I_O)         2.306     9.285 r  q_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.285    q_out
    AN27                                                              r  q_out (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -2.000    17.965    
  -------------------------------------------------------------------
                         required time                         17.965    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  8.680    

Slack (MET) :             16.958ns  (required time - arrival time)
  Source:                 d_in
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.242ns (7.994%)  route 2.790ns (92.006%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 22.020 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AF24                                              0.000     2.000 r  d_in (IN)
                         net (fo=0)                   0.000     2.000    d_in
    AF24                 IBUF (Prop_ibuf_I_O)         0.242     2.242 r  d_in_IBUF_inst/O
                         net (fo=1, routed)           2.790     5.032    d_in_IBUF
    SLICE_X47Y51         FDCE                                         r  ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165    20.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087    21.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.742    22.020    clk_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  ff1_reg/C
                         clock pessimism              0.000    22.020    
                         clock uncertainty           -0.035    21.985    
    SLICE_X47Y51         FDCE (Setup_fdce_C_D)        0.006    21.991    ff1_reg
  -------------------------------------------------------------------
                         required time                         21.991    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                 16.958    

Slack (MET) :             19.262ns  (required time - arrival time)
  Source:                 ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.269ns (40.916%)  route 0.388ns (59.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 25.051 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.942     5.413    clk_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.269     5.682 r  ff1_reg/Q
                         net (fo=1, routed)           0.388     6.070    ff1
    SLICE_X47Y51         FDCE                                         r  ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    AL31                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    20.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    23.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    23.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.830    25.051    clk_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  ff2_reg/C
                         clock pessimism              0.362    25.413    
                         clock uncertainty           -0.035    25.377    
    SLICE_X47Y51         FDCE (Setup_fdce_C_D)       -0.045    25.332    ff2_reg
  -------------------------------------------------------------------
                         required time                         25.332    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                 19.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.302%)  route 0.154ns (60.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.742     2.020    clk_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.100     2.120 r  ff1_reg/Q
                         net (fo=1, routed)           0.154     2.275    ff1
    SLICE_X47Y51         FDCE                                         r  ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.984     2.503    clk_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  ff2_reg/C
                         clock pessimism             -0.483     2.020    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.038     2.058    ff2_reg
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 d_in
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.551ns (11.577%)  route 4.206ns (88.423%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    AF24                                              0.000     2.000 r  d_in (IN)
                         net (fo=0)                   0.000     2.000    d_in
    AF24                 IBUF (Prop_ibuf_I_O)         0.551     2.551 r  d_in_IBUF_inst/O
                         net (fo=1, routed)           4.206     6.757    d_in_IBUF
    SLICE_X47Y51         FDCE                                         r  ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.942     5.413    clk_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  ff1_reg/C
                         clock pessimism              0.000     5.413    
                         clock uncertainty            0.035     5.448    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.161     5.609    ff1_reg
  -------------------------------------------------------------------
                         required time                         -5.609    
                         arrival time                           6.757    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             5.632ns  (arrival time - required time)
  Source:                 ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q_out
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 1.240ns (75.288%)  route 0.407ns (24.712%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.742     2.020    clk_IBUF_BUFG
    SLICE_X47Y51         FDCE                                         r  ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDCE (Prop_fdce_C_Q)         0.100     2.120 r  ff2_reg/Q
                         net (fo=1, routed)           0.407     2.527    q_out_OBUF
    AN27                 OBUF (Prop_obuf_I_O)         1.140     3.667 r  q_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.667    q_out
    AN27                                                              r  q_out (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -2.000    -1.965    
  -------------------------------------------------------------------
                         required time                          1.965    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  5.632    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         20.000      18.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.700         20.000      19.300     SLICE_X47Y51   ff1_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         20.000      19.300     SLICE_X47Y51   ff2_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X47Y51   ff1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X47Y51   ff1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X47Y51   ff2_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X47Y51   ff2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X47Y51   ff1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X47Y51   ff1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X47Y51   ff2_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         10.000      9.650      SLICE_X47Y51   ff2_reg/C



