0.7
2020.2
Feb 21 2023
20:21:35
D:/CS224-Hardware-Lab/Lab_6/mcd/project_1_edit/project_1_edit.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/CS224-Hardware-Lab/Lab_6/mcd/project_1_edit/project_1_edit.srcs/sim_1/new/tb.v,1683021517,verilog,,,,dramtb,,,,,,,,
D:/CS224-Hardware-Lab/Lab_6/mcd/project_1_edit/project_1_edit.srcs/sources_1/new/bus_controller.v,1683005445,verilog,,D:/CS224-Hardware-Lab/Lab_6/mcd/project_1_edit/project_1_edit.srcs/sources_1/new/memory.v,,bus_controller,,,,,,,,
D:/CS224-Hardware-Lab/Lab_6/mcd/project_1_edit/project_1_edit.srcs/sources_1/new/memory.v,1683019864,verilog,,D:/CS224-Hardware-Lab/Lab_6/mcd/project_1_edit/project_1_edit.srcs/sources_1/new/processor.v,,memory,,,,,,,,
D:/CS224-Hardware-Lab/Lab_6/mcd/project_1_edit/project_1_edit.srcs/sources_1/new/processor.v,1683005334,verilog,,D:/CS224-Hardware-Lab/Lab_6/mcd/project_1_edit/project_1_edit.srcs/sim_1/new/tb.v,,processor,,,,,,,,
