digraph "/home/ubuntu/S32_SDK_S32K1xx_RTM_4.0.2/platform/drivers/src/lptmr/lptmr_driver.c.235t.optimized" {
overlap=false;
subgraph "cluster_LPTMR_DRV_InitConfigStruct" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_InitConfigStruct ()";
	fn_34_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_34_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_34_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|MEM\ \<unsigned\ int\>\ [(void\ *)config_2(D)]\ =\ 0;\l\
|MEM\ \<unsigned\ short\>\ [(void\ *)config_2(D)\ +\ 4B]\ =\ 0;\l\
|config_2(D)-\>bypassPrescaler\ =\ 0;\l\
|config_2(D)-\>compareValue\ =\ 0;\l\
|MEM\ \<unsigned\ short\>\ [(void\ *)config_2(D)\ +\ 12B]\ =\ 0;\l\
|config_2(D)-\>pinPolarity\ =\ 0;\l\
|return;\l\
}"];

	fn_34_basic_block_0:s -> fn_34_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_34_basic_block_2:s -> fn_34_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_34_basic_block_0:s -> fn_34_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_SetConfig" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_SetConfig ()";
	subgraph cluster_36_1 {
	style="filled";
	color="darkgreen";
	fillcolor="grey88";
	label="loop 1";
	labeljust=l;
	penwidth=2;
	fn_36_basic_block_8 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:629799309\<bb\ 8\>:\l\
|#\ ivtmp.69_73\ =\ PHI\ \<0(7),\ ivtmp.69_57(9)\>\l\
|_95\ =\ (unsigned\ char)\ ivtmp.69_73;\l\
|_104\ =\ (int)\ ivtmp.69_73;\l\
|npresc_105\ =\ 1\ \<\<\ _104;\l\
|_106\ =\ npresc_105\ \>\>\ 1;\l\
|_107\ =\ nn_102\ +\ _106;\l\
|nticks_108\ =\ _107\ \>\>\ _104;\l\
|if\ (nticks_108\ \<=\ 65536)\l\
\ \ goto\ \<bb\ 10\>;\ [5.50%]\l\
else\l\
\ \ goto\ \<bb\ 9\>;\ [94.50%]\l\
}"];

	fn_36_basic_block_9 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:595160348\<bb\ 9\>:\l\
|ivtmp.69_57\ =\ ivtmp.69_73\ +\ 1;\l\
|if\ (ivtmp.69_57\ !=\ 17)\l\
\ \ goto\ \<bb\ 8\>;\ [93.77%]\l\
else\l\
\ \ goto\ \<bb\ 14\>;\ [6.23%]\l\
}"];

	}
	fn_36_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_36_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_36_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|configCmpValue_18\ =\ config_17(D)-\>compareValue;\l\
|configWorkMode_19\ =\ config_17(D)-\>workMode;\l\
|_1\ =\ config_17(D)-\>prescaler;\l\
|_2\ =\ config_17(D)-\>bypassPrescaler;\l\
|if\ (configWorkMode_19\ ==\ 0)\l\
\ \ goto\ \<bb\ 3\>;\ [33.00%]\l\
else\l\
\ \ goto\ \<bb\ 16\>;\ [67.00%]\l\
}"];

	fn_36_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:354334800\<bb\ 3\>:\l\
|configCounterUnits_23\ =\ config_17(D)-\>counterUnits;\l\
|_3\ =\ config_17(D)-\>clockSelect;\l\
|_93\ =\ _3\ +\ 255;\l\
|if\ (_93\ \<=\ 2)\l\
\ \ goto\ \<bb\ 4\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 5\>;\ [50.00%]\l\
}"];

	fn_36_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:177167400\<bb\ 4\>:\l\
|_94\ =\ CSWTCH.46[_93];\l\
|CLOCK_SYS_GetFreq\ (_94,\ &clkFreq);\l\
|pretmp_146\ =\ clkFreq;\l\
goto\ \<bb\ 6\>;\ [100.00%]\l\
}"];

	fn_36_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:177167400\<bb\ 5\>:\l\
|CLOCK_SYS_GetFreq\ (11,\ &clkFreq);\l\
|_97\ =\ clkFreq;\l\
|clkFreq\ =\{v\}\ \{CLOBBER\};\l\
}"];

	fn_36_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:354334800\<bb\ 6\>:\l\
|#\ prephitmp_115\ =\ PHI\ \<pretmp_146(4),\ _97(5)\>\l\
|clkFreq\ =\{v\}\ \{CLOBBER\};\l\
|if\ (configCounterUnits_23\ ==\ 1)\l\
\ \ goto\ \<bb\ 7\>;\ [20.24%]\l\
else\l\
\ \ goto\ \<bb\ 15\>;\ [79.76%]\l\
}"];

	fn_36_basic_block_7 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:71717363\<bb\ 7\>:\l\
|_101\ =\ WIDEN_MULT_PLUS_EXPR\ \<configCmpValue_18,\ prephitmp_115,\ 500000\>;\l\
|nn_102\ =\ _101\ /\ 1000000;\l\
}"];

	fn_36_basic_block_10 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:35858682\<bb\ 10\>:\l\
|if\ (nticks_108\ ==\ 0)\l\
\ \ goto\ \<bb\ 12\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 11\>;\ [50.00%]\l\
}"];

	fn_36_basic_block_11 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:17929341\<bb\ 11\>:\l\
|_111\ =\ (short\ unsigned\ int)\ nticks_108;\l\
|_112\ =\ _111\ +\ 65535;\l\
|_149\ =\ (long\ unsigned\ int)\ _112;\l\
}"];

	fn_36_basic_block_12 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:35858682\<bb\ 12\>:\l\
|#\ prephitmp_27\ =\ PHI\ \<_149(11),\ 0(10)\>\l\
|if\ (_95\ ==\ 0)\l\
\ \ goto\ \<bb\ 17\>;\ [100.00%]\l\
else\l\
\ \ goto\ \<bb\ 13\>;\ [0.00%]\l\
}"];

	fn_36_basic_block_13 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:0\<bb\ 13\>:\l\
|_126\ =\ _95\ +\ 255;\l\
|_143\ =\ (long\ unsigned\ int)\ _126;\l\
|_141\ =\ _143\ \<\<\ 3;\l\
|_119\ =\ _141\ &\ 120;\l\
}"];

	fn_36_basic_block_14 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:35858682\<bb\ 14\>:\l\
|#\ prephitmp_142\ =\ PHI\ \<prephitmp_27(13),\ 65535(9)\>\l\
|#\ prephitmp_113\ =\ PHI\ \<_119(13),\ 0(9)\>\l\
goto\ \<bb\ 17\>;\ [100.00%]\l\
}"];

	fn_36_basic_block_15 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:282617437\<bb\ 15\>:\l\
|_147\ =\ configCmpValue_18\ &\ 65535;\l\
|_133\ =\ (long\ unsigned\ int)\ _1;\l\
|_128\ =\ _133\ \<\<\ 3;\l\
|_21\ =\ _128\ &\ 120;\l\
goto\ \<bb\ 17\>;\ [100.00%]\l\
}"];

	fn_36_basic_block_16 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:719407025\<bb\ 16\>:\l\
|_148\ =\ configCmpValue_18\ &\ 65535;\l\
|_132\ =\ (long\ unsigned\ int)\ _1;\l\
|_129\ =\ _132\ \<\<\ 3;\l\
|_20\ =\ _129\ &\ 120;\l\
}"];

	fn_36_basic_block_17 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741825\<bb\ 17\>:\l\
|#\ prescBypass_139\ =\ PHI\ \<_2(15),\ _2(16),\ 0(14),\ 1(12)\>\l\
|#\ prephitmp_130\ =\ PHI\ \<_147(15),\ _148(16),\ prephitmp_142(14),\ prephitmp_27(12)\>\l\
|#\ prephitmp_29\ =\ PHI\ \<_21(15),\ _20(16),\ prephitmp_113(14),\ 0(12)\>\l\
|LPTMR_Init\ (1074003968B);\l\
|_6\ =\ config_17(D)-\>dmaRequest;\l\
|tmp_79\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_80\ =\ tmp_79\ &\ 4294966911;\l\
|if\ (_6\ !=\ 0)\l\
\ \ goto\ \<bb\ 18\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 19\>;\ [50.00%]\l\
}"];

	fn_36_basic_block_18 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870913\<bb\ 18\>:\l\
|_26\ =\ tmp_80\ \|\ 256;\l\
}"];

	fn_36_basic_block_19 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741825\<bb\ 19\>:\l\
|#\ prephitmp_155\ =\ PHI\ \<_26(18),\ tmp_80(17)\>\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ prephitmp_155;\l\
|_7\ =\ config_17(D)-\>interruptEnable;\l\
|tmp_75\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_76\ =\ tmp_75\ &\ 4294967103;\l\
|if\ (_7\ !=\ 0)\l\
\ \ goto\ \<bb\ 20\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 21\>;\ [50.00%]\l\
}"];

	fn_36_basic_block_20 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870913\<bb\ 20\>:\l\
|_156\ =\ tmp_76\ \|\ 64;\l\
}"];

	fn_36_basic_block_21 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741825\<bb\ 21\>:\l\
|#\ prephitmp_157\ =\ PHI\ \<_156(20),\ tmp_76(19)\>\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ prephitmp_157;\l\
|_8\ =\ config_17(D)-\>freeRun;\l\
|tmp_71\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_72\ =\ tmp_71\ &\ 4294967163;\l\
|if\ (_8\ !=\ 0)\l\
\ \ goto\ \<bb\ 22\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 23\>;\ [50.00%]\l\
}"];

	fn_36_basic_block_22 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870913\<bb\ 22\>:\l\
|_158\ =\ tmp_72\ \|\ 4;\l\
}"];

	fn_36_basic_block_23 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741825\<bb\ 23\>:\l\
|#\ prephitmp_159\ =\ PHI\ \<_158(22),\ tmp_72(21)\>\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ prephitmp_159;\l\
|tmp_65\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_66\ =\ tmp_65\ &\ 4294967165;\l\
|_67\ =\ (long\ unsigned\ int)\ configWorkMode_19;\l\
|_68\ =\ _67\ \<\<\ 1;\l\
|_69\ =\ _68\ &\ 2;\l\
|tmp_70\ =\ tmp_66\ \|\ _69;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ tmp_70;\l\
|tmp_59\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].PSR;\l\
|tmp_60\ =\ tmp_59\ &\ 4294967175;\l\
|tmp_64\ =\ prephitmp_29\ \|\ tmp_60;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].PSR\ =\{v\}\ tmp_64;\l\
|tmp_55\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].PSR;\l\
|tmp_56\ =\ tmp_55\ &\ 4294967291;\l\
|if\ (prescBypass_139\ !=\ 0)\l\
\ \ goto\ \<bb\ 24\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 25\>;\ [50.00%]\l\
}"];

	fn_36_basic_block_24 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870913\<bb\ 24\>:\l\
|_160\ =\ tmp_56\ \|\ 4;\l\
}"];

	fn_36_basic_block_25 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741825\<bb\ 25\>:\l\
|#\ prephitmp_161\ =\ PHI\ \<_160(24),\ tmp_56(23)\>\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].PSR\ =\{v\}\ prephitmp_161;\l\
|_11\ =\ config_17(D)-\>clockSelect;\l\
|tmp_50\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].PSR;\l\
|tmp_51\ =\ tmp_50\ &\ 4294967292;\l\
|_52\ =\ _11\ &\ 3;\l\
|_53\ =\ (long\ unsigned\ int)\ _52;\l\
|tmp_54\ =\ tmp_51\ \|\ _53;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].PSR\ =\{v\}\ tmp_54;\l\
|tmp_46\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CMR;\l\
|tmp_47\ =\ tmp_46\ &\ 4294901760;\l\
|tmp_49\ =\ tmp_47\ \|\ prephitmp_130;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CMR\ =\{v\}\ tmp_49;\l\
|_13\ =\ config_17(D)-\>pinSelect;\l\
|tmp_40\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_41\ =\ tmp_40\ &\ 4294967119;\l\
|_42\ =\ (long\ unsigned\ int)\ _13;\l\
|_43\ =\ _42\ \<\<\ 4;\l\
|_44\ =\ _43\ &\ 48;\l\
|tmp_45\ =\ tmp_41\ \|\ _44;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ tmp_45;\l\
|_14\ =\ config_17(D)-\>pinPolarity;\l\
|tmp_34\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_35\ =\ tmp_34\ &\ 4294967159;\l\
|_36\ =\ (long\ unsigned\ int)\ _14;\l\
|_37\ =\ _36\ \<\<\ 3;\l\
|_38\ =\ _37\ &\ 8;\l\
|tmp_39\ =\ tmp_35\ \|\ _38;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ tmp_39;\l\
|return;\l\
}"];

	fn_36_basic_block_0:s -> fn_36_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_2:s -> fn_36_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[33%]"];
	fn_36_basic_block_2:s -> fn_36_basic_block_16:n [style="solid,bold",color=black,weight=10,constraint=true,label="[67%]"];
	fn_36_basic_block_3:s -> fn_36_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_36_basic_block_3:s -> fn_36_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_36_basic_block_4:s -> fn_36_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_5:s -> fn_36_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_6:s -> fn_36_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[20%]"];
	fn_36_basic_block_6:s -> fn_36_basic_block_15:n [style="solid,bold",color=black,weight=10,constraint=true,label="[79%]"];
	fn_36_basic_block_7:s -> fn_36_basic_block_8:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_8:s -> fn_36_basic_block_10:n [style="solid,bold",color=black,weight=10,constraint=true,label="[5%]"];
	fn_36_basic_block_8:s -> fn_36_basic_block_9:n [style="solid,bold",color=black,weight=10,constraint=true,label="[94%]"];
	fn_36_basic_block_9:s -> fn_36_basic_block_8:n [style="dotted,bold",color=blue,weight=10,constraint=false,label="[93%]"];
	fn_36_basic_block_9:s -> fn_36_basic_block_14:n [style="solid,bold",color=black,weight=10,constraint=true,label="[6%]"];
	fn_36_basic_block_10:s -> fn_36_basic_block_12:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_36_basic_block_10:s -> fn_36_basic_block_11:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_36_basic_block_11:s -> fn_36_basic_block_12:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_12:s -> fn_36_basic_block_17:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_36_basic_block_12:s -> fn_36_basic_block_13:n [style="solid,bold",color=black,weight=10,constraint=true,label="[0%]"];
	fn_36_basic_block_13:s -> fn_36_basic_block_14:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_14:s -> fn_36_basic_block_17:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_15:s -> fn_36_basic_block_17:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_16:s -> fn_36_basic_block_17:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_17:s -> fn_36_basic_block_18:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_36_basic_block_17:s -> fn_36_basic_block_19:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_36_basic_block_18:s -> fn_36_basic_block_19:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_19:s -> fn_36_basic_block_20:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_36_basic_block_19:s -> fn_36_basic_block_21:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_36_basic_block_20:s -> fn_36_basic_block_21:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_21:s -> fn_36_basic_block_22:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_36_basic_block_21:s -> fn_36_basic_block_23:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_36_basic_block_22:s -> fn_36_basic_block_23:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_23:s -> fn_36_basic_block_24:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_36_basic_block_23:s -> fn_36_basic_block_25:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_36_basic_block_24:s -> fn_36_basic_block_25:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_36_basic_block_25:s -> fn_36_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_36_basic_block_0:s -> fn_36_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_Init" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_Init ()";
	fn_35_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_35_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_35_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|LPTMR_DRV_SetConfig\ (instance_3(D),\ config_4(D));\l\
|if\ (startCounter_6(D)\ !=\ 0)\l\
\ \ goto\ \<bb\ 3\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [50.00%]\l\
}"];

	fn_35_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870913\<bb\ 3\>:\l\
|tmp_7\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_8\ =\ tmp_7\ &\ 4294967166;\l\
|tmp_9\ =\ tmp_8\ \|\ 1;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ tmp_9;\l\
}"];

	fn_35_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 4\>:\l\
|return;\l\
}"];

	fn_35_basic_block_0:s -> fn_35_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_35_basic_block_2:s -> fn_35_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_35_basic_block_2:s -> fn_35_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_35_basic_block_3:s -> fn_35_basic_block_4:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_35_basic_block_4:s -> fn_35_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_35_basic_block_0:s -> fn_35_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_GetConfig" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_GetConfig ()";
	fn_37_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_37_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_37_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_44\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|_45\ =\ tmp_44\ \>\>\ 8;\l\
|_46\ =\ (_Bool)\ _45;\l\
|config_3(D)-\>dmaRequest\ =\ _46;\l\
|tmp_41\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|_42\ =\ tmp_41\ \>\>\ 6;\l\
|_43\ =\ (_Bool)\ _42;\l\
|config_3(D)-\>interruptEnable\ =\ _43;\l\
|tmp_38\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|_39\ =\ tmp_38\ \>\>\ 2;\l\
|_40\ =\ (_Bool)\ _39;\l\
|config_3(D)-\>freeRun\ =\ _40;\l\
|tmp_34\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|_35\ =\ tmp_34\ \>\>\ 1;\l\
|_36\ =\ (_Bool)\ _35;\l\
|_37\ =\ (\<unnamed\ type\>)\ _36;\l\
|config_3(D)-\>workMode\ =\ _37;\l\
|tmp_30\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].PSR;\l\
|_31\ =\ tmp_30\ \>\>\ 3;\l\
|tmp_32\ =\ _31\ &\ 15;\l\
|_33\ =\ (\<unnamed\ type\>)\ tmp_32;\l\
|config_3(D)-\>prescaler\ =\ _33;\l\
|tmp_27\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].PSR;\l\
|_28\ =\ tmp_27\ \>\>\ 2;\l\
|_29\ =\ (_Bool)\ _28;\l\
|config_3(D)-\>bypassPrescaler\ =\ _29;\l\
|tmp_24\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].PSR;\l\
|tmp_25\ =\ tmp_24\ &\ 3;\l\
|_26\ =\ (\<unnamed\ type\>)\ tmp_25;\l\
|config_3(D)-\>clockSelect\ =\ _26;\l\
|tmp_23\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CMR;\l\
|_1\ =\ tmp_23\ &\ 65535;\l\
|config_3(D)-\>compareValue\ =\ _1;\l\
|config_3(D)-\>counterUnits\ =\ 0;\l\
|tmp_19\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|_20\ =\ tmp_19\ \>\>\ 4;\l\
|tmp_21\ =\ _20\ &\ 3;\l\
|_22\ =\ (\<unnamed\ type\>)\ tmp_21;\l\
|config_3(D)-\>pinSelect\ =\ _22;\l\
|tmp_15\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|_16\ =\ tmp_15\ \>\>\ 3;\l\
|_17\ =\ (_Bool)\ _16;\l\
|_18\ =\ (\<unnamed\ type\>)\ _17;\l\
|config_3(D)-\>pinPolarity\ =\ _18;\l\
|return;\l\
}"];

	fn_37_basic_block_0:s -> fn_37_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_37_basic_block_2:s -> fn_37_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_37_basic_block_0:s -> fn_37_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_Deinit" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_Deinit ()";
	fn_38_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_38_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_38_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_3\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_4\ =\ tmp_3\ &\ 4294967166;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ tmp_4;\l\
|LPTMR_Init\ (1074003968B);\ [tail\ call]\l\
|return;\l\
}"];

	fn_38_basic_block_0:s -> fn_38_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_38_basic_block_2:s -> fn_38_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_38_basic_block_0:s -> fn_38_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_SetCompareValueByCount" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_SetCompareValueByCount ()";
	fn_39_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_39_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_39_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_8\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|_9\ =\ (_Bool)\ tmp_8;\l\
|tmp_5\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|if\ (_9\ !=\ 0)\l\
\ \ goto\ \<bb\ 3\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [50.00%]\l\
}"];

	fn_39_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870913\<bb\ 3\>:\l\
|_6\ =\ tmp_5\ \>\>\ 7;\l\
|_7\ =\ (_Bool)\ _6;\l\
|if\ (_7\ !=\ 0)\l\
\ \ goto\ \<bb\ 4\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [50.00%]\l\
}"];

	fn_39_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:805306369\<bb\ 4\>:\l\
|tmp_12\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CMR;\l\
|tmp_13\ =\ tmp_12\ &\ 4294901760;\l\
|_14\ =\ (long\ unsigned\ int)\ compareValueByCount_4(D);\l\
|tmp_15\ =\ tmp_13\ \|\ _14;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CMR\ =\{v\}\ tmp_15;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CNR\ =\{v\}\ 0;\l\
|_10\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CNR;\l\
|cnr_11\ =\ (uint16_t)\ _10;\l\
|if\ (compareValueByCount_4(D)\ \<=\ cnr_11)\l\
\ \ goto\ \<bb\ 5\>;\ [35.00%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [65.00%]\l\
}"];

	fn_39_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:281857230\<bb\ 5\>:\l\
}"];

	fn_39_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 6\>:\l\
|#\ statusCode_1\ =\ PHI\ \<1(3),\ 0(4),\ 3(5)\>\l\
|return\ statusCode_1;\l\
}"];

	fn_39_basic_block_0:s -> fn_39_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_39_basic_block_2:s -> fn_39_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_39_basic_block_2:s -> fn_39_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_39_basic_block_3:s -> fn_39_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_39_basic_block_3:s -> fn_39_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_39_basic_block_4:s -> fn_39_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[35%]"];
	fn_39_basic_block_4:s -> fn_39_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[65%]"];
	fn_39_basic_block_5:s -> fn_39_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_39_basic_block_6:s -> fn_39_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_39_basic_block_0:s -> fn_39_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_GetCompareValueByCount" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_GetCompareValueByCount ()";
	fn_40_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_40_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_40_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_4\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CMR;\l\
|_5\ =\ (short\ unsigned\ int)\ tmp_4;\l\
|*compareValueByCount_2(D)\ =\ _5;\l\
|return;\l\
}"];

	fn_40_basic_block_0:s -> fn_40_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_40_basic_block_2:s -> fn_40_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_40_basic_block_0:s -> fn_40_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_SetCompareValueByUs" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_SetCompareValueByUs ()";
	fn_41_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_41_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_41_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_14\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|_15\ =\ (_Bool)\ tmp_14;\l\
|tmp_11\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|if\ (_15\ !=\ 0)\l\
\ \ goto\ \<bb\ 3\>;\ [67.00%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [33.00%]\l\
}"];

	fn_41_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:719407025\<bb\ 3\>:\l\
|_12\ =\ tmp_11\ \>\>\ 7;\l\
|_13\ =\ (_Bool)\ _12;\l\
|if\ (_13\ !=\ 0)\l\
\ \ goto\ \<bb\ 4\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 14\>;\ [50.00%]\l\
}"];

	fn_41_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:714038313\<bb\ 4\>:\l\
|tmp_29\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].PSR;\l\
|tmp_30\ =\ tmp_29\ &\ 3;\l\
|_31\ =\ (\<unnamed\ type\>)\ tmp_30;\l\
|_49\ =\ _31\ +\ 255;\l\
|if\ (_49\ \<=\ 2)\l\
\ \ goto\ \<bb\ 5\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [50.00%]\l\
}"];

	fn_41_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:357019156\<bb\ 5\>:\l\
|_50\ =\ CSWTCH.46[_49];\l\
|CLOCK_SYS_GetFreq\ (_50,\ &clkFreq);\l\
|pretmp_72\ =\ clkFreq;\l\
goto\ \<bb\ 7\>;\ [100.00%]\l\
}"];

	fn_41_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:357019156\<bb\ 6\>:\l\
|CLOCK_SYS_GetFreq\ (11,\ &clkFreq);\l\
|_53\ =\ clkFreq;\l\
|clkFreq\ =\{v\}\ \{CLOBBER\};\l\
}"];

	fn_41_basic_block_7 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:714038313\<bb\ 7\>:\l\
|#\ prephitmp_73\ =\ PHI\ \<pretmp_72(5),\ _53(6)\>\l\
|clkFreq\ =\{v\}\ \{CLOBBER\};\l\
|tmp_25\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].PSR;\l\
|tmp_22\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].PSR;\l\
|_23\ =\ tmp_22\ \>\>\ 2;\l\
|_24\ =\ (_Bool)\ _23;\l\
|if\ (_24\ !=\ 0)\l\
\ \ goto\ \<bb\ 9\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 8\>;\ [50.00%]\l\
}"];

	fn_41_basic_block_8 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:357019156\<bb\ 8\>:\l\
|_26\ =\ tmp_25\ \>\>\ 3;\l\
|tmp_27\ =\ _26\ &\ 15;\l\
|_28\ =\ (\<unnamed\ type\>)\ tmp_27;\l\
|p_34\ =\ _28\ +\ 1;\l\
|_74\ =\ (int)\ p_34;\l\
|_76\ =\ 1\ \<\<\ _74;\l\
|_78\ =\ _76\ \>\>\ 1;\l\
}"];

	fn_41_basic_block_9 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:714038313\<bb\ 9\>:\l\
|#\ prephitmp_75\ =\ PHI\ \<_74(8),\ 0(7)\>\l\
|#\ prephitmp_79\ =\ PHI\ \<_78(8),\ 0(7)\>\l\
|_38\ =\ WIDEN_MULT_PLUS_EXPR\ \<compareValueUs_8(D),\ prephitmp_73,\ 500000\>;\l\
|nn_39\ =\ _38\ /\ 1000000;\l\
|_44\ =\ nn_39\ +\ prephitmp_79;\l\
|nticks_45\ =\ _44\ \>\>\ prephitmp_75;\l\
|if\ (nticks_45\ \<=\ 65536)\l\
\ \ goto\ \<bb\ 10\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 12\>;\ [50.00%]\l\
}"];

	fn_41_basic_block_10 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:357019156\<bb\ 10\>:\l\
|if\ (nticks_45\ ==\ 0)\l\
\ \ goto\ \<bb\ 15\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 11\>;\ [50.00%]\l\
}"];

	fn_41_basic_block_11 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:178509578\<bb\ 11\>:\l\
|_46\ =\ (short\ unsigned\ int)\ nticks_45;\l\
|_47\ =\ _46\ +\ 65535;\l\
|_80\ =\ (long\ unsigned\ int)\ _47;\l\
}"];

	fn_41_basic_block_12 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:535528735\<bb\ 12\>:\l\
|#\ cmpValTicks_66\ =\ PHI\ \<_47(11),\ 65535(9)\>\l\
|#\ prephitmp_81\ =\ PHI\ \<_80(11),\ 65535(9)\>\l\
|tmp_18\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CMR;\l\
|tmp_19\ =\ tmp_18\ &\ 4294901760;\l\
|tmp_21\ =\ tmp_19\ \|\ prephitmp_81;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CMR\ =\{v\}\ tmp_21;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CNR\ =\{v\}\ 0;\l\
|_16\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CNR;\l\
|cnr_17\ =\ (uint16_t)\ _16;\l\
|if\ (cnr_17\ \>=\ cmpValTicks_66)\l\
\ \ goto\ \<bb\ 13\>;\ [13.33%]\l\
else\l\
\ \ goto\ \<bb\ 14\>;\ [86.67%]\l\
}"];

	fn_41_basic_block_13 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:71403831\<bb\ 13\>:\l\
}"];

	fn_41_basic_block_14 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 14\>:\l\
|#\ returnCode_2\ =\ PHI\ \<3(15),\ 0(12),\ 1(3),\ 3(13)\>\l\
|return\ returnCode_2;\l\
}"];

	fn_41_basic_block_15 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:178509578\<bb\ 15\>:\l\
|tmp_69\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CMR;\l\
|tmp_1\ =\ tmp_69\ &\ 4294901760;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CMR\ =\{v\}\ tmp_1;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CNR\ =\{v\}\ 0;\l\
|_6\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CNR;\l\
goto\ \<bb\ 14\>;\ [100.00%]\l\
}"];

	fn_41_basic_block_0:s -> fn_41_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_41_basic_block_2:s -> fn_41_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[67%]"];
	fn_41_basic_block_2:s -> fn_41_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[33%]"];
	fn_41_basic_block_3:s -> fn_41_basic_block_14:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_41_basic_block_3:s -> fn_41_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_41_basic_block_4:s -> fn_41_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_41_basic_block_4:s -> fn_41_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_41_basic_block_5:s -> fn_41_basic_block_7:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_41_basic_block_6:s -> fn_41_basic_block_7:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_41_basic_block_7:s -> fn_41_basic_block_8:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_41_basic_block_7:s -> fn_41_basic_block_9:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_41_basic_block_8:s -> fn_41_basic_block_9:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_41_basic_block_9:s -> fn_41_basic_block_10:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_41_basic_block_9:s -> fn_41_basic_block_12:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_41_basic_block_10:s -> fn_41_basic_block_15:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_41_basic_block_10:s -> fn_41_basic_block_11:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_41_basic_block_11:s -> fn_41_basic_block_12:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_41_basic_block_12:s -> fn_41_basic_block_13:n [style="solid,bold",color=black,weight=10,constraint=true,label="[13%]"];
	fn_41_basic_block_12:s -> fn_41_basic_block_14:n [style="solid,bold",color=black,weight=10,constraint=true,label="[86%]"];
	fn_41_basic_block_13:s -> fn_41_basic_block_14:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_41_basic_block_14:s -> fn_41_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_41_basic_block_15:s -> fn_41_basic_block_14:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_41_basic_block_0:s -> fn_41_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_GetCompareValueByUs" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_GetCompareValueByUs ()";
	fn_42_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_42_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_42_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_25\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].PSR;\l\
|tmp_26\ =\ tmp_25\ &\ 3;\l\
|_27\ =\ (\<unnamed\ type\>)\ tmp_26;\l\
|_30\ =\ _27\ +\ 255;\l\
|if\ (_30\ \<=\ 2)\l\
\ \ goto\ \<bb\ 3\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [50.00%]\l\
}"];

	fn_42_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870913\<bb\ 3\>:\l\
|_31\ =\ CSWTCH.46[_30];\l\
|CLOCK_SYS_GetFreq\ (_31,\ &clkFreq);\l\
|pretmp_48\ =\ clkFreq;\l\
goto\ \<bb\ 5\>;\ [100.00%]\l\
}"];

	fn_42_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870913\<bb\ 4\>:\l\
|CLOCK_SYS_GetFreq\ (11,\ &clkFreq);\l\
|_34\ =\ clkFreq;\l\
|clkFreq\ =\{v\}\ \{CLOBBER\};\l\
}"];

	fn_42_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 5\>:\l\
|#\ prephitmp_49\ =\ PHI\ \<pretmp_48(3),\ _34(4)\>\l\
|clkFreq\ =\{v\}\ \{CLOBBER\};\l\
|tmp_21\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].PSR;\l\
|tmp_18\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].PSR;\l\
|_19\ =\ tmp_18\ \>\>\ 2;\l\
|_20\ =\ (_Bool)\ _19;\l\
|tmp_16\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CMR;\l\
|_17\ =\ (short\ unsigned\ int)\ tmp_16;\l\
|if\ (_20\ !=\ 0)\l\
\ \ goto\ \<bb\ 7\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [50.00%]\l\
}"];

	fn_42_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870913\<bb\ 6\>:\l\
|_22\ =\ tmp_21\ \>\>\ 3;\l\
|tmp_23\ =\ _22\ &\ 15;\l\
|_24\ =\ (\<unnamed\ type\>)\ tmp_23;\l\
|p_6\ =\ _24\ +\ 1;\l\
|_50\ =\ (int)\ p_6;\l\
}"];

	fn_42_basic_block_7 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 7\>:\l\
|#\ prephitmp_51\ =\ PHI\ \<_50(6),\ 0(5)\>\l\
|_7\ =\ (long\ long\ unsigned\ int)\ _17;\l\
|_8\ =\ _7\ +\ 1;\l\
|nn_11\ =\ _8\ \<\<\ prephitmp_51;\l\
|_12\ =\ nn_11\ *\ 1000000;\l\
|_13\ =\ (long\ long\ unsigned\ int)\ prephitmp_49;\l\
|us_real_14\ =\ _12\ /\ _13;\l\
|_28\ =\ MIN_EXPR\ \<us_real_14,\ 4294967295\>;\l\
|us_local_15\ =\ (uint32_t)\ _28;\l\
|*compareValueUs_5(D)\ =\ us_local_15;\l\
|return;\l\
}"];

	fn_42_basic_block_0:s -> fn_42_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_42_basic_block_2:s -> fn_42_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_42_basic_block_2:s -> fn_42_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_42_basic_block_3:s -> fn_42_basic_block_5:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_42_basic_block_4:s -> fn_42_basic_block_5:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_42_basic_block_5:s -> fn_42_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_42_basic_block_5:s -> fn_42_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_42_basic_block_6:s -> fn_42_basic_block_7:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_42_basic_block_7:s -> fn_42_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_42_basic_block_0:s -> fn_42_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_GetCompareFlag" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_GetCompareFlag ()";
	fn_43_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_43_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_43_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_2\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|_3\ =\ tmp_2\ \>\>\ 7;\l\
|_4\ =\ (_Bool)\ _3;\l\
|return\ _4;\l\
}"];

	fn_43_basic_block_0:s -> fn_43_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_43_basic_block_2:s -> fn_43_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_43_basic_block_0:s -> fn_43_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_ClearCompareFlag" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_ClearCompareFlag ()";
	fn_44_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_44_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_44_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_2\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_3\ =\ tmp_2\ \|\ 128;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ tmp_3;\l\
|vol.11_4\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|return;\l\
}"];

	fn_44_basic_block_0:s -> fn_44_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_44_basic_block_2:s -> fn_44_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_44_basic_block_0:s -> fn_44_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_IsRunning" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_IsRunning ()";
	fn_45_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_45_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_45_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_2\ =\{v\}\ MEM[(const\ struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|_3\ =\ (_Bool)\ tmp_2;\l\
|return\ _3;\l\
}"];

	fn_45_basic_block_0:s -> fn_45_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_45_basic_block_2:s -> fn_45_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_45_basic_block_0:s -> fn_45_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_SetInterrupt" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_SetInterrupt ()";
	fn_46_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_46_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_46_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_3\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_4\ =\ tmp_3\ &\ 4294967103;\l\
|if\ (enableInterrupt_2(D)\ !=\ 0)\l\
\ \ goto\ \<bb\ 3\>;\ [50.00%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [50.00%]\l\
}"];

	fn_46_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:536870912\<bb\ 3\>:\l\
|_8\ =\ tmp_4\ \|\ 64;\l\
}"];

	fn_46_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 4\>:\l\
|#\ prephitmp_9\ =\ PHI\ \<_8(3),\ tmp_4(2)\>\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ prephitmp_9;\l\
|return;\l\
}"];

	fn_46_basic_block_0:s -> fn_46_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_46_basic_block_2:s -> fn_46_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_46_basic_block_2:s -> fn_46_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[50%]"];
	fn_46_basic_block_3:s -> fn_46_basic_block_4:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_46_basic_block_4:s -> fn_46_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_46_basic_block_0:s -> fn_46_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_GetCounterValueByCount" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_GetCounterValueByCount ()";
	fn_47_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_47_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_47_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CNR\ =\{v\}\ 0;\l\
|_2\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CNR;\l\
|cnr_3\ =\ (uint16_t)\ _2;\l\
|return\ cnr_3;\l\
}"];

	fn_47_basic_block_0:s -> fn_47_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_47_basic_block_2:s -> fn_47_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_47_basic_block_0:s -> fn_47_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_StartCounter" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_StartCounter ()";
	fn_48_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_48_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_48_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_2\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_3\ =\ tmp_2\ &\ 4294967166;\l\
|tmp_4\ =\ tmp_3\ \|\ 1;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ tmp_4;\l\
|return;\l\
}"];

	fn_48_basic_block_0:s -> fn_48_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_48_basic_block_2:s -> fn_48_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_48_basic_block_0:s -> fn_48_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_StopCounter" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_StopCounter ()";
	fn_49_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_49_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_49_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_2\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_3\ =\ tmp_2\ &\ 4294967166;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ tmp_3;\l\
|return;\l\
}"];

	fn_49_basic_block_0:s -> fn_49_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_49_basic_block_2:s -> fn_49_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_49_basic_block_0:s -> fn_49_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_LPTMR_DRV_SetPinConfiguration" {
	style="dashed";
	color="black";
	label="LPTMR_DRV_SetPinConfiguration ()";
	fn_50_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_50_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_50_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|tmp_10\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_11\ =\ tmp_10\ &\ 4294967119;\l\
|_12\ =\ (long\ unsigned\ int)\ pinSelect_2(D);\l\
|_13\ =\ _12\ \<\<\ 4;\l\
|_14\ =\ _13\ &\ 48;\l\
|tmp_15\ =\ tmp_11\ \|\ _14;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ tmp_15;\l\
|tmp_4\ =\{v\}\ MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR;\l\
|tmp_5\ =\ tmp_4\ &\ 4294967159;\l\
|_6\ =\ (long\ unsigned\ int)\ pinPolarity_3(D);\l\
|_7\ =\ _6\ \<\<\ 3;\l\
|_8\ =\ _7\ &\ 8;\l\
|tmp_9\ =\ tmp_5\ \|\ _8;\l\
|MEM[(struct\ LPTMR_Type\ *)1074003968B].CSR\ =\{v\}\ tmp_9;\l\
|return;\l\
}"];

	fn_50_basic_block_0:s -> fn_50_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_50_basic_block_2:s -> fn_50_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_50_basic_block_0:s -> fn_50_basic_block_1:n [style="invis",constraint=true];
}
}
