strict digraph "compose( ,  )" {
	node [label="\N"];
	"278:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc377281b50>",
		fillcolor=turquoise,
		label="278:BL
txDoneTick = 1'b1;
stateNext = start;
sNext = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281a10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281b90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281cd0>]",
		style=filled,
		typ=Block];
	"Leaf_262:AL"	 [def_var="['txDoneTick', 'txNext', 'stateNext', 'nNext', 'sNext', 'bNext']",
		label="Leaf_262:AL"];
	"278:BL" -> "Leaf_262:AL"	 [cond="[]",
		lineno=None];
	"299:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772739d0>",
		fillcolor=cadetblue,
		label="299:BS
sNext = sReg + 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772739d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"299:BS" -> "Leaf_262:AL"	 [cond="[]",
		lineno=None];
	"322:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc3772788d0>",
		fillcolor=turquoise,
		label="322:BL
txNext = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278890>]",
		style=filled,
		typ=Block];
	"325:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc3772789d0>",
		fillcolor=springgreen,
		label="325:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"322:BL" -> "325:IF"	 [cond="[]",
		lineno=None];
	"343:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fc377278b50>",
		def_var="['tx']",
		fillcolor=deepskyblue,
		label="343:AS
tx = txReg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['txReg']"];
	"238:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fc3775701d0>",
		clk_sens=True,
		fillcolor=gold,
		label="238:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'stateNext', 'txNext', 'idle', 'nNext', 'sNext', 'bNext']"];
	"Leaf_262:AL" -> "238:AL";
	"318:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772787d0>",
		fillcolor=cadetblue,
		label="318:BS
sNext = sReg + 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772787d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"318:BS" -> "Leaf_262:AL"	 [cond="[]",
		lineno=None];
	"240:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc376e9e590>",
		fillcolor=springgreen,
		label="240:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"250:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc376e9ea90>",
		fillcolor=turquoise,
		label="250:BL
stateReg <= stateNext;
sReg <= sNext;
bReg <= bNext;
nReg <= nNext;
txReg <= txNext;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e710>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fc376e9e850>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e990>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fc376e9ead0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9ec10>]",
		style=filled,
		typ=Block];
	"240:IF" -> "250:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=240];
	"241:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc376e9e3d0>",
		fillcolor=turquoise,
		label="241:BL
stateReg <= idle;
sReg <= 1'b0;
bReg <= 1'b0;
nReg <= 1'b0;
txReg <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e050>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fc376e9e190>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e2d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fc376e9e410>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc376e9e550>]",
		style=filled,
		typ=Block];
	"240:IF" -> "241:BL"	 [cond="['reset']",
		label=reset,
		lineno=240];
	"303:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fc377273250>",
		fillcolor=lightcyan,
		label="303:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"303:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc377273b50>",
		fillcolor=turquoise,
		label="303:BL
txNext = bReg[0];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273b10>]",
		style=filled,
		typ=Block];
	"303:CA" -> "303:BL"	 [cond="[]",
		lineno=None];
	"333:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278f50>",
		fillcolor=cadetblue,
		label="333:BS
sNext = sReg + 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278f50>]",
		style=filled,
		typ=BlockingSubstitution];
	"333:BS" -> "Leaf_262:AL"	 [cond="[]",
		lineno=None];
	"263:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc377281490>",
		fillcolor=turquoise,
		label="263:BL
stateNext = stateReg;
sNext = sReg;
bNext = bReg;
nNext = nReg;
txNext = txReg;
txDoneTick = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ed90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc376e9ef10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281090>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772811d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281310>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281450>]",
		style=filled,
		typ=Block];
	"272:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fc377273c10>",
		fillcolor=linen,
		label="272:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"263:BL" -> "272:CS"	 [cond="[]",
		lineno=None];
	"313:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278490>",
		fillcolor=cadetblue,
		label="313:BS
stateNext = stop;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278490>]",
		style=filled,
		typ=BlockingSubstitution];
	"313:BS" -> "Leaf_262:AL"	 [cond="[]",
		lineno=None];
	"326:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc377278d90>",
		fillcolor=springgreen,
		label="326:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"325:IF" -> "326:IF"	 [cond="['sTick']",
		label=sTick,
		lineno=325];
	"239:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc377570d10>",
		fillcolor=turquoise,
		label="239:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"239:BL" -> "240:IF"	 [cond="[]",
		lineno=None];
	"274:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc377281790>",
		fillcolor=turquoise,
		label="274:BL
txNext = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281750>]",
		style=filled,
		typ=Block];
	"277:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc3772818d0>",
		fillcolor=springgreen,
		label="277:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"274:BL" -> "277:IF"	 [cond="[]",
		lineno=None];
	"Leaf_238:AL"	 [def_var="['bReg', 'sReg', 'nReg', 'txReg', 'stateReg']",
		label="Leaf_238:AL"];
	"250:BL" -> "Leaf_238:AL"	 [cond="[]",
		lineno=None];
	"286:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fc377281d50>",
		fillcolor=lightcyan,
		label="286:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"286:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc377273210>",
		fillcolor=turquoise,
		label="286:BL
txNext = 0;
txDoneTick = 1'b0;
bNext = din;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281e50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377281fd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273150>]",
		style=filled,
		typ=Block];
	"286:CA" -> "286:BL"	 [cond="[]",
		lineno=None];
	"290:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc377273290>",
		fillcolor=springgreen,
		label="290:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"291:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc377273850>",
		fillcolor=springgreen,
		label="291:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"290:IF" -> "291:IF"	 [cond="['sTick']",
		label=sTick,
		lineno=290];
	"292:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc377273650>",
		fillcolor=turquoise,
		label="292:BL
stateNext = data;
sNext = 1'b0;
nNext = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273550>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273690>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3772737d0>]",
		style=filled,
		typ=Block];
	"292:BL" -> "Leaf_262:AL"	 [cond="[]",
		lineno=None];
	"327:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc377278cd0>",
		fillcolor=turquoise,
		label="327:BL
stateNext = idle;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278d10>]",
		style=filled,
		typ=Block];
	"327:BL" -> "Leaf_262:AL"	 [cond="[]",
		lineno=None];
	"322:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fc377273bd0>",
		fillcolor=lightcyan,
		label="322:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"322:CA" -> "322:BL"	 [cond="[]",
		lineno=None];
	"Leaf_238:AL" -> "343:AS";
	"262:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fc376e9ec90>",
		clk_sens=False,
		fillcolor=gold,
		label="262:AL",
		sens="['din', 'nReg', 'bReg', 'stop', 'sReg', 'start', 'idle', 'stateReg', 'data', 'txReg']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['din', 'nReg', 'txStart', 'dataBits', 'sbTick', 'stop', 'stateReg', 'start', 'idle', 'sTick', 'sReg', 'data', 'bReg', 'txReg']"];
	"Leaf_238:AL" -> "262:AL";
	"306:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc377273c50>",
		fillcolor=springgreen,
		label="306:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"307:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc377278710>",
		fillcolor=springgreen,
		label="307:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"306:IF" -> "307:IF"	 [cond="['sTick']",
		label=sTick,
		lineno=306];
	"308:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc377278190>",
		fillcolor=turquoise,
		label="308:BL
sNext = 0;
bNext = bReg >> 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377273f10>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278150>]",
		style=filled,
		typ=Block];
	"312:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc377278450>",
		fillcolor=springgreen,
		label="312:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"308:BL" -> "312:IF"	 [cond="[]",
		lineno=None];
	"272:CS" -> "303:CA"	 [cond="['stateReg']",
		label=stateReg,
		lineno=272];
	"272:CS" -> "286:CA"	 [cond="['stateReg']",
		label=stateReg,
		lineno=272];
	"272:CS" -> "322:CA"	 [cond="['stateReg']",
		label=stateReg,
		lineno=272];
	"274:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fc3772815d0>",
		fillcolor=lightcyan,
		label="274:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"272:CS" -> "274:CA"	 [cond="['stateReg']",
		label=stateReg,
		lineno=272];
	"262:AL" -> "263:BL"	 [cond="[]",
		lineno=None];
	"303:BL" -> "306:IF"	 [cond="[]",
		lineno=None];
	"277:IF" -> "278:BL"	 [cond="['txStart']",
		label=txStart,
		lineno=277];
	"291:IF" -> "299:BS"	 [cond="['sReg']",
		label="!((sReg == 15))",
		lineno=291];
	"291:IF" -> "292:BL"	 [cond="['sReg']",
		label="(sReg == 15)",
		lineno=291];
	"274:CA" -> "274:BL"	 [cond="[]",
		lineno=None];
	"312:IF" -> "313:BS"	 [cond="['nReg', 'dataBits']",
		label="(nReg == dataBits - 1)",
		lineno=312];
	"315:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278690>",
		fillcolor=cadetblue,
		label="315:BS
nNext = nReg + 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc377278690>]",
		style=filled,
		typ=BlockingSubstitution];
	"312:IF" -> "315:BS"	 [cond="['nReg', 'dataBits']",
		label="!((nReg == dataBits - 1))",
		lineno=312];
	"286:BL" -> "290:IF"	 [cond="[]",
		lineno=None];
	"241:BL" -> "Leaf_238:AL"	 [cond="[]",
		lineno=None];
	"307:IF" -> "318:BS"	 [cond="['sReg']",
		label="!((sReg == 15))",
		lineno=307];
	"307:IF" -> "308:BL"	 [cond="['sReg']",
		label="(sReg == 15)",
		lineno=307];
	"326:IF" -> "333:BS"	 [cond="['sReg', 'sbTick']",
		label="!((sReg == sbTick - 1))",
		lineno=326];
	"326:IF" -> "327:BL"	 [cond="['sReg', 'sbTick']",
		label="(sReg == sbTick - 1)",
		lineno=326];
	"315:BS" -> "Leaf_262:AL"	 [cond="[]",
		lineno=None];
	"238:AL" -> "239:BL"	 [cond="[]",
		lineno=None];
}
