strict digraph "compose( ,  )" {
	node [label="\N"];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa5c2524890>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa5c2532390>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:AL" -> "16:IF"	[cond="[]",
		lineno=None];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa5c2527950>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa5c6685d10>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:CA" -> "30:IF"	[cond="[]",
		lineno=None];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fa5c24d6bd0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = present_state & in;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5c24cebd0>",
		fillcolor=turquoise,
		label="17:BL
present_state <= 0;
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5c24ce4d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fa5c2532650>]",
		style=filled,
		typ=Block];
	"Leaf_15:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_15:AL"];
	"17:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"Leaf_28:AL"	[def_var="['next_state']",
		label="Leaf_28:AL"];
	"Leaf_28:AL" -> "15:AL";
	"34:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa5c25aa250>",
		fillcolor=lightcyan,
		label="34:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"34:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa5c2198b10>",
		fillcolor=springgreen,
		label="34:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"34:CA" -> "34:IF"	[cond="[]",
		lineno=None];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa5c3dbf450>",
		fillcolor=cadetblue,
		label="31:BS
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa5c3dbf450>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"30:IF" -> "31:BS"	[cond="['in']",
		label=in,
		lineno=30];
	"33:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa5c25aa110>",
		fillcolor=cadetblue,
		label="33:BS
next_state = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa5c25aa110>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:IF" -> "33:BS"	[cond="['in']",
		label="!(in)",
		lineno=30];
	"37:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa5c2198310>",
		fillcolor=cadetblue,
		label="37:BS
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa5c2198310>]",
		style=filled,
		typ=BlockingSubstitution];
	"37:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"16:IF" -> "17:BL"	[cond="['reset']",
		label=reset,
		lineno=16];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa5c253d6d0>",
		fillcolor=turquoise,
		label="22:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa5c2527650>]",
		style=filled,
		typ=Block];
	"16:IF" -> "22:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=16];
	"29:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fa5c2527f50>",
		fillcolor=linen,
		label="29:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"29:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "34:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"Leaf_15:AL" -> "15:AL";
	"Leaf_15:AL" -> "12:AS";
	"28:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa5c2527e90>",
		clk_sens=False,
		fillcolor=gold,
		label="28:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"Leaf_15:AL" -> "28:AL";
	"22:BL" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"34:IF" -> "37:BS"	[cond="['in']",
		label="!(in)",
		lineno=34];
	"35:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa5c2198a10>",
		fillcolor=cadetblue,
		label="35:BS
next_state = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa5c2198a10>]",
		style=filled,
		typ=BlockingSubstitution];
	"34:IF" -> "35:BS"	[cond="['in']",
		label=in,
		lineno=34];
	"28:AL" -> "29:CS"	[cond="[]",
		lineno=None];
	"33:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
	"35:BS" -> "Leaf_28:AL"	[cond="[]",
		lineno=None];
}
