git clone --depth 1 --no-tags https://github.com/ZhiyingZh/test.git f:/verilog_sva_gh_scraper/data/full_repos/737825569
git clone --depth 1 --no-tags https://github.com/jaewonlee16/Vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/737495779
git clone --depth 1 --no-tags https://github.com/ZeddBao/temp_ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/738155450
git clone --depth 1 --no-tags https://github.com/EricWu1213/FPGA_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/737664751
git clone --depth 1 --no-tags https://github.com/vakeesank99/Image_processing_on_ZYNQ.git f:/verilog_sva_gh_scraper/data/full_repos/738789074
git clone --depth 1 --no-tags https://github.com/Awe1123/EDA_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/734194153
git clone --depth 1 --no-tags https://github.com/prayogak/VPNBuildEdu.git f:/verilog_sva_gh_scraper/data/full_repos/736640737
git clone --depth 1 --no-tags https://github.com/Rahul-Cheruku/Verilog-Calculator-ASCII.git f:/verilog_sva_gh_scraper/data/full_repos/737915116
git clone --depth 1 --no-tags https://github.com/Qglddd111/ECE755_gnn.git f:/verilog_sva_gh_scraper/data/full_repos/732621265
git clone --depth 1 --no-tags https://github.com/elkw/EECS_251LA.git f:/verilog_sva_gh_scraper/data/full_repos/732807921
git clone --depth 1 --no-tags https://github.com/ASIFMUHAMMED756/Waveform-Generator-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/732877280
git clone --depth 1 --no-tags https://github.com/50049/Dlab.git f:/verilog_sva_gh_scraper/data/full_repos/732876488
git clone --depth 1 --no-tags https://github.com/AlaaTaha32/Overlapping-Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/732847498
git clone --depth 1 --no-tags https://github.com/chinafpga/litedram_p2.git f:/verilog_sva_gh_scraper/data/full_repos/734140077
git clone --depth 1 --no-tags https://github.com/YerraBhaskaraVaraPrasad/First_in_First_out.git f:/verilog_sva_gh_scraper/data/full_repos/734951780
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/Clock-Divider-by-PI.git f:/verilog_sva_gh_scraper/data/full_repos/734581496
git clone --depth 1 --no-tags https://github.com/philam2001/RISC_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/734914402
git clone --depth 1 --no-tags https://github.com/JVIiracLe/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/736343382
git clone --depth 1 --no-tags https://github.com/Linkyed/PBL2-CIRCUITOS-DIGITAIS.git f:/verilog_sva_gh_scraper/data/full_repos/736459339
git clone --depth 1 --no-tags https://github.com/seankooo/VLSI-Project.git f:/verilog_sva_gh_scraper/data/full_repos/736514967
git clone --depth 1 --no-tags https://github.com/vyom-elan/Caravel_User_Project_Timer.git f:/verilog_sva_gh_scraper/data/full_repos/736361094
git clone --depth 1 --no-tags https://github.com/Tiru373/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/737040276
git clone --depth 1 --no-tags https://github.com/zevv/cic.git f:/verilog_sva_gh_scraper/data/full_repos/736737316
git clone --depth 1 --no-tags https://github.com/el21ycl/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/737036252
git clone --depth 1 --no-tags https://github.com/PythonLinks/Z80Class.git f:/verilog_sva_gh_scraper/data/full_repos/737796300
git clone --depth 1 --no-tags https://github.com/aroig1/Pipelined_Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/737917575
git clone --depth 1 --no-tags https://github.com/pinchihuang/shooting-game.git f:/verilog_sva_gh_scraper/data/full_repos/737477219
git clone --depth 1 --no-tags https://github.com/AhsanM71/Combination-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/738240999
git clone --depth 1 --no-tags https://github.com/akshayrao9708/reduced_restoring_divider.git f:/verilog_sva_gh_scraper/data/full_repos/738264428
git clone --depth 1 --no-tags https://github.com/Potassium-chromate/Snake.git f:/verilog_sva_gh_scraper/data/full_repos/736488654
git clone --depth 1 --no-tags https://github.com/emma16163/extra_labD.git f:/verilog_sva_gh_scraper/data/full_repos/738542183
git clone --depth 1 --no-tags https://github.com/TsingPig/SingleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/738753554
git clone --depth 1 --no-tags https://github.com/jmstein7/MPL_Data_Collector.git f:/verilog_sva_gh_scraper/data/full_repos/738998737
git clone --depth 1 --no-tags https://github.com/thanhbien0402/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/738854072
git clone --depth 1 --no-tags https://github.com/wxxcl0825/DinoGame.git f:/verilog_sva_gh_scraper/data/full_repos/736593257
git clone --depth 1 --no-tags https://github.com/Mixih/NAIL.git f:/verilog_sva_gh_scraper/data/full_repos/735440061
git clone --depth 1 --no-tags https://github.com/PadmayyagariMayavathi/100-Days-Challenge-RTL-Programming-.git f:/verilog_sva_gh_scraper/data/full_repos/736140890
git clone --depth 1 --no-tags https://github.com/rishabh4749/JKFF.git f:/verilog_sva_gh_scraper/data/full_repos/737695970
git clone --depth 1 --no-tags https://github.com/rishabh4749/Decade_Counter_Reset1.git f:/verilog_sva_gh_scraper/data/full_repos/737472395
git clone --depth 1 --no-tags https://github.com/BAJANTRISIVA/-30daysofverilog.git f:/verilog_sva_gh_scraper/data/full_repos/736506659
git clone --depth 1 --no-tags https://github.com/Landom3562/Single-cycle_MIPS_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/736050604
git clone --depth 1 --no-tags https://github.com/jnaraujo/tec498_2023_2_projeto_03.git f:/verilog_sva_gh_scraper/data/full_repos/732572213
git clone --depth 1 --no-tags https://github.com/xjh2000/craft_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/735324138
git clone --depth 1 --no-tags https://github.com/ChrisJH95/verilog-project.git f:/verilog_sva_gh_scraper/data/full_repos/738252573
git clone --depth 1 --no-tags https://github.com/billauer/smartzynq-projects.git f:/verilog_sva_gh_scraper/data/full_repos/739088774
git clone --depth 1 --no-tags https://github.com/PierreBB2002/Multi-cycle-MIPS-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/739029960
git clone --depth 1 --no-tags https://github.com/kwhr0/fz80.git f:/verilog_sva_gh_scraper/data/full_repos/734170786
git clone --depth 1 --no-tags https://github.com/ZakWillCode/MultiSIKEles.git f:/verilog_sva_gh_scraper/data/full_repos/732790130
git clone --depth 1 --no-tags https://github.com/quangnm4202/non_stop_ETC.git f:/verilog_sva_gh_scraper/data/full_repos/732556694
git clone --depth 1 --no-tags https://github.com/alb-x-n/Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/732593221
git clone --depth 1 --no-tags https://github.com/DomnikBrandstetter/JKU_Demo.git f:/verilog_sva_gh_scraper/data/full_repos/732942413
git clone --depth 1 --no-tags https://github.com/guepernt/ADD_Demos.git f:/verilog_sva_gh_scraper/data/full_repos/733700149
git clone --depth 1 --no-tags https://github.com/userVincent/AXI_REG.git f:/verilog_sva_gh_scraper/data/full_repos/735119433
git clone --depth 1 --no-tags https://github.com/userVincent/KM-DFX_RP.git f:/verilog_sva_gh_scraper/data/full_repos/735130619
git clone --depth 1 --no-tags https://github.com/ibanespm/ALU-32BITS-ARM-IMPLEMTENTATION.git f:/verilog_sva_gh_scraper/data/full_repos/735432079
git clone --depth 1 --no-tags https://github.com/Yuru-0630/Logic-Design-and-Laboratory-Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/735337538
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/DSP-Slice.git f:/verilog_sva_gh_scraper/data/full_repos/735896060
git clone --depth 1 --no-tags https://github.com/maxeg291/DZ_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/735519834
git clone --depth 1 --no-tags https://github.com/panigantiTarun/Implementation-of-Single-Cycle-MIPS-Processor-on-Nexys4-DDR.git f:/verilog_sva_gh_scraper/data/full_repos/736111415
git clone --depth 1 --no-tags https://github.com/ASOKAN-MAXVY/8-BIT--ANALOG.git f:/verilog_sva_gh_scraper/data/full_repos/736140969
git clone --depth 1 --no-tags https://github.com/nenadstoisavljevic/verilog-piano.git f:/verilog_sva_gh_scraper/data/full_repos/736015344
git clone --depth 1 --no-tags https://github.com/sunhaolou/Hardware-projects.git f:/verilog_sva_gh_scraper/data/full_repos/737665997
git clone --depth 1 --no-tags https://github.com/suga-vanam/tic-tac-toe.git f:/verilog_sva_gh_scraper/data/full_repos/738045611
git clone --depth 1 --no-tags https://github.com/Zharasbek/half_full_adder_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/738135126
git clone --depth 1 --no-tags https://github.com/TranNguyenAnhKhoa/Square-root-algorithm-use-continous-assignment.git f:/verilog_sva_gh_scraper/data/full_repos/738861499
git clone --depth 1 --no-tags https://github.com/LaiCharlie/NYCU-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/738878972
git clone --depth 1 --no-tags https://github.com/DoyleBellamy/TOBB_ETU_Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/738854357
git clone --depth 1 --no-tags https://github.com/Ignite2001/DOM_codev.git f:/verilog_sva_gh_scraper/data/full_repos/738435138
git clone --depth 1 --no-tags https://github.com/IssacAmin/PIC-8259A.git f:/verilog_sva_gh_scraper/data/full_repos/738290238
git clone --depth 1 --no-tags https://github.com/Cheng-yang0513/FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/738455662
git clone --depth 1 --no-tags https://github.com/pouree/extra_labD.git f:/verilog_sva_gh_scraper/data/full_repos/738529969
git clone --depth 1 --no-tags https://github.com/Onurkart/FB-CPU-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/738522957
git clone --depth 1 --no-tags https://github.com/Azizburak2/FBU-CPU-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/738714190
git clone --depth 1 --no-tags https://github.com/kchandrasek4/Pipelined_Proccesor.git f:/verilog_sva_gh_scraper/data/full_repos/738695465
git clone --depth 1 --no-tags https://github.com/TonyHu2001s/UCAS-Advanced_DIC.git f:/verilog_sva_gh_scraper/data/full_repos/734570588
git clone --depth 1 --no-tags https://github.com/RanaMohamad21/8259-PIC-Project.git f:/verilog_sva_gh_scraper/data/full_repos/734338473
git clone --depth 1 --no-tags https://github.com/JunnanLi/ThreeStage-Packet-Parser.git f:/verilog_sva_gh_scraper/data/full_repos/739474547
git clone --depth 1 --no-tags https://github.com/rishabh4749/Left_Right_Arithmetic_Shifter.git f:/verilog_sva_gh_scraper/data/full_repos/737869231
git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Synchronous_Reset_2.git f:/verilog_sva_gh_scraper/data/full_repos/736898834
git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Gate.git f:/verilog_sva_gh_scraper/data/full_repos/737016307
git clone --depth 1 --no-tags https://github.com/Hafsa1918/RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/738604294
git clone --depth 1 --no-tags https://github.com/frontcover/SKL_Radar_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/738671227
git clone --depth 1 --no-tags https://github.com/vyom-elan/Counter_caravel_project.git f:/verilog_sva_gh_scraper/data/full_repos/738889759
git clone --depth 1 --no-tags https://github.com/WajeehaTahir/pipelined-rca.git f:/verilog_sva_gh_scraper/data/full_repos/735025627
git clone --depth 1 --no-tags https://github.com/Silviozv/PBL-Sistemas-Digitais-Interface-de-Entrada-e-Saida.git f:/verilog_sva_gh_scraper/data/full_repos/736816922
git clone --depth 1 --no-tags https://github.com/EdwardLeeMacau/computer_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/736211174
git clone --depth 1 --no-tags https://github.com/vncprado/COMP2003-devcontainer.git f:/verilog_sva_gh_scraper/data/full_repos/733149213
git clone --depth 1 --no-tags https://github.com/nikhilrawat543/DigitalBhem-Image-Classification-Project.git f:/verilog_sva_gh_scraper/data/full_repos/732658750
git clone --depth 1 --no-tags https://github.com/tien0709/DATKLL-TICTACTOE_GAME.git f:/verilog_sva_gh_scraper/data/full_repos/732987892
git clone --depth 1 --no-tags https://github.com/KushagraLPU/CadenceWork.git f:/verilog_sva_gh_scraper/data/full_repos/732978346
git clone --depth 1 --no-tags https://github.com/Refangs/fpga-projects-fa23-andi.git f:/verilog_sva_gh_scraper/data/full_repos/733341241
git clone --depth 1 --no-tags https://github.com/MrMisterial/tt05-FIR.git f:/verilog_sva_gh_scraper/data/full_repos/733464342
git clone --depth 1 --no-tags https://github.com/gunjyo0817/FPGA-Writing-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/737714803
git clone --depth 1 --no-tags https://github.com/chapelea/PacmanInVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/732832593
git clone --depth 1 --no-tags https://github.com/AndersonHsieh0330/cpu_8b_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/737739657
git clone --depth 1 --no-tags https://github.com/bhadmusm/CodeWord-Dectector-System.git f:/verilog_sva_gh_scraper/data/full_repos/739106185
git clone --depth 1 --no-tags https://github.com/abdallahahmed10/AES-project-.git f:/verilog_sva_gh_scraper/data/full_repos/734936823
git clone --depth 1 --no-tags https://github.com/amraliraqi/ECE-3300---Digital-Circuit-Design-Using-Verilog-By-Anas-Salah-Eddin-.git f:/verilog_sva_gh_scraper/data/full_repos/737421039
git clone --depth 1 --no-tags https://github.com/nick-pilgrim/hello.git f:/verilog_sva_gh_scraper/data/full_repos/733681931
git clone --depth 1 --no-tags https://github.com/CuongTranMCU/RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/734241789
