// Seed: 2732084759
`timescale 1 ps / 1ps
module module_0;
  always @(1 or posedge 1 - 1'b0) begin
    if (id_0 < id_0) id_0 <= id_0 & id_0;
  end
endmodule
