#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bc0b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bc0d00 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1bce020 .functor NOT 1, L_0x1bf9ec0, C4<0>, C4<0>, C4<0>;
L_0x1bf9c50 .functor XOR 1, L_0x1bf9af0, L_0x1bf9bb0, C4<0>, C4<0>;
L_0x1bf9db0 .functor XOR 1, L_0x1bf9c50, L_0x1bf9d10, C4<0>, C4<0>;
v0x1bf5730_0 .net *"_ivl_10", 0 0, L_0x1bf9d10;  1 drivers
v0x1bf5830_0 .net *"_ivl_12", 0 0, L_0x1bf9db0;  1 drivers
v0x1bf5910_0 .net *"_ivl_2", 0 0, L_0x1bf82b0;  1 drivers
v0x1bf59d0_0 .net *"_ivl_4", 0 0, L_0x1bf9af0;  1 drivers
v0x1bf5ab0_0 .net *"_ivl_6", 0 0, L_0x1bf9bb0;  1 drivers
v0x1bf5be0_0 .net *"_ivl_8", 0 0, L_0x1bf9c50;  1 drivers
v0x1bf5cc0_0 .net "a", 0 0, v0x1bf2590_0;  1 drivers
v0x1bf5d60_0 .net "b", 0 0, v0x1bf2630_0;  1 drivers
v0x1bf5e00_0 .net "c", 0 0, v0x1bf26d0_0;  1 drivers
v0x1bf5ea0_0 .var "clk", 0 0;
v0x1bf5f40_0 .net "d", 0 0, v0x1bf2840_0;  1 drivers
v0x1bf5fe0_0 .net "out_dut", 0 0, L_0x1bf9860;  1 drivers
v0x1bf6080_0 .net "out_ref", 0 0, L_0x1bf6f40;  1 drivers
v0x1bf6120_0 .var/2u "stats1", 159 0;
v0x1bf61c0_0 .var/2u "strobe", 0 0;
v0x1bf6260_0 .net "tb_match", 0 0, L_0x1bf9ec0;  1 drivers
v0x1bf6320_0 .net "tb_mismatch", 0 0, L_0x1bce020;  1 drivers
v0x1bf63e0_0 .net "wavedrom_enable", 0 0, v0x1bf2930_0;  1 drivers
v0x1bf6480_0 .net "wavedrom_title", 511 0, v0x1bf29d0_0;  1 drivers
L_0x1bf82b0 .concat [ 1 0 0 0], L_0x1bf6f40;
L_0x1bf9af0 .concat [ 1 0 0 0], L_0x1bf6f40;
L_0x1bf9bb0 .concat [ 1 0 0 0], L_0x1bf9860;
L_0x1bf9d10 .concat [ 1 0 0 0], L_0x1bf6f40;
L_0x1bf9ec0 .cmp/eeq 1, L_0x1bf82b0, L_0x1bf9db0;
S_0x1bc0e90 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1bc0d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1bc1610 .functor NOT 1, v0x1bf26d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bce8e0 .functor NOT 1, v0x1bf2630_0, C4<0>, C4<0>, C4<0>;
L_0x1bf6690 .functor AND 1, L_0x1bc1610, L_0x1bce8e0, C4<1>, C4<1>;
L_0x1bf6730 .functor NOT 1, v0x1bf2840_0, C4<0>, C4<0>, C4<0>;
L_0x1bf6860 .functor NOT 1, v0x1bf2590_0, C4<0>, C4<0>, C4<0>;
L_0x1bf6960 .functor AND 1, L_0x1bf6730, L_0x1bf6860, C4<1>, C4<1>;
L_0x1bf6a40 .functor OR 1, L_0x1bf6690, L_0x1bf6960, C4<0>, C4<0>;
L_0x1bf6b00 .functor AND 1, v0x1bf2590_0, v0x1bf26d0_0, C4<1>, C4<1>;
L_0x1bf6bc0 .functor AND 1, L_0x1bf6b00, v0x1bf2840_0, C4<1>, C4<1>;
L_0x1bf6c80 .functor OR 1, L_0x1bf6a40, L_0x1bf6bc0, C4<0>, C4<0>;
L_0x1bf6df0 .functor AND 1, v0x1bf2630_0, v0x1bf26d0_0, C4<1>, C4<1>;
L_0x1bf6e60 .functor AND 1, L_0x1bf6df0, v0x1bf2840_0, C4<1>, C4<1>;
L_0x1bf6f40 .functor OR 1, L_0x1bf6c80, L_0x1bf6e60, C4<0>, C4<0>;
v0x1bce290_0 .net *"_ivl_0", 0 0, L_0x1bc1610;  1 drivers
v0x1bce330_0 .net *"_ivl_10", 0 0, L_0x1bf6960;  1 drivers
v0x1bf0d80_0 .net *"_ivl_12", 0 0, L_0x1bf6a40;  1 drivers
v0x1bf0e40_0 .net *"_ivl_14", 0 0, L_0x1bf6b00;  1 drivers
v0x1bf0f20_0 .net *"_ivl_16", 0 0, L_0x1bf6bc0;  1 drivers
v0x1bf1050_0 .net *"_ivl_18", 0 0, L_0x1bf6c80;  1 drivers
v0x1bf1130_0 .net *"_ivl_2", 0 0, L_0x1bce8e0;  1 drivers
v0x1bf1210_0 .net *"_ivl_20", 0 0, L_0x1bf6df0;  1 drivers
v0x1bf12f0_0 .net *"_ivl_22", 0 0, L_0x1bf6e60;  1 drivers
v0x1bf13d0_0 .net *"_ivl_4", 0 0, L_0x1bf6690;  1 drivers
v0x1bf14b0_0 .net *"_ivl_6", 0 0, L_0x1bf6730;  1 drivers
v0x1bf1590_0 .net *"_ivl_8", 0 0, L_0x1bf6860;  1 drivers
v0x1bf1670_0 .net "a", 0 0, v0x1bf2590_0;  alias, 1 drivers
v0x1bf1730_0 .net "b", 0 0, v0x1bf2630_0;  alias, 1 drivers
v0x1bf17f0_0 .net "c", 0 0, v0x1bf26d0_0;  alias, 1 drivers
v0x1bf18b0_0 .net "d", 0 0, v0x1bf2840_0;  alias, 1 drivers
v0x1bf1970_0 .net "out", 0 0, L_0x1bf6f40;  alias, 1 drivers
S_0x1bf1ad0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1bc0d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1bf2590_0 .var "a", 0 0;
v0x1bf2630_0 .var "b", 0 0;
v0x1bf26d0_0 .var "c", 0 0;
v0x1bf27a0_0 .net "clk", 0 0, v0x1bf5ea0_0;  1 drivers
v0x1bf2840_0 .var "d", 0 0;
v0x1bf2930_0 .var "wavedrom_enable", 0 0;
v0x1bf29d0_0 .var "wavedrom_title", 511 0;
S_0x1bf1d70 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1bf1ad0;
 .timescale -12 -12;
v0x1bf1fd0_0 .var/2s "count", 31 0;
E_0x1bbbac0/0 .event negedge, v0x1bf27a0_0;
E_0x1bbbac0/1 .event posedge, v0x1bf27a0_0;
E_0x1bbbac0 .event/or E_0x1bbbac0/0, E_0x1bbbac0/1;
E_0x1bbbd10 .event negedge, v0x1bf27a0_0;
E_0x1ba59f0 .event posedge, v0x1bf27a0_0;
S_0x1bf20d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1bf1ad0;
 .timescale -12 -12;
v0x1bf22d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bf23b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1bf1ad0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bf2b30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1bc0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1bf70a0 .functor NOT 1, v0x1bf26d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf7110 .functor NOT 1, v0x1bf2840_0, C4<0>, C4<0>, C4<0>;
L_0x1bf71a0 .functor AND 1, L_0x1bf70a0, L_0x1bf7110, C4<1>, C4<1>;
L_0x1bf72b0 .functor AND 1, L_0x1bf71a0, v0x1bf2590_0, C4<1>, C4<1>;
L_0x1bf73a0 .functor NOT 1, v0x1bf2630_0, C4<0>, C4<0>, C4<0>;
L_0x1bf7410 .functor AND 1, L_0x1bf72b0, L_0x1bf73a0, C4<1>, C4<1>;
L_0x1bf7560 .functor NOT 1, v0x1bf26d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf76e0 .functor AND 1, L_0x1bf7560, v0x1bf2840_0, C4<1>, C4<1>;
L_0x1bf7900 .functor AND 1, L_0x1bf76e0, v0x1bf2590_0, C4<1>, C4<1>;
L_0x1bf79c0 .functor OR 1, L_0x1bf7410, L_0x1bf7900, C4<0>, C4<0>;
L_0x1bf7b30 .functor NOT 1, v0x1bf26d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf7ba0 .functor NOT 1, v0x1bf2840_0, C4<0>, C4<0>, C4<0>;
L_0x1bf7c80 .functor AND 1, L_0x1bf7b30, L_0x1bf7ba0, C4<1>, C4<1>;
L_0x1bf7d40 .functor NOT 1, v0x1bf2590_0, C4<0>, C4<0>, C4<0>;
L_0x1bf7c10 .functor AND 1, L_0x1bf7c80, L_0x1bf7d40, C4<1>, C4<1>;
L_0x1bf7fe0 .functor OR 1, L_0x1bf79c0, L_0x1bf7c10, C4<0>, C4<0>;
L_0x1bf8180 .functor NOT 1, v0x1bf26d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf81f0 .functor AND 1, L_0x1bf8180, v0x1bf2840_0, C4<1>, C4<1>;
L_0x1bf8350 .functor NOT 1, v0x1bf2630_0, C4<0>, C4<0>, C4<0>;
L_0x1bf83c0 .functor AND 1, L_0x1bf81f0, L_0x1bf8350, C4<1>, C4<1>;
L_0x1bf8580 .functor OR 1, L_0x1bf7fe0, L_0x1bf83c0, C4<0>, C4<0>;
L_0x1bf8690 .functor AND 1, v0x1bf26d0_0, v0x1bf2840_0, C4<1>, C4<1>;
L_0x1bf87c0 .functor AND 1, L_0x1bf8690, v0x1bf2590_0, C4<1>, C4<1>;
L_0x1bf8880 .functor AND 1, L_0x1bf87c0, v0x1bf2630_0, C4<1>, C4<1>;
L_0x1bf8b20 .functor OR 1, L_0x1bf8580, L_0x1bf8880, C4<0>, C4<0>;
L_0x1bf8c30 .functor NOT 1, v0x1bf2840_0, C4<0>, C4<0>, C4<0>;
L_0x1bf8d80 .functor AND 1, v0x1bf26d0_0, L_0x1bf8c30, C4<1>, C4<1>;
L_0x1bf8e40 .functor AND 1, L_0x1bf8d80, v0x1bf2630_0, C4<1>, C4<1>;
L_0x1bf8ff0 .functor OR 1, L_0x1bf8b20, L_0x1bf8e40, C4<0>, C4<0>;
L_0x1bf9100 .functor AND 1, v0x1bf26d0_0, v0x1bf2840_0, C4<1>, C4<1>;
L_0x1bf9270 .functor AND 1, L_0x1bf9100, v0x1bf2630_0, C4<1>, C4<1>;
L_0x1bf9330 .functor OR 1, L_0x1bf8ff0, L_0x1bf9270, C4<0>, C4<0>;
L_0x1bf9550 .functor AND 1, v0x1bf26d0_0, v0x1bf2630_0, C4<1>, C4<1>;
L_0x1bf95c0 .functor NOT 1, v0x1bf2590_0, C4<0>, C4<0>, C4<0>;
L_0x1bf9750 .functor AND 1, L_0x1bf9550, L_0x1bf95c0, C4<1>, C4<1>;
L_0x1bf9860 .functor OR 1, L_0x1bf9330, L_0x1bf9750, C4<0>, C4<0>;
v0x1bf2e20_0 .net *"_ivl_0", 0 0, L_0x1bf70a0;  1 drivers
v0x1bf2f00_0 .net *"_ivl_10", 0 0, L_0x1bf7410;  1 drivers
v0x1bf2fe0_0 .net *"_ivl_12", 0 0, L_0x1bf7560;  1 drivers
v0x1bf30d0_0 .net *"_ivl_14", 0 0, L_0x1bf76e0;  1 drivers
v0x1bf31b0_0 .net *"_ivl_16", 0 0, L_0x1bf7900;  1 drivers
v0x1bf32e0_0 .net *"_ivl_18", 0 0, L_0x1bf79c0;  1 drivers
v0x1bf33c0_0 .net *"_ivl_2", 0 0, L_0x1bf7110;  1 drivers
v0x1bf34a0_0 .net *"_ivl_20", 0 0, L_0x1bf7b30;  1 drivers
v0x1bf3580_0 .net *"_ivl_22", 0 0, L_0x1bf7ba0;  1 drivers
v0x1bf3660_0 .net *"_ivl_24", 0 0, L_0x1bf7c80;  1 drivers
v0x1bf3740_0 .net *"_ivl_26", 0 0, L_0x1bf7d40;  1 drivers
v0x1bf3820_0 .net *"_ivl_28", 0 0, L_0x1bf7c10;  1 drivers
v0x1bf3900_0 .net *"_ivl_30", 0 0, L_0x1bf7fe0;  1 drivers
v0x1bf39e0_0 .net *"_ivl_32", 0 0, L_0x1bf8180;  1 drivers
v0x1bf3ac0_0 .net *"_ivl_34", 0 0, L_0x1bf81f0;  1 drivers
v0x1bf3ba0_0 .net *"_ivl_36", 0 0, L_0x1bf8350;  1 drivers
v0x1bf3c80_0 .net *"_ivl_38", 0 0, L_0x1bf83c0;  1 drivers
v0x1bf3e70_0 .net *"_ivl_4", 0 0, L_0x1bf71a0;  1 drivers
v0x1bf3f50_0 .net *"_ivl_40", 0 0, L_0x1bf8580;  1 drivers
v0x1bf4030_0 .net *"_ivl_42", 0 0, L_0x1bf8690;  1 drivers
v0x1bf4110_0 .net *"_ivl_44", 0 0, L_0x1bf87c0;  1 drivers
v0x1bf41f0_0 .net *"_ivl_46", 0 0, L_0x1bf8880;  1 drivers
v0x1bf42d0_0 .net *"_ivl_48", 0 0, L_0x1bf8b20;  1 drivers
v0x1bf43b0_0 .net *"_ivl_50", 0 0, L_0x1bf8c30;  1 drivers
v0x1bf4490_0 .net *"_ivl_52", 0 0, L_0x1bf8d80;  1 drivers
v0x1bf4570_0 .net *"_ivl_54", 0 0, L_0x1bf8e40;  1 drivers
v0x1bf4650_0 .net *"_ivl_56", 0 0, L_0x1bf8ff0;  1 drivers
v0x1bf4730_0 .net *"_ivl_58", 0 0, L_0x1bf9100;  1 drivers
v0x1bf4810_0 .net *"_ivl_6", 0 0, L_0x1bf72b0;  1 drivers
v0x1bf48f0_0 .net *"_ivl_60", 0 0, L_0x1bf9270;  1 drivers
v0x1bf49d0_0 .net *"_ivl_62", 0 0, L_0x1bf9330;  1 drivers
v0x1bf4ab0_0 .net *"_ivl_64", 0 0, L_0x1bf9550;  1 drivers
v0x1bf4b90_0 .net *"_ivl_66", 0 0, L_0x1bf95c0;  1 drivers
v0x1bf4e80_0 .net *"_ivl_68", 0 0, L_0x1bf9750;  1 drivers
v0x1bf4f60_0 .net *"_ivl_8", 0 0, L_0x1bf73a0;  1 drivers
v0x1bf5040_0 .net "a", 0 0, v0x1bf2590_0;  alias, 1 drivers
v0x1bf50e0_0 .net "b", 0 0, v0x1bf2630_0;  alias, 1 drivers
v0x1bf51d0_0 .net "c", 0 0, v0x1bf26d0_0;  alias, 1 drivers
v0x1bf52c0_0 .net "d", 0 0, v0x1bf2840_0;  alias, 1 drivers
v0x1bf53b0_0 .net "out", 0 0, L_0x1bf9860;  alias, 1 drivers
S_0x1bf5510 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1bc0d00;
 .timescale -12 -12;
E_0x1bbb860 .event anyedge, v0x1bf61c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bf61c0_0;
    %nor/r;
    %assign/vec4 v0x1bf61c0_0, 0;
    %wait E_0x1bbb860;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bf1ad0;
T_3 ;
    %fork t_1, S_0x1bf1d70;
    %jmp t_0;
    .scope S_0x1bf1d70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1bf1fd0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf2840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf26d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf2630_0, 0;
    %assign/vec4 v0x1bf2590_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ba59f0;
    %load/vec4 v0x1bf1fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1bf1fd0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf2840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf26d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf2630_0, 0;
    %assign/vec4 v0x1bf2590_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1bbbd10;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bf23b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bbbac0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1bf2590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf2630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bf26d0_0, 0;
    %assign/vec4 v0x1bf2840_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1bf1ad0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1bc0d00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf5ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bf61c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1bc0d00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bf5ea0_0;
    %inv;
    %store/vec4 v0x1bf5ea0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1bc0d00;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bf27a0_0, v0x1bf6320_0, v0x1bf5cc0_0, v0x1bf5d60_0, v0x1bf5e00_0, v0x1bf5f40_0, v0x1bf6080_0, v0x1bf5fe0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1bc0d00;
T_7 ;
    %load/vec4 v0x1bf6120_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bf6120_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bf6120_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bf6120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bf6120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bf6120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bf6120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1bc0d00;
T_8 ;
    %wait E_0x1bbbac0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bf6120_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf6120_0, 4, 32;
    %load/vec4 v0x1bf6260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bf6120_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf6120_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bf6120_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf6120_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bf6080_0;
    %load/vec4 v0x1bf6080_0;
    %load/vec4 v0x1bf5fe0_0;
    %xor;
    %load/vec4 v0x1bf6080_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bf6120_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf6120_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bf6120_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bf6120_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/kmap2/iter0/response6/top_module.sv";
