{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670460743505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670460743505 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "JuliaSetVisualizer 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"JuliaSetVisualizer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670460743644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670460743671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670460743671 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670460743834 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670460744167 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670460744167 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 13197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670460744175 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 13199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670460744175 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 13201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670460744175 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 13203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670460744175 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670460744175 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670460744175 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670460744175 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670460744175 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670460744175 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670460744178 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1670460744529 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "140 140 " "No exact pin location assignment(s) for 140 pins of 140 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1670460744768 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1670460745557 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1670460745557 ""}
{ "Info" "ISTA_SDC_FOUND" "jsv/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'jsv/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670460745587 ""}
{ "Info" "ISTA_SDC_FOUND" "jsv/synthesis/submodules/altera_onchip_flash.sdc " "Reading SDC File: 'jsv/synthesis/submodules/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670460745593 ""}
{ "Info" "ISTA_SDC_FOUND" "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670460745595 ""}
{ "Info" "ISTA_SDC_FOUND" "jsv_sdram/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'jsv_sdram/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670460745606 ""}
{ "Info" "ISTA_SDC_FOUND" "jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670460745607 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1670460745609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 32 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1670460745610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100 " "set_max_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] 100" {  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1670460745610 ""}  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1670460745610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1670460745610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <from> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100 " "set_min_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -100" {  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1670460745610 ""}  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1670460745610 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 33 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection" {  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1670460745610 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_avalon_st_handshake_clock_crosser.sdc 36 *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 register " "Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1 could not be matched with a register" {  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1670460745611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay altera_avalon_st_handshake_clock_crosser.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100 " "set_max_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] 100" {  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1670460745611 ""}  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1670460745611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay altera_avalon_st_handshake_clock_crosser.sdc 37 Argument <to> is an empty collection " "Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100 " "set_min_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -100" {  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1670460745612 ""}  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1670460745612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 43 argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2 " "set_net_delay -from \[get_registers *\$\{crosser_entity\}*\|in_data_buffer* \] -to \[get_registers *\$\{crosser_entity\}*\|out_data_buffer* \] -max 2" {  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1670460745612 ""}  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1670460745612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_avalon_st_handshake_clock_crosser.sdc 44 argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements " "Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value \[get_registers \{*altera_avalon_st_clock_crosser:*\|altera_std_synchronizer_nocut:*\|din_s1\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2 " "set_net_delay -from \[get_registers * \] -to \[get_registers *\$\{sync_entity\}*\|din_s1 \] -max 2" {  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1670460745612 ""}  } { { "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv_sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1670460745612 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] MAX10_CLK1_50 " "Register jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|drdout\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670460745623 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1670460745623 "|visualizer_top|MAX10_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jsv:main\|vga_interface:vga_interface_0\|vga_controller:vga_0\|clkdiv " "Node: jsv:main\|vga_interface:vga_interface_0\|vga_controller:vga_0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register jsv:main\|vga_interface:vga_interface_0\|vga_controller:vga_0\|hc\[0\] jsv:main\|vga_interface:vga_interface_0\|vga_controller:vga_0\|clkdiv " "Register jsv:main\|vga_interface:vga_interface_0\|vga_controller:vga_0\|hc\[0\] is being clocked by jsv:main\|vga_interface:vga_interface_0\|vga_controller:vga_0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1670460745623 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1670460745623 "|visualizer_top|jsv:main|vga_interface:vga_interface_0|vga_controller:vga_0|clkdiv"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670460745623 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1670460745623 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: main\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818 " "Node: main\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc was found missing 1 generated clock that corresponds to a base clock with a period of: 181.818" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1670460745661 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1670460745661 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670460745661 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670460745661 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1670460745661 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1670460745661 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1670460745662 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670460745662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670460745662 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1670460745662 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1670460745662 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670460746080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 5118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_drclk~0" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 167 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 5119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746080 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670460746080 ""}  } { { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 13187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670460746080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670460746081 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 12609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670460746081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jsv:main\|vga_interface:vga_interface_0\|vga_controller:vga_0\|clkdiv  " "Automatically promoted node jsv:main\|vga_interface:vga_interface_0\|vga_controller:vga_0\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|vga_interface:vga_interface_0\|vga_controller:vga_0\|clkdiv~0 " "Destination node jsv:main\|vga_interface:vga_interface_0\|vga_controller:vga_0\|clkdiv~0" {  } { { "jsv/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 9315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670460746081 ""}  } { { "jsv/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670460746081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670460746081 ""}  } { { "jsv/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/rtl/altera_onchip_flash_block.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 1551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670460746081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jsv:main\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node jsv:main\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~3 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~3" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 6261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node jsv:main\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "jsv/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 6647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/jsv_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 3136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 8266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "jsv:main\|jsv_nios2_gen2_0:nios2_gen2_0\|jsv_nios2_gen2_0_cpu:cpu\|jsv_nios2_gen2_0_cpu_nios2_oci:the_jsv_nios2_gen2_0_cpu_nios2_oci\|jsv_nios2_gen2_0_cpu_nios2_oci_debug:the_jsv_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 2363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670460746081 ""}  } { { "jsv/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670460746081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state.WRITE_STATE_IDLE  " "Automatically promoted node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state.WRITE_STATE_IDLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_xe_ye~0 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_xe_ye~0" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 163 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 5186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector18~0 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector18~0" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 603 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 6213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~18 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~18" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 6222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|erase_state~21 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|erase_state~21" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 194 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 6227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~0 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|avmm_waitrequest~0" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 6258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~20 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~20" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 6622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~21 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_state~21" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 6623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_count\[9\]~2 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|write_count\[9\]~2" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 597 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 6796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector26~0 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector26~0" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 603 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 6846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector26~2 " "Destination node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector26~2" {  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 603 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 7003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670460746081 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1670460746081 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670460746081 ""}  } { { "jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 195 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 1966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670460746081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jsv:main\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node jsv:main\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670460746082 ""}  } { { "jsv/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/jsv/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 9050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670460746082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0  " "Automatically promoted node jsv:main\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670460746082 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 8266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670460746082 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670460746801 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670460746806 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670460746806 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670460746813 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670460746822 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670460746830 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670460746830 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670460746835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670460746930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1670460746935 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670460746935 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "139 unused 2.5V 12 94 33 " "Number of I/O pins in group: 139 (unused VREF, 2.5V VCCIO, 12 input, 94 output, 33 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1670460746957 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1670460746957 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1670460746957 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670460746958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670460746958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670460746958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670460746958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670460746958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670460746958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670460746958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670460746958 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670460746958 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1670460746958 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1670460746958 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670460747484 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670460747493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670460748607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670460749057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670460749108 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670460752509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670460752509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670460753587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670460755235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670460755235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670460755552 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1670460755552 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670460755552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670460755554 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670460755773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670460755804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670460756803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670460756805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670460758145 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670460759252 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "33 " "Following 33 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "visualizer_top.sv" "" { Text "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/visualizer_top.sv" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670460759873 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1670460759873 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/output_files/JuliaSetVisualizer.fit.smsg " "Generated suppressed messages file C:/Users/zdrag/Documents/GitHub/JuliaSetVisualizer/output_files/JuliaSetVisualizer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670460760373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6372 " "Peak virtual memory: 6372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670460761338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 18:52:41 2022 " "Processing ended: Wed Dec 07 18:52:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670460761338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670460761338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670460761338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670460761338 ""}
