# FPGA Source Code

FPGA(Xilinx Artix-7 XC7A35T) ê´€ë ¨ ì†ŒìŠ¤ ì½”ë“œ ë° IP ì„¤ì •

---

## ğŸ”„ FPGA ê°œë°œ ì›Œí¬í”Œë¡œìš°

```mermaid
graph TB
    Start([ì‹œì‘: FPGA Configuration í™•ì¸]) --> Config{DONE ì‹ í˜¸ í™•ì¸?}
    Config -->|No| Wait[ëŒ€ê¸° ë˜ëŠ” ì¬ì‹œë„]
    Wait --> Config
    Config -->|Yes| IPSetup[1. MIPI TX IP ì„¤ì •]
    
    IPSetup --> RTL1[2. ë°ì´í„° íŒ¨í‚¹ ëª¨ë“ˆ]
    RTL1 --> Sim1{ì‹œë®¬ë ˆì´ì…˜ í†µê³¼?}
    Sim1 -->|No| Debug1[ë””ë²„ê¹…: tb_data_pack.v]
    Debug1 --> RTL1
    Sim1 -->|Yes| RTL2[3. MIPI FSM]
    
    RTL2 --> Sim2{ì‹œë®¬ë ˆì´ì…˜ í†µê³¼?}
    Sim2 -->|No| Debug2[ë””ë²„ê¹…: tb_fsm.v]
    Debug2 --> RTL2
    Sim2 -->|Yes| RTL3[4. í”„ë ˆì„ ìƒì„±]
    
    RTL3 --> Top[5. Top í†µí•©]
    Top --> Const[6. ì œì•½ ì„¤ì •]
    
    Const --> Synth[7. í•©ì„± & êµ¬í˜„]
    Synth --> TimingCheck{íƒ€ì´ë° ì¶©ì¡±?}
    TimingCheck -->|No| OptConst[ì œì•½ ìµœì í™”]
    OptConst --> Const
    TimingCheck -->|Yes| BitGen[8. ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìƒì„±]
    
    BitGen --> ILA[9. ILA ì‹ í˜¸ ê²€ì¦]
    ILA --> Verify{ì‹ í˜¸ ì •ìƒ?}
    Verify -->|No| DebugRTL[RTL ìˆ˜ì •]
    DebugRTL --> RTL2
    Verify -->|Yes| Done([ì™„ë£Œ: Integration ì¤€ë¹„])
    
    style Start fill:#e1f5ff
    style Done fill:#e1ffe1
    style Config fill:#fff4e1
    style Sim1 fill:#fff4e1
    style Sim2 fill:#fff4e1
    style TimingCheck fill:#fff4e1
    style Verify fill:#fff4e1
```

---

## ğŸ”§ ëª¨ë“ˆë³„ ê°œë°œ í”Œë¡œìš°

### RTL ê°œë°œ ë‹¨ê³„

```mermaid
sequenceDiagram
    participant Dev as ê°œë°œì
    participant RTL as RTL ì½”ë“œ
    participant TB as í…ŒìŠ¤íŠ¸ë²¤ì¹˜
    participant Sim as ì‹œë®¬ë ˆì´í„°
    participant ILA as ILA
    
    Dev->>RTL: 1. ëª¨ë“ˆ ì‘ì„±
    Dev->>TB: 2. í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì‘ì„±
    Dev->>Sim: 3. ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰
    
    alt ì‹œë®¬ë ˆì´ì…˜ ì‹¤íŒ¨
        Sim-->>Dev: ì—ëŸ¬ ë°œê²¬
        Dev->>RTL: 4a. ì½”ë“œ ìˆ˜ì •
        Dev->>Sim: ì¬ì‹œë®¬ë ˆì´ì…˜
    else ì‹œë®¬ë ˆì´ì…˜ ì„±ê³µ
        Sim-->>Dev: í†µê³¼ âœ…
        Dev->>RTL: 4b. í•©ì„±
    end
    
    Dev->>ILA: 5. í•˜ë“œì›¨ì–´ ê²€ì¦
    
    alt ì‹ í˜¸ ì´ìƒ
        ILA-->>Dev: íƒ€ì´ë° ë¬¸ì œ ë°œê²¬
        Dev->>RTL: 6a. ìµœì í™”
    else ì‹ í˜¸ ì •ìƒ
        ILA-->>Dev: ê²€ì¦ ì™„ë£Œ âœ…
    end
```

### ë¹Œë“œ í”Œë¡œìš°

```mermaid
flowchart LR
    A[RTL ì†ŒìŠ¤] --> B[Synthesis]
    B --> C{Setup/Hold ìœ„ë°˜?}
    C -->|Yes| D[ì œì•½ ìˆ˜ì •]
    D --> B
    C -->|No| E[Implementation]
    E --> F{Timing ì¶©ì¡±?}
    F -->|No| G[ë¡œì§ ìµœì í™”]
    G --> E
    F -->|Yes| H[Bitstream ìƒì„±]
    H --> I[.bit íŒŒì¼]
    
    style I fill:#e1ffe1
    style C fill:#fff4e1
    style F fill:#fff4e1
```

---

## ğŸ“ í´ë” êµ¬ì¡°

```
fpga/
â”œâ”€â”€ rtl/          Verilog/VHDL RTL ì½”ë“œ
â”œâ”€â”€ ip/           Vivado IP ì„¤ì • íŒŒì¼ (TCL ìŠ¤í¬ë¦½íŠ¸)
â”œâ”€â”€ constraints/  ì œì•½ íŒŒì¼ (XDC)
â””â”€â”€ sim/          í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ë° ì‹œë®¬ë ˆì´ì…˜
```

## ğŸ“ ì£¼ìš” ëª¨ë“ˆ

### rtl/
- `data_pack_16to8.v` - 16-bit â†’ 8-bit ë°ì´í„° íŒ¨í‚¹ ëª¨ë“ˆ
- `mipi_csi2_tx_fsm.v` - MIPI CSI-2 TX FSM
- `frame_generator.v` - ê°€ìƒ í”„ë ˆì„ ìƒì„± (16ì¤„ ë°˜ë³µ)
- `top.v` - Top ëª¨ë“ˆ

### ip/
- `mipi_csi2_tx_setup.tcl` - MIPI CSI-2 TX Subsystem IP ì„¤ì •

### constraints/
- `pins.xdc` - í•€ ë§µí•‘
- `timing.xdc` - íƒ€ì´ë° ì œì•½

### sim/
- `tb_data_pack.v` - ë°ì´í„° íŒ¨í‚¹ í…ŒìŠ¤íŠ¸ë²¤ì¹˜
- `tb_fsm.v` - FSM í…ŒìŠ¤íŠ¸ë²¤ì¹˜

---

## ğŸ“‹ ì²´í¬ë¦¬ìŠ¤íŠ¸

### IP ì„¤ì • (ip/)
- [ ] MIPI CSI-2 TX Subsystem IP ì¶”ê°€
- [ ] 4-Lane, RAW8 (0x2A) ì„¤ì •
- [ ] D-PHY íƒ€ì´ë° íŒŒë¼ë¯¸í„° ì„¤ì •
- [ ] Virtual Channel = 0

### RTL ê°œë°œ (rtl/)
- [ ] data_pack_16to8.v - Little Endian ë³€í™˜
- [ ] mipi_csi2_tx_fsm.v - FS/LS/Payload/FE
- [ ] frame_generator.v - 16ì¤„ ë°˜ë³µ
- [ ] top.v - í†µí•© ëª¨ë“ˆ

### ì œì•½ (constraints/)
- [ ] pins.xdc - í•€ ë§µí•‘ (MIPI, Clock)
- [ ] timing.xdc - íƒ€ì´ë° ì œì•½

### ì‹œë®¬ë ˆì´ì…˜ (sim/)
- [ ] tb_data_pack.v - Endian ê²€ì¦
- [ ] tb_fsm.v - MIPI íŒ¨í‚· ê²€ì¦
- [ ] ëª¨ë“  í…ŒìŠ¤íŠ¸ í†µê³¼

### ê²€ì¦
- [ ] ILAë¡œ ì‹ í˜¸ í™•ì¸ (TVALID, TREADY, TLAST)
- [ ] íƒ€ì´ë° ì—ëŸ¬ ì—†ìŒ
- [ ] ë¦¬ì†ŒìŠ¤ ì‚¬ìš©ë¥  < 80%

---

## ğŸ› ìì£¼ ë°œìƒí•˜ëŠ” ì´ìŠˆ

| ë¬¸ì œ | ì›ì¸ | í•´ê²° |
|------|------|------|
| Setup ìœ„ë°˜ | í´ëŸ­ ì£¼íŒŒìˆ˜ ë„ˆë¬´ ë†’ìŒ | í´ëŸ­ ë‚®ì¶”ê¸° ë˜ëŠ” íŒŒì´í”„ë¼ì¸ ì¶”ê°€ |
| FIFO Overflow | Backpressure ë¯¸ì²˜ë¦¬ | TREADY ì‹ í˜¸ ì²˜ë¦¬ ë¡œì§ ì¶”ê°€ |
| ì‹œë®¬ë ˆì´ì…˜ ì‹¤íŒ¨ | Endian ë³€í™˜ ì˜¤ë¥˜ | ë°”ì´íŠ¸ ìˆœì„œ ì¬í™•ì¸ |
| ILA ì‹ í˜¸ ì—†ìŒ | Clock ë¯¸ì—°ê²° | í´ëŸ­ íŠ¸ë¦¬ í™•ì¸ |

---

## ğŸ¯ ê°œë°œ ê°€ì´ë“œ

**ìƒì„¸ Task ê°€ì´ë“œ**: [../../agent-guide/agent-prompts.md](../../agent-guide/agent-prompts.md)  
**5ì¼ ê³„íš**: [../../agent-guide/todo-list-5days.md](../../agent-guide/todo-list-5days.md)
