# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2024, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2024-01-02 16:09+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Data types/Vec.rst:7
msgid "Vec"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:10
#: ../../SpinalHDL/Data types/Vec.rst:24
#: ../../SpinalHDL/Data types/Vec.rst:72
#: ../../SpinalHDL/Data types/Vec.rst:99
#: ../../SpinalHDL/Data types/Vec.rst:121
#: ../../SpinalHDL/Data types/Vec.rst:147
msgid "Description"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:12
msgid "A ``Vec`` is a composite type that defines a group of indexed signals (of any SpinalHDL basic type) under a single name."
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:15
#: ../../SpinalHDL/Data types/Vec.rst:23
msgid "Declaration"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:17
msgid "The syntax to declare a vector is as follows:"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:25
msgid "Vec.fill(size: Int)(type: Data)"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:26
msgid "Create a vector of ``size`` elements of type ``Data``"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:27
msgid "Vec(x, y, ...)"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:0
msgid "Create a vector where indexes point to the provided elements."
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:0
msgid "Does not create new hardware signals."
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:0
msgid "This constructor supports mixed element width."
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:34
msgid "Examples"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:61
msgid "Operators"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:63
msgid "The following operators are available for the ``Vec`` type:"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:66
msgid "Comparison"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:71
#: ../../SpinalHDL/Data types/Vec.rst:98
#: ../../SpinalHDL/Data types/Vec.rst:120
#: ../../SpinalHDL/Data types/Vec.rst:146
msgid "Operator"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:73
msgid "Return type"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:74
msgid "x === y"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:75
msgid "Equality"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:76
#: ../../SpinalHDL/Data types/Vec.rst:79
#: ../../SpinalHDL/Data types/Vec.rst:157
#: ../../SpinalHDL/Data types/Vec.rst:160
msgid "Bool"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:77
msgid "x =/= y"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:78
msgid "Inequality"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:93
msgid "Type cast"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:100
#: ../../SpinalHDL/Data types/Vec.rst:122
#: ../../SpinalHDL/Data types/Vec.rst:148
msgid "Return"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:101
msgid "x.asBits"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:102
msgid "Binary cast to Bits"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:103
msgid "Bits(w(x) bits)"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:114
msgid "Misc"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:123
msgid "x.getBitsWidth"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:124
msgid "Return the full size of the Vec"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:125
msgid "Int"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:137
msgid "Lib helper functions"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:140
msgid "You need to import ``import spinal.lib._`` to put these functions in scope."
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:149
msgid "x.sCount(condition: T => Bool)"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:150
msgid "Count the number of occurence matching a given condition in the Vec."
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:151
#: ../../SpinalHDL/Data types/Vec.rst:154
#: ../../SpinalHDL/Data types/Vec.rst:163
msgid "UInt"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:152
msgid "x.sCount(value: T)"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:153
msgid "Count the number of occurence of a value in the Vec."
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:155
msgid "x.sExists(condition: T => Bool)"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:156
msgid "Check if there is a matching condition in the Vec."
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:158
msgid "x.sContains(value: T)"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:159
msgid "Check if there is an element with a given value present in the Vec."
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:161
msgid "x.sFindFirst(condition: T => Bool)"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:162
msgid "Find the first element matching the given condition in the Vec, return the index of that element."
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:164
msgid "x.reduceBalancedTree(op: (T, T) => T)"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:165
msgid "Balanced reduce function, to try to minimize the depth of the resulting circuit. ``op`` should be commutative and associative."
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:166
msgid "T"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:167
msgid "x.shuffle(indexMapping: Int => Int)"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:168
msgid "Shuffle the Vec using a function that maps the old indexes to new ones."
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:169
msgid "Vec[T]"
msgstr ""

#: ../../SpinalHDL/Data types/Vec.rst:191
msgid "The sXXX prefix is used to disambiguate with respect to identically named Scala functions that accept a lambda function as argument."
msgstr ""
