{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497929011848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497929011853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 00:23:31 2017 " "Processing started: Tue Jun 20 00:23:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497929011853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929011853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced " "Command: quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929011853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497929012177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497929012177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderr.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderr.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderR " "Found entity 1: signExtenderR" {  } { { "signExtenderR.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderj.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderj.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderJ " "Found entity 1: signExtenderJ" {  } { { "signExtenderJ.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/signExtenderJ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbench.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerBench " "Found entity 1: registerBench" {  } { { "registerBench.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/registerBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdest.v 1 1 " "Found 1 design units, including 1 entities, in source file muxregdest.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxRegDest " "Found entity 1: muxRegDest" {  } { { "muxRegDest.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxRegDest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunity.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunity.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnity " "Found entity 1: controlUnity" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file muxmemtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxMemtoReg " "Found entity 1: muxMemtoReg" {  } { { "muxMemtoReg.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxMemtoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxjump.v 1 1 " "Found 1 design units, including 1 entities, in source file muxjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxJump " "Found entity 1: muxJump" {  } { { "muxJump.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxJump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file muxinsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxInSignal " "Found entity 1: muxInSignal" {  } { { "muxInSignal.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxInSignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxaluscr.v 1 1 " "Found 1 design units, including 1 entities, in source file muxaluscr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxALUScr " "Found entity 1: muxALUScr" {  } { { "muxALUScr.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxALUScr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021133 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instructionMemory.v(11) " "Verilog HDL information at instructionMemory.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497929021135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmux.v 1 1 " "Found 1 design units, including 1 entities, in source file andmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 andmux " "Found entity 1: andmux" {  } { { "andmux.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/andmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcscr.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpcscr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxPCScr " "Found entity 1: muxPCScr" {  } { { "muxPCScr.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/muxPCScr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bbtronenhancedcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file bbtronenhancedcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bbtronenhancedCPU " "Found entity 1: bbtronenhancedCPU" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file outmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 outModule " "Found entity 1: outModule" {  } { { "outModule.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binToBCD " "Found entity 1: binToBCD" {  } { { "binToBCD.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497929021150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021150 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "outModule.v(8) " "Verilog HDL Instantiation warning at outModule.v(8): instance has no name" {  } { { "outModule.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1497929021154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bbtronenhancedCPU " "Elaborating entity \"bbtronenhancedCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497929021203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:inst_programCounter " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:inst_programCounter\"" {  } { { "bbtronenhancedCPU.v" "inst_programCounter" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:inst_instructionMemory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:inst_instructionMemory\"" {  } { { "bbtronenhancedCPU.v" "inst_instructionMemory" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021222 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionRAM\[1023..2\] 0 instructionMemory.v(9) " "Net \"instructionRAM\[1023..2\]\" at instructionMemory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/instructionMemory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1497929021231 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtenderR signExtenderR:inst_signExtenderR " "Elaborating entity \"signExtenderR\" for hierarchy \"signExtenderR:inst_signExtenderR\"" {  } { { "bbtronenhancedCPU.v" "inst_signExtenderR" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtenderJ signExtenderJ:inst_signExtenderJ " "Elaborating entity \"signExtenderJ\" for hierarchy \"signExtenderJ:inst_signExtenderJ\"" {  } { { "bbtronenhancedCPU.v" "inst_signExtenderJ" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBench registerBench:inst_registerBench " "Elaborating entity \"registerBench\" for hierarchy \"registerBench:inst_registerBench\"" {  } { { "bbtronenhancedCPU.v" "inst_registerBench" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnity controlUnity:inst_controlUnity " "Elaborating entity \"controlUnity\" for hierarchy \"controlUnity:inst_controlUnity\"" {  } { { "bbtronenhancedCPU.v" "inst_controlUnity" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(17) " "Verilog HDL assignment warning at controlUnity.v(17): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021243 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(32) " "Verilog HDL assignment warning at controlUnity.v(32): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021243 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(47) " "Verilog HDL assignment warning at controlUnity.v(47): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021243 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(62) " "Verilog HDL assignment warning at controlUnity.v(62): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021243 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(77) " "Verilog HDL assignment warning at controlUnity.v(77): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021243 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(92) " "Verilog HDL assignment warning at controlUnity.v(92): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021243 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(107) " "Verilog HDL assignment warning at controlUnity.v(107): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021243 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(122) " "Verilog HDL assignment warning at controlUnity.v(122): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021243 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(137) " "Verilog HDL assignment warning at controlUnity.v(137): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021243 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(152) " "Verilog HDL assignment warning at controlUnity.v(152): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021243 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(167) " "Verilog HDL assignment warning at controlUnity.v(167): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021243 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(182) " "Verilog HDL assignment warning at controlUnity.v(182): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021243 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(197) " "Verilog HDL assignment warning at controlUnity.v(197): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(212) " "Verilog HDL assignment warning at controlUnity.v(212): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(227) " "Verilog HDL assignment warning at controlUnity.v(227): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(242) " "Verilog HDL assignment warning at controlUnity.v(242): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(257) " "Verilog HDL assignment warning at controlUnity.v(257): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(272) " "Verilog HDL assignment warning at controlUnity.v(272): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(287) " "Verilog HDL assignment warning at controlUnity.v(287): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(302) " "Verilog HDL assignment warning at controlUnity.v(302): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(317) " "Verilog HDL assignment warning at controlUnity.v(317): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(332) " "Verilog HDL assignment warning at controlUnity.v(332): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(347) " "Verilog HDL assignment warning at controlUnity.v(347): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(362) " "Verilog HDL assignment warning at controlUnity.v(362): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(377) " "Verilog HDL assignment warning at controlUnity.v(377): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 controlUnity.v(392) " "Verilog HDL assignment warning at controlUnity.v(392): truncated value with size 4 to match size of target (1)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnity.v(6) " "Verilog HDL Case Statement warning at controlUnity.v(6): incomplete case statement has no default case item" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_writeReg controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_writeReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_regDest controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_regDest\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_memtoReg controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_Jump controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_inSignal controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_inSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021244 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_aluScr controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_aluScr\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_writeEnable controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_writeEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_readEnable controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_readEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_Branch controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_aluOp controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_hlt controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_hlt\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_reset controlUnity.v(5) " "Verilog HDL Always Construct warning at controlUnity.v(5): inferring latch(es) for variable \"cu_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_reset controlUnity.v(5) " "Inferred latch for \"cu_reset\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_hlt controlUnity.v(5) " "Inferred latch for \"cu_hlt\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp controlUnity.v(5) " "Inferred latch for \"cu_aluOp\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Branch controlUnity.v(5) " "Inferred latch for \"cu_Branch\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_readEnable controlUnity.v(5) " "Inferred latch for \"cu_readEnable\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_writeEnable controlUnity.v(5) " "Inferred latch for \"cu_writeEnable\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluScr controlUnity.v(5) " "Inferred latch for \"cu_aluScr\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_inSignal controlUnity.v(5) " "Inferred latch for \"cu_inSignal\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Jump controlUnity.v(5) " "Inferred latch for \"cu_Jump\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_memtoReg controlUnity.v(5) " "Inferred latch for \"cu_memtoReg\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_regDest controlUnity.v(5) " "Inferred latch for \"cu_regDest\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_writeReg controlUnity.v(5) " "Inferred latch for \"cu_writeReg\" at controlUnity.v(5)" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021245 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:inst_dataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:inst_dataMemory\"" {  } { { "bbtronenhancedCPU.v" "inst_dataMemory" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst_ALU\"" {  } { { "bbtronenhancedCPU.v" "inst_ALU" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021247 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497929021249 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497929021249 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(11) " "Verilog HDL Case Statement warning at ALU.v(11): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1497929021249 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(10) " "Verilog HDL Always Construct warning at ALU.v(10): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021249 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(10) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021249 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(10) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021249 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(10) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021249 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(10) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021249 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(10) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021249 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(10) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021249 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(10) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021249 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(10) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(10) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(10) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(10) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(10) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(10) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(10) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(10) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(10) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[16\] ALU.v(10) " "Inferred latch for \"aluOut\[16\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[17\] ALU.v(10) " "Inferred latch for \"aluOut\[17\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[18\] ALU.v(10) " "Inferred latch for \"aluOut\[18\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[19\] ALU.v(10) " "Inferred latch for \"aluOut\[19\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[20\] ALU.v(10) " "Inferred latch for \"aluOut\[20\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[21\] ALU.v(10) " "Inferred latch for \"aluOut\[21\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[22\] ALU.v(10) " "Inferred latch for \"aluOut\[22\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[23\] ALU.v(10) " "Inferred latch for \"aluOut\[23\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[24\] ALU.v(10) " "Inferred latch for \"aluOut\[24\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[25\] ALU.v(10) " "Inferred latch for \"aluOut\[25\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[26\] ALU.v(10) " "Inferred latch for \"aluOut\[26\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[27\] ALU.v(10) " "Inferred latch for \"aluOut\[27\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[28\] ALU.v(10) " "Inferred latch for \"aluOut\[28\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[29\] ALU.v(10) " "Inferred latch for \"aluOut\[29\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[30\] ALU.v(10) " "Inferred latch for \"aluOut\[30\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[31\] ALU.v(10) " "Inferred latch for \"aluOut\[31\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021250 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outModule outModule:inst_outModule " "Elaborating entity \"outModule\" for hierarchy \"outModule:inst_outModule\"" {  } { { "bbtronenhancedCPU.v" "inst_outModule" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToBCD outModule:inst_outModule\|binToBCD:comb_3 " "Elaborating entity \"binToBCD\" for hierarchy \"outModule:inst_outModule\|binToBCD:comb_3\"" {  } { { "outModule.v" "comb_3" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binToBCD.v(15) " "Verilog HDL assignment warning at binToBCD.v(15): truncated value with size 32 to match size of target (8)" {  } { { "binToBCD.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/binToBCD.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497929021253 "|binToBCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display outModule:inst_outModule\|display:d1 " "Elaborating entity \"display\" for hierarchy \"outModule:inst_outModule\|display:d1\"" {  } { { "outModule.v" "d1" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/outModule.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxRegDest muxRegDest:inst_muxRegDest " "Elaborating entity \"muxRegDest\" for hierarchy \"muxRegDest:inst_muxRegDest\"" {  } { { "bbtronenhancedCPU.v" "inst_muxRegDest" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMemtoReg muxMemtoReg:inst_muxMemtoReg " "Elaborating entity \"muxMemtoReg\" for hierarchy \"muxMemtoReg:inst_muxMemtoReg\"" {  } { { "bbtronenhancedCPU.v" "inst_muxMemtoReg" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxJump muxJump:inst_muxJump " "Elaborating entity \"muxJump\" for hierarchy \"muxJump:inst_muxJump\"" {  } { { "bbtronenhancedCPU.v" "inst_muxJump" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxInSignal muxInSignal:inst_muxInSignal " "Elaborating entity \"muxInSignal\" for hierarchy \"muxInSignal:inst_muxInSignal\"" {  } { { "bbtronenhancedCPU.v" "inst_muxInSignal" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxALUScr muxALUScr:inst_muxALUScr " "Elaborating entity \"muxALUScr\" for hierarchy \"muxALUScr:inst_muxALUScr\"" {  } { { "bbtronenhancedCPU.v" "inst_muxALUScr" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andmux andmux:inst_andmux " "Elaborating entity \"andmux\" for hierarchy \"andmux:inst_andmux\"" {  } { { "bbtronenhancedCPU.v" "inst_andmux" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021262 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcScr andmux.v(8) " "Verilog HDL Always Construct warning at andmux.v(8): inferring latch(es) for variable \"pcScr\", which holds its previous value in one or more paths through the always construct" {  } { { "andmux.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/andmux.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497929021263 "|andmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcScr andmux.v(8) " "Inferred latch for \"pcScr\" at andmux.v(8)" {  } { { "andmux.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/andmux.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929021263 "|andmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPCScr muxPCScr:inst_muxPCScr " "Elaborating entity \"muxPCScr\" for hierarchy \"muxPCScr:inst_muxPCScr\"" {  } { { "bbtronenhancedCPU.v" "inst_muxPCScr" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929021263 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021356 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021356 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021356 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021356 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021356 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929021356 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929021358 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021358 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929021358 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021359 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929021359 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[3\] " "Net \"wire_cu_aluOp\[3\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[3\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[2\] " "Net \"wire_cu_aluOp\[2\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[2\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[1\] " "Net \"wire_cu_aluOp\[1\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[1\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929021360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[3\] " "Net \"wire_cu_aluOp\[3\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[3\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[2\] " "Net \"wire_cu_aluOp\[2\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[2\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[1\] " "Net \"wire_cu_aluOp\[1\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[1\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929021362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[3\] " "Net \"wire_cu_aluOp\[3\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[3\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[2\] " "Net \"wire_cu_aluOp\[2\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[2\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[1\] " "Net \"wire_cu_aluOp\[1\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[1\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929021363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[3\] " "Net \"wire_cu_aluOp\[3\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[3\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[2\] " "Net \"wire_cu_aluOp\[2\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[2\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[1\] " "Net \"wire_cu_aluOp\[1\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[1\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021364 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929021364 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[3\] " "Net \"wire_cu_aluOp\[3\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[3\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[2\] " "Net \"wire_cu_aluOp\[2\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[2\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[1\] " "Net \"wire_cu_aluOp\[1\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[1\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021365 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929021365 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[3\] " "Net \"wire_cu_aluOp\[3\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[3\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[2\] " "Net \"wire_cu_aluOp\[2\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[2\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_cu_aluOp\[1\] " "Net \"wire_cu_aluOp\[1\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_cu_aluOp\[1\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[15\] " "Net \"wire_RAMOuput\[15\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[15\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[14\] " "Net \"wire_RAMOuput\[14\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[14\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[13\] " "Net \"wire_RAMOuput\[13\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[13\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[12\] " "Net \"wire_RAMOuput\[12\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[12\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[11\] " "Net \"wire_RAMOuput\[11\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[11\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[10\] " "Net \"wire_RAMOuput\[10\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[10\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[9\] " "Net \"wire_RAMOuput\[9\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[9\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[8\] " "Net \"wire_RAMOuput\[8\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[8\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[7\] " "Net \"wire_RAMOuput\[7\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[7\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wire_RAMOuput\[6\] " "Net \"wire_RAMOuput\[6\]\" is missing source, defaulting to GND" {  } { { "bbtronenhancedCPU.v" "wire_RAMOuput\[6\]" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1497929021366 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1497929021366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[0\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929021792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[1\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[1\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929021793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[2\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[2\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929021793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[3\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[3\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929021793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[4\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[4\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929021793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[5\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[5\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929021794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[6\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[6\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929021794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst_ALU\|aluOut\[7\] " "LATCH primitive \"ALU:inst_ALU\|aluOut\[7\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/ALU.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929021794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluOp " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluOp\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929021794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlUnity:inst_controlUnity\|cu_aluScr " "LATCH primitive \"controlUnity:inst_controlUnity\|cu_aluScr\" is permanently enabled" {  } { { "controlUnity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1497929021794 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1497929021947 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[0\] VCC " "Pin \"wire_out1\[0\]\" is stuck at VCC" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[1\] GND " "Pin \"wire_out1\[1\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[2\] GND " "Pin \"wire_out1\[2\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[3\] GND " "Pin \"wire_out1\[3\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[4\] GND " "Pin \"wire_out1\[4\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[5\] GND " "Pin \"wire_out1\[5\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out1\[6\] GND " "Pin \"wire_out1\[6\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[0\] VCC " "Pin \"wire_out2\[0\]\" is stuck at VCC" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[1\] GND " "Pin \"wire_out2\[1\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[2\] GND " "Pin \"wire_out2\[2\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[3\] GND " "Pin \"wire_out2\[3\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[4\] GND " "Pin \"wire_out2\[4\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[5\] GND " "Pin \"wire_out2\[5\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out2\[6\] GND " "Pin \"wire_out2\[6\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[0\] VCC " "Pin \"wire_out3\[0\]\" is stuck at VCC" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[1\] GND " "Pin \"wire_out3\[1\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[2\] GND " "Pin \"wire_out3\[2\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[3\] GND " "Pin \"wire_out3\[3\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[4\] GND " "Pin \"wire_out3\[4\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[5\] GND " "Pin \"wire_out3\[5\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out3\[6\] GND " "Pin \"wire_out3\[6\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_negative GND " "Pin \"wire_negative\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_negative"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[0\] GND " "Pin \"wire_out_pcsrc\[0\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[1\] GND " "Pin \"wire_out_pcsrc\[1\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[2\] GND " "Pin \"wire_out_pcsrc\[2\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[3\] GND " "Pin \"wire_out_pcsrc\[3\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[4\] GND " "Pin \"wire_out_pcsrc\[4\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[5\] GND " "Pin \"wire_out_pcsrc\[5\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[6\] GND " "Pin \"wire_out_pcsrc\[6\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[7\] GND " "Pin \"wire_out_pcsrc\[7\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[8\] GND " "Pin \"wire_out_pcsrc\[8\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[9\] GND " "Pin \"wire_out_pcsrc\[9\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[10\] GND " "Pin \"wire_out_pcsrc\[10\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[11\] GND " "Pin \"wire_out_pcsrc\[11\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[12\] GND " "Pin \"wire_out_pcsrc\[12\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[13\] GND " "Pin \"wire_out_pcsrc\[13\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[14\] GND " "Pin \"wire_out_pcsrc\[14\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[15\] GND " "Pin \"wire_out_pcsrc\[15\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[16\] GND " "Pin \"wire_out_pcsrc\[16\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[17\] GND " "Pin \"wire_out_pcsrc\[17\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[18\] GND " "Pin \"wire_out_pcsrc\[18\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[19\] GND " "Pin \"wire_out_pcsrc\[19\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[20\] GND " "Pin \"wire_out_pcsrc\[20\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[21\] GND " "Pin \"wire_out_pcsrc\[21\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[22\] GND " "Pin \"wire_out_pcsrc\[22\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[23\] GND " "Pin \"wire_out_pcsrc\[23\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[24\] GND " "Pin \"wire_out_pcsrc\[24\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[25\] GND " "Pin \"wire_out_pcsrc\[25\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[26\] GND " "Pin \"wire_out_pcsrc\[26\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[27\] GND " "Pin \"wire_out_pcsrc\[27\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[28\] GND " "Pin \"wire_out_pcsrc\[28\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[29\] GND " "Pin \"wire_out_pcsrc\[29\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[30\] GND " "Pin \"wire_out_pcsrc\[30\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wire_out_pcsrc\[31\] GND " "Pin \"wire_out_pcsrc\[31\]\" is stuck at GND" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497929021959 "|bbtronenhancedCPU|wire_out_pcsrc[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497929021959 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "738 " "738 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1497929021969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/output_files/bbtronenhanced.map.smsg " "Generated suppressed messages file e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/output_files/bbtronenhanced.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929022019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497929022110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497929022110 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[10\] " "No output dependent on input pin \"switches\[10\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[11\] " "No output dependent on input pin \"switches\[11\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[12\] " "No output dependent on input pin \"switches\[12\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[13\] " "No output dependent on input pin \"switches\[13\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[14\] " "No output dependent on input pin \"switches\[14\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[15\] " "No output dependent on input pin \"switches\[15\]\"" {  } { { "bbtronenhancedCPU.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/bbtronenhancedCPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497929022157 "|bbtronenhancedCPU|switches[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1497929022157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497929022158 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497929022158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497929022158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 250 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 250 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497929022185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 00:23:42 2017 " "Processing ended: Tue Jun 20 00:23:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497929022185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497929022185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497929022185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497929022185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1497929023517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497929023522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 00:23:43 2017 " "Processing started: Tue Jun 20 00:23:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497929023522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1497929023522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bbtronenhanced -c bbtronenhanced " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1497929023522 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1497929023653 ""}
{ "Info" "0" "" "Project  = bbtronenhanced" {  } {  } 0 0 "Project  = bbtronenhanced" 0 0 "Fitter" 0 0 1497929023654 ""}
{ "Info" "0" "" "Revision = bbtronenhanced" {  } {  } 0 0 "Revision = bbtronenhanced" 0 0 "Fitter" 0 0 1497929023654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1497929023707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1497929023708 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "bbtronenhanced EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design bbtronenhanced" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1497929023885 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1497929023900 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1497929023947 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1497929023948 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1497929024053 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1497929024058 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497929024128 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497929024128 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1497929024128 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1497929024128 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/" { { 0 { 0 ""} 0 176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497929024130 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/" { { 0 { 0 ""} 0 178 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497929024130 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/" { { 0 { 0 ""} 0 180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497929024130 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/" { { 0 { 0 ""} 0 182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497929024130 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/" { { 0 { 0 ""} 0 184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1497929024130 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1497929024130 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1497929024131 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "No exact pin location assignment(s) for 71 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1497929024403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bbtronenhanced.sdc " "Synopsys Design Constraints File file not found: 'bbtronenhanced.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1497929024510 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1497929024510 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1497929024510 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1497929024511 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1497929024511 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1497929024512 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1497929024512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1497929024513 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497929024514 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497929024514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497929024514 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497929024515 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1497929024515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1497929024515 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1497929024515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1497929024515 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1497929024515 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1497929024515 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "71 unused 2.5V 17 54 0 " "Number of I/O pins in group: 71 (unused VREF, 2.5V VCCIO, 17 input, 54 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1497929024517 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1497929024517 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1497929024517 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497929024518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497929024518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497929024518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497929024518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497929024518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497929024518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497929024518 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1497929024518 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1497929024518 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1497929024518 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497929024593 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1497929024596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1497929025012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497929025031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1497929025042 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1497929025143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497929025143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1497929025370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1497929025720 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1497929025720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1497929025743 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1497929025743 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1497929025743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497929025746 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1497929025866 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497929025872 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497929026026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497929026026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497929026350 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497929026724 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/output_files/bbtronenhanced.fit.smsg " "Generated suppressed messages file e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/output_files/bbtronenhanced.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1497929027088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1264 " "Peak virtual memory: 1264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497929027302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 00:23:47 2017 " "Processing ended: Tue Jun 20 00:23:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497929027302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497929027302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497929027302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497929027302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1497929028422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497929028427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 00:23:48 2017 " "Processing started: Tue Jun 20 00:23:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497929028427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1497929028427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bbtronenhanced -c bbtronenhanced " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1497929028427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1497929028966 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1497929029268 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1497929029284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497929029396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 00:23:49 2017 " "Processing ended: Tue Jun 20 00:23:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497929029396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497929029396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497929029396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1497929029396 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1497929029991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1497929030661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497929030666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 00:23:50 2017 " "Processing started: Tue Jun 20 00:23:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497929030666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929030666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bbtronenhanced -c bbtronenhanced " "Command: quartus_sta bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929030666 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1497929030805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929030919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929030919 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929030978 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929030978 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bbtronenhanced.sdc " "Synopsys Design Constraints File file not found: 'bbtronenhanced.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031134 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031134 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031134 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031135 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031135 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1497929031135 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031142 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497929031144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031159 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497929031163 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031185 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031519 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031543 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031543 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031543 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031545 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031557 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497929031560 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031624 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031624 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031624 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929031635 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929032028 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929032028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497929032063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 00:23:52 2017 " "Processing ended: Tue Jun 20 00:23:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497929032063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497929032063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497929032063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929032063 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 262 s " "Quartus Prime Full Compilation was successful. 0 errors, 262 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497929032718 ""}
