<profile>

<section name = "Vivado HLS Report for 'dut_cnn_xcel'" level="0">
<item name = "Date">Fri Nov  3 20:44:02 2017
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">cnn.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.72, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">126970, 126970, 126970, 126970, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dut_perform_conv_1_fu_257">dut_perform_conv_1, 104499, 104499, 104499, 104499, none</column>
<column name="grp_dut_perform_conv_fu_273">dut_perform_conv, 17233, 17233, 17233, 17233, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">49, 49, 1, -, -, 49, no</column>
<column name="- Loop 2">5184, 5184, 9, -, -, 576, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 172</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">48, 46, 7223, 8056</column>
<column name="Memory">8, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 199</column>
<column name="Register">-, -, 170, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">20, 20, 6, 15</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dut_perform_conv_fu_273">dut_perform_conv, 24, 24, 3032, 3181</column>
<column name="grp_dut_perform_conv_1_fu_257">dut_perform_conv_1, 24, 22, 3851, 4321</column>
<column name="dut_sitofp_32s_32_6_U94">dut_sitofp_32s_32_6, 0, 0, 340, 554</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="mem_conv1_0_V_U">dut_cnn_xcel_mem_conv1_0_V, 1, 0, 0, 267, 14, 1, 3738</column>
<column name="mem_conv1_1_V_U">dut_cnn_xcel_mem_conv1_0_V, 1, 0, 0, 267, 14, 1, 3738</column>
<column name="mem_conv1_2_V_U">dut_cnn_xcel_mem_conv1_2_V, 1, 0, 0, 266, 14, 1, 3724</column>
<column name="mem_conv2_0_V_U">dut_cnn_xcel_mem_conv2_0_V, 1, 0, 0, 160, 14, 1, 2240</column>
<column name="mem_conv2_1_V_U">dut_cnn_xcel_mem_conv2_0_V, 1, 0, 0, 160, 14, 1, 2240</column>
<column name="mem_conv2_2_V_U">dut_cnn_xcel_mem_conv2_0_V, 1, 0, 0, 160, 14, 1, 2240</column>
<column name="mem_conv2_3_V_U">dut_cnn_xcel_mem_conv2_0_V, 1, 0, 0, 160, 14, 1, 2240</column>
<column name="mem_conv2_4_V_U">dut_cnn_xcel_mem_conv2_0_V, 1, 0, 0, 160, 14, 1, 2240</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="exp_V_2_fu_486_p2">+, 0, 0, 8, 5, 8</column>
<column name="i_3_fu_383_p2">+, 0, 0, 10, 10, 1</column>
<column name="i_fu_302_p2">+, 0, 0, 6, 6, 1</column>
<column name="next_mul5_fu_413_p2">+, 0, 0, 20, 11, 20</column>
<column name="next_mul_fu_334_p2">+, 0, 0, 13, 7, 13</column>
<column name="next_urem7_fu_389_p2">+, 0, 0, 10, 1, 10</column>
<column name="next_urem_fu_357_p2">+, 0, 0, 6, 6, 1</column>
<column name="exitcond5_fu_296_p2">icmp, 0, 0, 3, 6, 5</column>
<column name="exitcond_fu_377_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="sel_tmp2_fu_442_p2">icmp, 0, 0, 2, 3, 1</column>
<column name="sel_tmp_fu_436_p2">icmp, 0, 0, 2, 3, 1</column>
<column name="tmp_17_fu_462_p2">icmp, 0, 0, 5, 14, 1</column>
<column name="tmp_72_fu_395_p2">icmp, 0, 0, 4, 10, 2</column>
<column name="tmp_75_fu_363_p2">icmp, 0, 0, 3, 6, 2</column>
<column name="idx_urem8_fu_401_p3">select, 0, 0, 10, 1, 10</column>
<column name="idx_urem_fu_369_p3">select, 0, 0, 6, 1, 6</column>
<column name="mem_conv1_V_load_phi_fu_455_p3">select, 0, 0, 14, 1, 14</column>
<column name="output_V_d0">select, 0, 0, 32, 1, 1</column>
<column name="sel_tmp1_fu_448_p3">select, 0, 0, 14, 1, 14</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">6, 15, 1, 15</column>
<column name="bvh_d_index_reg_190">6, 2, 6, 12</column>
<column name="i2_reg_223">10, 2, 10, 20</column>
<column name="mem_conv1_0_V_address0">9, 5, 9, 45</column>
<column name="mem_conv1_0_V_ce0">1, 4, 1, 4</column>
<column name="mem_conv1_0_V_ce1">1, 2, 1, 2</column>
<column name="mem_conv1_0_V_d0">14, 3, 14, 42</column>
<column name="mem_conv1_0_V_we0">1, 3, 1, 3</column>
<column name="mem_conv1_1_V_address0">9, 5, 9, 45</column>
<column name="mem_conv1_1_V_ce0">1, 4, 1, 4</column>
<column name="mem_conv1_1_V_ce1">1, 2, 1, 2</column>
<column name="mem_conv1_1_V_d0">14, 3, 14, 42</column>
<column name="mem_conv1_1_V_we0">1, 3, 1, 3</column>
<column name="mem_conv1_2_V_address0">9, 5, 9, 45</column>
<column name="mem_conv1_2_V_ce0">1, 4, 1, 4</column>
<column name="mem_conv1_2_V_ce1">1, 2, 1, 2</column>
<column name="mem_conv1_2_V_d0">14, 3, 14, 42</column>
<column name="mem_conv1_2_V_we0">1, 3, 1, 3</column>
<column name="mem_conv2_0_V_address0">8, 3, 8, 24</column>
<column name="mem_conv2_0_V_ce0">1, 3, 1, 3</column>
<column name="mem_conv2_0_V_ce1">1, 2, 1, 2</column>
<column name="mem_conv2_1_V_address0">8, 3, 8, 24</column>
<column name="mem_conv2_1_V_ce0">1, 3, 1, 3</column>
<column name="mem_conv2_1_V_ce1">1, 2, 1, 2</column>
<column name="mem_conv2_2_V_address0">8, 3, 8, 24</column>
<column name="mem_conv2_2_V_ce0">1, 3, 1, 3</column>
<column name="mem_conv2_2_V_ce1">1, 2, 1, 2</column>
<column name="mem_conv2_3_V_address0">8, 3, 8, 24</column>
<column name="mem_conv2_3_V_ce0">1, 3, 1, 3</column>
<column name="mem_conv2_3_V_ce1">1, 2, 1, 2</column>
<column name="mem_conv2_4_V_address0">8, 3, 8, 24</column>
<column name="mem_conv2_4_V_ce0">1, 3, 1, 3</column>
<column name="mem_conv2_4_V_ce1">1, 2, 1, 2</column>
<column name="phi_mul4_reg_235">20, 2, 20, 40</column>
<column name="phi_mul_reg_201">13, 2, 13, 26</column>
<column name="phi_urem6_reg_246">10, 2, 10, 20</column>
<column name="phi_urem_reg_212">6, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_reg_grp_dut_perform_conv_1_fu_257_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_perform_conv_fu_273_ap_start">1, 0, 1, 0</column>
<column name="bvh_d_index_reg_190">6, 0, 6, 0</column>
<column name="i2_reg_223">10, 0, 10, 0</column>
<column name="i_3_reg_545">10, 0, 10, 0</column>
<column name="idx_urem8_reg_550">10, 0, 10, 0</column>
<column name="mem_conv1_V_load_phi_reg_585">14, 0, 14, 0</column>
<column name="next_mul5_reg_555">20, 0, 20, 0</column>
<column name="p_Result_s_reg_600">32, 0, 32, 0</column>
<column name="phi_mul4_reg_235">20, 0, 20, 0</column>
<column name="phi_mul_reg_201">13, 0, 13, 0</column>
<column name="phi_urem6_reg_246">10, 0, 10, 0</column>
<column name="phi_urem_reg_212">6, 0, 6, 0</column>
<column name="sel_tmp2_reg_580">1, 0, 1, 0</column>
<column name="sel_tmp_reg_575">1, 0, 1, 0</column>
<column name="tmp_17_reg_590">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_cnn_xcel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_cnn_xcel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_cnn_xcel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_cnn_xcel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_cnn_xcel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_cnn_xcel, return value</column>
<column name="input_V">in, 49, ap_none, input_V, scalar</column>
<column name="output_V_address0">out, 10, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 32, ap_memory, output_V, array</column>
</table>
</item>
</section>
</profile>
