Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto f43b84eaa28d409590d2aad397209aa2 --debug typical --relax --include ../../../0_common -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile_test_behav xil_defaultlib.regfile_test xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port address_A [H:/MIPS-Lab/code/lab_5_6_7.srcs/reg_sim/new/regfile_testbench.v:27]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port address_B [H:/MIPS-Lab/code/lab_5_6_7.srcs/reg_sim/new/regfile_testbench.v:28]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port address_dest [H:/MIPS-Lab/code/lab_5_6_7.srcs/reg_sim/new/regfile_testbench.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.regfile(bits=5)
Compiling module xil_defaultlib.regfile_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_test_behav
