
*** Running vivado
    with args -log testbench_stimulus_file.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench_stimulus_file.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source testbench_stimulus_file.tcl -notrace
Command: synth_design -top testbench_stimulus_file -part xc7a50tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17416
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1286.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testbench_stimulus_file' [C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd:11]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: extra waveform elements [C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd:40]
INFO: [Synth 8-3491] module 'temperature_subtractor' declared at 'C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/scs axi4-stream lab 1/temperature_subtractor.vhd:5' bound to instance 'dut' of component 'temperature_subtractor' [C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd:43]
INFO: [Synth 8-638] synthesizing module 'temperature_subtractor' [C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/scs axi4-stream lab 1/temperature_subtractor.vhd:19]
INFO: [Synth 8-3491] module 'fifo32x64' declared at 'C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/lab6.runs/synth_1/.Xil/Vivado-13840-DESKTOP-G7FJ28L/realtime/fifo32x64_stub.vhdl:5' bound to instance 'fifo_in_t1' of component 'fifo32x64' [C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/scs axi4-stream lab 1/temperature_subtractor.vhd:62]
ERROR: [Synth 8-3493] module 'fifo32x64' declared at 'C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/lab6.runs/synth_1/.Xil/Vivado-13840-DESKTOP-G7FJ28L/realtime/fifo32x64_stub.vhdl:5' does not have matching formal port for component port 'axis_data_count' [C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/scs axi4-stream lab 1/temperature_subtractor.vhd:62]
ERROR: [Synth 8-3493] module 'fifo32x64' declared at 'C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/lab6.runs/synth_1/.Xil/Vivado-13840-DESKTOP-G7FJ28L/realtime/fifo32x64_stub.vhdl:5' does not have matching formal port for component port 'axis_wr_data_count' [C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/scs axi4-stream lab 1/temperature_subtractor.vhd:62]
ERROR: [Synth 8-3493] module 'fifo32x64' declared at 'C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/lab6.runs/synth_1/.Xil/Vivado-13840-DESKTOP-G7FJ28L/realtime/fifo32x64_stub.vhdl:5' does not have matching formal port for component port 'axis_rd_data_count' [C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/scs axi4-stream lab 1/temperature_subtractor.vhd:62]
ERROR: [Synth 8-285] failed synthesizing module 'temperature_subtractor' [C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/scs axi4-stream lab 1/temperature_subtractor.vhd:19]
ERROR: [Synth 8-285] failed synthesizing module 'testbench_stimulus_file' [C:/Users/user/Desktop/AN 3/SEM 1/structure of computer systems/lab6/scs axi4-stream lab 1/testbench_stimulus_file.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1286.676 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 2 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 09:08:53 2023...
