git clone --depth 1 --no-tags https://github.com/oz-matt/cdr_rnm.git f:/verilog_sva_gh_scraper/data/full_repos/348529571
git clone --depth 1 --no-tags https://github.com/markokujundzic/uvm.git f:/verilog_sva_gh_scraper/data/full_repos/337798593
git clone --depth 1 --no-tags https://github.com/ryaanluke/Fillscreen_Circle_ReuleauxTriangle.git f:/verilog_sva_gh_scraper/data/full_repos/337187139
git clone --depth 1 --no-tags https://github.com/oz-matt/ozphy.git f:/verilog_sva_gh_scraper/data/full_repos/336332329
git clone --depth 1 --no-tags https://github.com/mfkiwl/DDR3_PRESI.git f:/verilog_sva_gh_scraper/data/full_repos/336723401
git clone --depth 1 --no-tags https://github.com/BourgeoisLenin/Team10Minilab5.git f:/verilog_sva_gh_scraper/data/full_repos/338319078
git clone --depth 1 --no-tags https://github.com/jinilpatel25/RC4.git f:/verilog_sva_gh_scraper/data/full_repos/346194488
git clone --depth 1 --no-tags https://github.com/surendra55555/uart.git f:/verilog_sva_gh_scraper/data/full_repos/351756017
git clone --depth 1 --no-tags https://github.com/surendra55555/Ring_counter.git f:/verilog_sva_gh_scraper/data/full_repos/351764466
git clone --depth 1 --no-tags https://github.com/vien20010/FloatingPointIEEE754.git f:/verilog_sva_gh_scraper/data/full_repos/323829192
git clone --depth 1 --no-tags https://github.com/saipra99/SPI_Project.git f:/verilog_sva_gh_scraper/data/full_repos/317663638
git clone --depth 1 --no-tags https://github.com/cyanbx/WriteBuffer.git f:/verilog_sva_gh_scraper/data/full_repos/324103178
git clone --depth 1 --no-tags https://github.com/goshuh/verif.git f:/verilog_sva_gh_scraper/data/full_repos/328489686
git clone --depth 1 --no-tags https://github.com/rag1404/uvm_objection_mechanism.svh.git f:/verilog_sva_gh_scraper/data/full_repos/331549843
git clone --depth 1 --no-tags https://github.com/tiagouergs/AtariProj.git f:/verilog_sva_gh_scraper/data/full_repos/330481052
git clone --depth 1 --no-tags https://github.com/eestevez123/ece554_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/334007022
git clone --depth 1 --no-tags https://github.com/pragya77/APB-protocol-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/334499864
git clone --depth 1 --no-tags https://github.com/ybbekele/LC3-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/335333096
git clone --depth 1 --no-tags https://github.com/cryptoKay8/learninggit.git f:/verilog_sva_gh_scraper/data/full_repos/333646471
git clone --depth 1 --no-tags https://github.com/tejakunchavenkata/processorDesigns.git f:/verilog_sva_gh_scraper/data/full_repos/325723160
git clone --depth 1 --no-tags https://github.com/evgeniyBolnov/PID.git f:/verilog_sva_gh_scraper/data/full_repos/323266344
git clone --depth 1 --no-tags https://github.com/Songchun-Li/ee478_16_bit_arm_cpu_w_aes_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/315755269
git clone --depth 1 --no-tags https://github.com/acsalas/mips.git f:/verilog_sva_gh_scraper/data/full_repos/317978032
git clone --depth 1 --no-tags https://github.com/berkyildiz3/Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/316915142
git clone --depth 1 --no-tags https://github.com/EmiSancho/CE4301-Proyecto1.git f:/verilog_sva_gh_scraper/data/full_repos/312722254
git clone --depth 1 --no-tags https://github.com/sriyerg/systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/321858734
git clone --depth 1 --no-tags https://github.com/ifd3f/OtterMCU.git f:/verilog_sva_gh_scraper/data/full_repos/332030798
git clone --depth 1 --no-tags https://github.com/jayaprasannakomma/Ahb-lite-design-verification-emulation.git f:/verilog_sva_gh_scraper/data/full_repos/328173160
git clone --depth 1 --no-tags https://github.com/PhilippNickel/onchip_serial_interface.git f:/verilog_sva_gh_scraper/data/full_repos/333410469
git clone --depth 1 --no-tags https://github.com/Luke-Jacobs/Lab-4-Code.git f:/verilog_sva_gh_scraper/data/full_repos/341683136
git clone --depth 1 --no-tags https://github.com/ahmadmhasann/mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/341731075
git clone --depth 1 --no-tags https://github.com/braul98/TSC_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/341961546
git clone --depth 1 --no-tags https://github.com/Jefryruiz/Proyecto2_verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/313445233
git clone --depth 1 --no-tags https://github.com/shrutimathurvlsi/repo_2.git f:/verilog_sva_gh_scraper/data/full_repos/313490738
git clone --depth 1 --no-tags https://github.com/nightowlish/Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/319951144
git clone --depth 1 --no-tags https://github.com/wesleywesley/uvm_train.git f:/verilog_sva_gh_scraper/data/full_repos/320453375
git clone --depth 1 --no-tags https://github.com/strear/m1fpga-s.git f:/verilog_sva_gh_scraper/data/full_repos/321327828
git clone --depth 1 --no-tags https://github.com/vinnyfrijolini/SIWA_FPM.git f:/verilog_sva_gh_scraper/data/full_repos/322028592
git clone --depth 1 --no-tags https://github.com/ritik11ritik/TicTacToe-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/324817801
git clone --depth 1 --no-tags https://github.com/rag1404/Array-reduction-operator---Sum-.git f:/verilog_sva_gh_scraper/data/full_repos/324610898
git clone --depth 1 --no-tags https://github.com/zaznov/Harris-and-Harris-HDL-tasks.git f:/verilog_sva_gh_scraper/data/full_repos/350724792
git clone --depth 1 --no-tags https://github.com/ErikFanderson/cookiecutter-vlog-block.git f:/verilog_sva_gh_scraper/data/full_repos/330758733
git clone --depth 1 --no-tags https://github.com/AgustinDS/Proyecto3_Verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/326873912
git clone --depth 1 --no-tags https://github.com/andrewh265/FlappyBird.git f:/verilog_sva_gh_scraper/data/full_repos/327144156
git clone --depth 1 --no-tags https://github.com/PowerSh0t/CrossBar2x2.git f:/verilog_sva_gh_scraper/data/full_repos/329827970
git clone --depth 1 --no-tags https://github.com/Mariummasood/riscv-core.git f:/verilog_sva_gh_scraper/data/full_repos/335867527
git clone --depth 1 --no-tags https://github.com/farukomeraydin/System-Verilog-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/340064211
git clone --depth 1 --no-tags https://github.com/hugoferreira/verilator-sim-skeleton.git f:/verilog_sva_gh_scraper/data/full_repos/340533064
git clone --depth 1 --no-tags https://github.com/okologit/ksch.git f:/verilog_sva_gh_scraper/data/full_repos/341158498
git clone --depth 1 --no-tags https://github.com/Rickenbacker620/MipsCPU.git f:/verilog_sva_gh_scraper/data/full_repos/345046451
git clone --depth 1 --no-tags https://github.com/akamboj2/ECE498-Project-SqueezeNet.git f:/verilog_sva_gh_scraper/data/full_repos/313158044
git clone --depth 1 --no-tags https://github.com/akshaypsoni/address_generator_system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/338858634
git clone --depth 1 --no-tags https://github.com/varunsax12/pipeline_mips.git f:/verilog_sva_gh_scraper/data/full_repos/342839938
git clone --depth 1 --no-tags https://github.com/kitune-san/KFTVGA.git f:/verilog_sva_gh_scraper/data/full_repos/343481245
git clone --depth 1 --no-tags https://github.com/dev-sv/open-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/330150116
git clone --depth 1 --no-tags https://github.com/punzik/dual-mcp3201-pmod-fw.git f:/verilog_sva_gh_scraper/data/full_repos/335319360
git clone --depth 1 --no-tags https://github.com/Mop-u/MonkyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/329794539
git clone --depth 1 --no-tags https://github.com/pragya77/Memory-module-using-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/330492127
git clone --depth 1 --no-tags https://github.com/emanci/seq_det.git f:/verilog_sva_gh_scraper/data/full_repos/332584084
git clone --depth 1 --no-tags https://github.com/buggins/bcpu16.git f:/verilog_sva_gh_scraper/data/full_repos/340059006
git clone --depth 1 --no-tags https://github.com/jaycordaro/i2s-toneplayer.git f:/verilog_sva_gh_scraper/data/full_repos/338260263
git clone --depth 1 --no-tags https://github.com/palnikola1996/Router-SOC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/338901501
git clone --depth 1 --no-tags https://github.com/patrick-chen-98/3_layers_full_connection_MAC.git f:/verilog_sva_gh_scraper/data/full_repos/339118303
git clone --depth 1 --no-tags https://github.com/mifiscus/Digital-Circuits-and-Systems-Final.git f:/verilog_sva_gh_scraper/data/full_repos/352479443
git clone --depth 1 --no-tags https://github.com/PedroTLemos/ProjetoInfraHard.git f:/verilog_sva_gh_scraper/data/full_repos/352202764
git clone --depth 1 --no-tags https://github.com/MoonSam/simple_risc5_5stage.git f:/verilog_sva_gh_scraper/data/full_repos/331676663
git clone --depth 1 --no-tags https://github.com/vsandeepsekhar/verification.git f:/verilog_sva_gh_scraper/data/full_repos/330799199
git clone --depth 1 --no-tags https://github.com/shadow-blade-X/ECE342_Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/333178733
git clone --depth 1 --no-tags https://github.com/rag1404/randomize_assoc_array_index.git f:/verilog_sva_gh_scraper/data/full_repos/328512485
git clone --depth 1 --no-tags https://github.com/Umair772/ARM-processor.git f:/verilog_sva_gh_scraper/data/full_repos/328759248
git clone --depth 1 --no-tags https://github.com/RajRamani18/Memory.git f:/verilog_sva_gh_scraper/data/full_repos/345665343
git clone --depth 1 --no-tags https://github.com/Geca981020/Undergraduate-Project.git f:/verilog_sva_gh_scraper/data/full_repos/341899684
git clone --depth 1 --no-tags https://github.com/rushi0005/Verification-of-Grey-Coding.git f:/verilog_sva_gh_scraper/data/full_repos/342164530
git clone --depth 1 --no-tags https://github.com/nmoroze/sby-experiments.git f:/verilog_sva_gh_scraper/data/full_repos/343658079
git clone --depth 1 --no-tags https://github.com/Metal2/ISALab4.git f:/verilog_sva_gh_scraper/data/full_repos/344870431
git clone --depth 1 --no-tags https://github.com/elrhod/Xilinx-DPU-with-SEM.git f:/verilog_sva_gh_scraper/data/full_repos/327068323
git clone --depth 1 --no-tags https://github.com/Ayushmisr/SV_array.sv.git f:/verilog_sva_gh_scraper/data/full_repos/326621147
git clone --depth 1 --no-tags https://github.com/joel-bailey/verilog-basic-risc.git f:/verilog_sva_gh_scraper/data/full_repos/327669339
git clone --depth 1 --no-tags https://github.com/postoroniy/Qrisc.git f:/verilog_sva_gh_scraper/data/full_repos/337695179
git clone --depth 1 --no-tags https://github.com/AdamVanHoewijk/IBM-model-1.git f:/verilog_sva_gh_scraper/data/full_repos/343404866
git clone --depth 1 --no-tags https://github.com/varunsax12/multi_cycle_mips.git f:/verilog_sva_gh_scraper/data/full_repos/342837670
git clone --depth 1 --no-tags https://github.com/qiufengtiger/18725Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/343040390
git clone --depth 1 --no-tags https://github.com/danielgaio/psan_sigmoid.git f:/verilog_sva_gh_scraper/data/full_repos/350924844
git clone --depth 1 --no-tags https://github.com/iremsvn/Basys3-simple-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/351561388
git clone --depth 1 --no-tags https://github.com/Li-Zhe-Alex/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/314281700
git clone --depth 1 --no-tags https://github.com/tomer29575/calc2.git f:/verilog_sva_gh_scraper/data/full_repos/316330097
git clone --depth 1 --no-tags https://github.com/alialrifai/uvm_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/316411743
git clone --depth 1 --no-tags https://github.com/acordobav/FiltroDigital-TallerAnalogico.git f:/verilog_sva_gh_scraper/data/full_repos/317324808
git clone --depth 1 --no-tags https://github.com/vasilydenisenko/fsm_kernels.git f:/verilog_sva_gh_scraper/data/full_repos/316946405
git clone --depth 1 --no-tags https://github.com/jomero-hex/Early-Detection-Debouncing-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/320501649
git clone --depth 1 --no-tags https://github.com/Jacob-Bograd/CPE-133-Final.git f:/verilog_sva_gh_scraper/data/full_repos/313443029
git clone --depth 1 --no-tags https://github.com/shiban123/Bus-Protocols.git f:/verilog_sva_gh_scraper/data/full_repos/313490982
git clone --depth 1 --no-tags https://github.com/zeeshan0309/dvb.git f:/verilog_sva_gh_scraper/data/full_repos/335921796
git clone --depth 1 --no-tags https://github.com/alex-nagy-spacefiller/cse_361_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/338151804
git clone --depth 1 --no-tags https://github.com/mvsoliveira/edatools.git f:/verilog_sva_gh_scraper/data/full_repos/338615137
git clone --depth 1 --no-tags https://github.com/nathan-n-poon/beep-boop.git f:/verilog_sva_gh_scraper/data/full_repos/338535571
git clone --depth 1 --no-tags https://github.com/bekelm/ENEE459D.git f:/verilog_sva_gh_scraper/data/full_repos/341941940
git clone --depth 1 --no-tags https://github.com/danielgaio/plan_sigmoid.git f:/verilog_sva_gh_scraper/data/full_repos/341925033
git clone --depth 1 --no-tags https://github.com/asicdv/hw_interview_questions.git f:/verilog_sva_gh_scraper/data/full_repos/314513791
git clone --depth 1 --no-tags https://github.com/nimish15shah/Runtime-precision-scalable-POSIT-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/315418293
