# -*- coding: utf-8; mode: tcl; tab-width: 4; indent-tabs-mode: nil; c-basic-offset: 4 -*- vim:fenc=utf-8:ft=tcl:et:sw=4:ts=4:sts=4

PortSystem              1.0
PortGroup               cxx11 1.1

name                    verilator
version                 4.016
revision                0
categories              science electronics
license                 {LGPL-3 Artistic-2}
maintainers             {mcalhoun @MarcusCalhoun-Lopez} openmaintainer
platforms               darwin
description             Verilog compiler and simulator
long_description        Verilator is a ${description}.

homepage                https://www.veripool.org/wiki/verilator

master_sites            https://www.veripool.org/ftp

extract.suffix          .tgz

checksums               rmd160  eba0e31b5b4a9769fb65b842c9a4b9d4b34ecfb6 \
                        sha256  328a8f85c4fb0ecdabbf56e3c261485234dd1c28211e413101c533fdaea9d8a1 \
                        size    2536449

installs_libs           no

livecheck.type          regex
livecheck.url           https://www.veripool.org/projects/verilator/news
livecheck.regex         "Verilator (\\d+(?:\\.\\d+)*) Released"
