<stg><name>ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1</name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="512" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_lcssa9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_lcssa9"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="63" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:4 %bound_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:5 %bound4_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %bound4

]]></Node>
<StgValue><ssdm name="bound4_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="30">
<![CDATA[
newFuncRoot:6 %bound_cast = zext i30 %bound_read

]]></Node>
<StgValue><ssdm name="bound_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %cMemory, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i63 0, i63 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i31 0, i31 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i512 0, i512 %p_lcssa9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %store_ln339 = store i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln339"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln333 = br void %ConvertWidthB_Compute

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
ConvertWidthB_Compute:0 %indvar_flatten_load = load i31 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
ConvertWidthB_Compute:1 %indvar_flatten11_load = load i63 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="indvar_flatten11_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
ConvertWidthB_Compute:2 %icmp_ln333 = icmp_eq  i63 %indvar_flatten11_load, i63 %bound4_read

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ConvertWidthB_Compute:3 %br_ln333 = br i1 %icmp_ln333, void %for.inc30.loopexit, void %for.end32.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc30.loopexit:0 %j_load = load i2 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc30.loopexit:2 %add_ln333 = add i63 %indvar_flatten11_load, i63 1

]]></Node>
<StgValue><ssdm name="add_ln333"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc30.loopexit:4 %icmp_ln335 = icmp_eq  i31 %indvar_flatten_load, i31 %bound_cast

]]></Node>
<StgValue><ssdm name="icmp_ln335"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc30.loopexit:5 %xor_ln333 = xor i1 %icmp_ln335, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln333"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc30.loopexit:6 %icmp_ln339 = icmp_eq  i2 %j_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln339"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc30.loopexit:7 %and_ln333 = and i1 %icmp_ln339, i1 %xor_ln333

]]></Node>
<StgValue><ssdm name="and_ln333"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc30.loopexit:8 %or_ln335 = or i1 %and_ln333, i1 %icmp_ln335

]]></Node>
<StgValue><ssdm name="or_ln335"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc30.loopexit:10 %select_ln335_1 = select i1 %or_ln335, i2 0, i2 %j_load

]]></Node>
<StgValue><ssdm name="select_ln335_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2">
<![CDATA[
for.inc30.loopexit:13 %empty = trunc i2 %select_ln335_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc30.loopexit:86 %icmp_ln348 = icmp_eq  i2 %select_ln335_1, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln348"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc30.loopexit:87 %br_ln348 = br i1 %icmp_ln348, void %for.inc24, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc24:0 %j_1 = add i2 %select_ln335_1, i2 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc24:1 %add_ln335 = add i31 %indvar_flatten_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln335"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc24:2 %select_ln335_2 = select i1 %icmp_ln335, i31 1, i31 %add_ln335

]]></Node>
<StgValue><ssdm name="select_ln335_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="63" op_1_bw="63" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:3 %store_ln333 = store i63 %add_ln333, i63 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:4 %store_ln335 = store i31 %select_ln335_2, i31 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln335"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:6 %store_ln339 = store i2 %j_1, i2 %j

]]></Node>
<StgValue><ssdm name="store_ln339"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0">
<![CDATA[
for.end32.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
for.inc30.loopexit:1 %p_lcssa9_load = load i512 %p_lcssa9

]]></Node>
<StgValue><ssdm name="p_lcssa9_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc30.loopexit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.inc30.loopexit:9 %select_ln335 = select i1 %or_ln335, i512 0, i512 %p_lcssa9_load

]]></Node>
<StgValue><ssdm name="select_ln335"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc30.loopexit:11 %specpipeline_ln340 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln340"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc30.loopexit:12 %computePack = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %cPipes_0

]]></Node>
<StgValue><ssdm name="computePack"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc30.loopexit:14 %i_assign = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 0

]]></Node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="256">
<![CDATA[
for.inc30.loopexit:15 %trunc_ln170 = trunc i256 %computePack

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="512" op_0_bw="9">
<![CDATA[
for.inc30.loopexit:16 %zext_ln183 = zext i9 %i_assign

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:17 %shl_ln183 = shl i512 4294967295, i512 %zext_ln183

]]></Node>
<StgValue><ssdm name="shl_ln183"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:18 %xor_ln183 = xor i512 %shl_ln183, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln183"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:19 %and_ln183 = and i512 %select_ln335, i512 %xor_ln183

]]></Node>
<StgValue><ssdm name="and_ln183"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="512" op_0_bw="32">
<![CDATA[
for.inc30.loopexit:20 %zext_ln183_1 = zext i32 %trunc_ln170

]]></Node>
<StgValue><ssdm name="zext_ln183_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:21 %shl_ln183_1 = shl i512 %zext_ln183_1, i512 %zext_ln183

]]></Node>
<StgValue><ssdm name="shl_ln183_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:22 %or_ln183 = or i512 %and_ln183, i512 %shl_ln183_1

]]></Node>
<StgValue><ssdm name="or_ln183"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc30.loopexit:23 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc30.loopexit:24 %or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 32

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="512" op_0_bw="9">
<![CDATA[
for.inc30.loopexit:25 %zext_ln183_2 = zext i9 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln183_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:26 %shl_ln183_2 = shl i512 4294967295, i512 %zext_ln183_2

]]></Node>
<StgValue><ssdm name="shl_ln183_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:27 %xor_ln183_1 = xor i512 %shl_ln183_2, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln183_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:28 %and_ln183_1 = and i512 %or_ln183, i512 %xor_ln183_1

]]></Node>
<StgValue><ssdm name="and_ln183_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="512" op_0_bw="32">
<![CDATA[
for.inc30.loopexit:29 %zext_ln183_3 = zext i32 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln183_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:30 %shl_ln183_3 = shl i512 %zext_ln183_3, i512 %zext_ln183_2

]]></Node>
<StgValue><ssdm name="shl_ln183_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:31 %or_ln183_7 = or i512 %and_ln183_1, i512 %shl_ln183_3

]]></Node>
<StgValue><ssdm name="or_ln183_7"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc30.loopexit:32 %tmp_449 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc30.loopexit:33 %or_ln183_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 64

]]></Node>
<StgValue><ssdm name="or_ln183_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="512" op_0_bw="9">
<![CDATA[
for.inc30.loopexit:34 %zext_ln183_4 = zext i9 %or_ln183_1

]]></Node>
<StgValue><ssdm name="zext_ln183_4"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:35 %shl_ln183_4 = shl i512 4294967295, i512 %zext_ln183_4

]]></Node>
<StgValue><ssdm name="shl_ln183_4"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:36 %xor_ln183_2 = xor i512 %shl_ln183_4, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln183_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:37 %and_ln183_2 = and i512 %or_ln183_7, i512 %xor_ln183_2

]]></Node>
<StgValue><ssdm name="and_ln183_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="512" op_0_bw="32">
<![CDATA[
for.inc30.loopexit:38 %zext_ln183_5 = zext i32 %tmp_449

]]></Node>
<StgValue><ssdm name="zext_ln183_5"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:39 %shl_ln183_5 = shl i512 %zext_ln183_5, i512 %zext_ln183_4

]]></Node>
<StgValue><ssdm name="shl_ln183_5"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:40 %or_ln183_8 = or i512 %and_ln183_2, i512 %shl_ln183_5

]]></Node>
<StgValue><ssdm name="or_ln183_8"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc30.loopexit:41 %tmp_450 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc30.loopexit:42 %or_ln183_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 96

]]></Node>
<StgValue><ssdm name="or_ln183_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="512" op_0_bw="9">
<![CDATA[
for.inc30.loopexit:43 %zext_ln183_6 = zext i9 %or_ln183_2

]]></Node>
<StgValue><ssdm name="zext_ln183_6"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:44 %shl_ln183_6 = shl i512 4294967295, i512 %zext_ln183_6

]]></Node>
<StgValue><ssdm name="shl_ln183_6"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:45 %xor_ln183_3 = xor i512 %shl_ln183_6, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln183_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:46 %and_ln183_3 = and i512 %or_ln183_8, i512 %xor_ln183_3

]]></Node>
<StgValue><ssdm name="and_ln183_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="512" op_0_bw="32">
<![CDATA[
for.inc30.loopexit:47 %zext_ln183_7 = zext i32 %tmp_450

]]></Node>
<StgValue><ssdm name="zext_ln183_7"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:48 %shl_ln183_7 = shl i512 %zext_ln183_7, i512 %zext_ln183_6

]]></Node>
<StgValue><ssdm name="shl_ln183_7"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:49 %or_ln183_9 = or i512 %and_ln183_3, i512 %shl_ln183_7

]]></Node>
<StgValue><ssdm name="or_ln183_9"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc30.loopexit:50 %tmp_451 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc30.loopexit:51 %or_ln183_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 128

]]></Node>
<StgValue><ssdm name="or_ln183_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="9">
<![CDATA[
for.inc30.loopexit:52 %zext_ln183_8 = zext i9 %or_ln183_3

]]></Node>
<StgValue><ssdm name="zext_ln183_8"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:53 %shl_ln183_8 = shl i512 4294967295, i512 %zext_ln183_8

]]></Node>
<StgValue><ssdm name="shl_ln183_8"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:54 %xor_ln183_4 = xor i512 %shl_ln183_8, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln183_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:55 %and_ln183_4 = and i512 %or_ln183_9, i512 %xor_ln183_4

]]></Node>
<StgValue><ssdm name="and_ln183_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="512" op_0_bw="32">
<![CDATA[
for.inc30.loopexit:56 %zext_ln183_9 = zext i32 %tmp_451

]]></Node>
<StgValue><ssdm name="zext_ln183_9"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:57 %shl_ln183_9 = shl i512 %zext_ln183_9, i512 %zext_ln183_8

]]></Node>
<StgValue><ssdm name="shl_ln183_9"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:58 %or_ln183_10 = or i512 %and_ln183_4, i512 %shl_ln183_9

]]></Node>
<StgValue><ssdm name="or_ln183_10"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc30.loopexit:59 %tmp_452 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc30.loopexit:60 %or_ln183_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 160

]]></Node>
<StgValue><ssdm name="or_ln183_4"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="512" op_0_bw="9">
<![CDATA[
for.inc30.loopexit:61 %zext_ln183_10 = zext i9 %or_ln183_4

]]></Node>
<StgValue><ssdm name="zext_ln183_10"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:62 %shl_ln183_10 = shl i512 4294967295, i512 %zext_ln183_10

]]></Node>
<StgValue><ssdm name="shl_ln183_10"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:63 %xor_ln183_5 = xor i512 %shl_ln183_10, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln183_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:64 %and_ln183_5 = and i512 %or_ln183_10, i512 %xor_ln183_5

]]></Node>
<StgValue><ssdm name="and_ln183_5"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="512" op_0_bw="32">
<![CDATA[
for.inc30.loopexit:65 %zext_ln183_11 = zext i32 %tmp_452

]]></Node>
<StgValue><ssdm name="zext_ln183_11"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:66 %shl_ln183_11 = shl i512 %zext_ln183_11, i512 %zext_ln183_10

]]></Node>
<StgValue><ssdm name="shl_ln183_11"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:67 %or_ln183_11 = or i512 %and_ln183_5, i512 %shl_ln183_11

]]></Node>
<StgValue><ssdm name="or_ln183_11"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc30.loopexit:68 %tmp_453 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc30.loopexit:69 %or_ln183_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 192

]]></Node>
<StgValue><ssdm name="or_ln183_5"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="512" op_0_bw="9">
<![CDATA[
for.inc30.loopexit:70 %zext_ln183_12 = zext i9 %or_ln183_5

]]></Node>
<StgValue><ssdm name="zext_ln183_12"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:71 %shl_ln183_12 = shl i512 4294967295, i512 %zext_ln183_12

]]></Node>
<StgValue><ssdm name="shl_ln183_12"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:72 %xor_ln183_6 = xor i512 %shl_ln183_12, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln183_6"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:73 %and_ln183_6 = and i512 %or_ln183_11, i512 %xor_ln183_6

]]></Node>
<StgValue><ssdm name="and_ln183_6"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="512" op_0_bw="32">
<![CDATA[
for.inc30.loopexit:74 %zext_ln183_13 = zext i32 %tmp_453

]]></Node>
<StgValue><ssdm name="zext_ln183_13"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:75 %shl_ln183_13 = shl i512 %zext_ln183_13, i512 %zext_ln183_12

]]></Node>
<StgValue><ssdm name="shl_ln183_13"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:76 %or_ln183_12 = or i512 %and_ln183_6, i512 %shl_ln183_13

]]></Node>
<StgValue><ssdm name="or_ln183_12"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc30.loopexit:77 %tmp_454 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %computePack, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc30.loopexit:78 %or_ln183_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %empty, i8 224

]]></Node>
<StgValue><ssdm name="or_ln183_6"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="512" op_0_bw="9">
<![CDATA[
for.inc30.loopexit:79 %zext_ln183_14 = zext i9 %or_ln183_6

]]></Node>
<StgValue><ssdm name="zext_ln183_14"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:80 %shl_ln183_14 = shl i512 4294967295, i512 %zext_ln183_14

]]></Node>
<StgValue><ssdm name="shl_ln183_14"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:81 %xor_ln183_7 = xor i512 %shl_ln183_14, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln183_7"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:82 %and_ln183_7 = and i512 %or_ln183_12, i512 %xor_ln183_7

]]></Node>
<StgValue><ssdm name="and_ln183_7"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="512" op_0_bw="32">
<![CDATA[
for.inc30.loopexit:83 %zext_ln183_15 = zext i32 %tmp_454

]]></Node>
<StgValue><ssdm name="zext_ln183_15"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:84 %shl_ln183_15 = shl i512 %zext_ln183_15, i512 %zext_ln183_14

]]></Node>
<StgValue><ssdm name="shl_ln183_15"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc30.loopexit:85 %or_ln183_13 = or i512 %and_ln183_7, i512 %shl_ln183_15

]]></Node>
<StgValue><ssdm name="or_ln183_13"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then:0 %write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %cMemory, i512 %or_ln183_13

]]></Node>
<StgValue><ssdm name="write_ln406"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln350 = br void %for.inc24

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc24:5 %store_ln183 = store i512 %or_ln183_13, i512 %p_lcssa9

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
for.inc24:7 %br_ln339 = br void %ConvertWidthB_Compute

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
