Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  7 20:46:17 2020
| Host         : DESKTOP-4Q5DVQS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Game_control_sets_placed.rpt
| Design       : Game
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |   160 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           13 |
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|      5 |            1 |
|      8 |            1 |
|     10 |            6 |
|     12 |            2 |
|     14 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             189 |          103 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           21 |
| Yes          | No                    | No                     |             118 |           55 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|                             Clock Signal                            |                               Enable Signal                               |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|  display/attack_screen/dodge_screen/bullet_unit_1/collision_reg_n_0 |                                                                           |                                         |                1 |              1 |
|  display/attack_screen/atk_FSM/state_reg[0]_0                       |                                                                           |                                         |                1 |              1 |
|  display/attack_screen/dodge_screen/bullet_unit_2/collision_reg_n_0 |                                                                           |                                         |                1 |              1 |
|  display/attack_screen/dodge_screen/bullet_unit_3/collision_reg_n_0 |                                                                           |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                      | uart_transmitter/tx6_out                                                  |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                      | uart_receiver/data[2]_i_1_n_0                                             |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                      | uart_receiver/data[4]_i_1_n_0                                             |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                      | uart_receiver/data[0]_i_1_n_0                                             |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                      | uart_receiver/data[6]_i_1_n_0                                             |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                      | uart_receiver/data[3]_i_1_n_0                                             |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                      | uart_receiver/data[7]_i_1_n_0                                             |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                      | uart_receiver/data[5]_i_1_n_0                                             |                                         |                1 |              1 |
|  clk_IBUF_BUFG                                                      | uart_receiver/data[1]_i_1_n_0                                             |                                         |                1 |              1 |
|  display/FSM/video_home_on_reg_i_2_n_0                              |                                                                           |                                         |                1 |              2 |
|  display/attack_screen/flame_monster_unit/form_reg[2]_i_2_n_0       |                                                                           |                                         |                2 |              3 |
|  clk_IBUF_BUFG                                                      | uart_receiver/state                                                       |                                         |                1 |              4 |
|  clk_IBUF_BUFG                                                      | uart_receiver/E[0]                                                        |                                         |                3 |              5 |
|  display/vsync_unit/E[0]                                            |                                                                           |                                         |                4 |              8 |
|  clk_IBUF_BUFG                                                      | display/attack_screen/dodge_screen/bullet_unit_1/sel__1                   |                                         |                4 |             10 |
|  clk_IBUF_BUFG                                                      | display/attack_screen/dodge_screen/bullet_unit_2/top_left_y[9]_i_1__0_n_0 |                                         |                4 |             10 |
|  clk_IBUF_BUFG                                                      | display/attack_screen/dodge_screen/bullet_unit_3/top_left_x[9]_i_1__1_n_0 |                                         |                4 |             10 |
|  clk_IBUF_BUFG                                                      | display/attack_screen/dodge_screen/bullet_unit_3/top_left_y[9]_i_1__1_n_0 |                                         |                6 |             10 |
|  clk_IBUF_BUFG                                                      | display/vsync_unit/v_count_reg0                                           |                                         |                4 |             10 |
|  clk_IBUF_BUFG                                                      | display/vsync_unit/pixel_reg_reg[0]_0[0]                                  |                                         |                4 |             10 |
|  display/attack_screen/flame_monster_unit/sel_n_15                  |                                                                           |                                         |                5 |             12 |
|  clk_IBUF_BUFG                                                      | display/vsync_unit/pixel_reg_reg[0]_0[0]                                  | display/vsync_unit/SR[0]                |                5 |             12 |
|  clk_IBUF_BUFG                                                      | uart_transmitter/idle1                                                    | uart_transmitter/count[0]_i_1_n_0       |                4 |             14 |
|  clk_IBUF_BUFG                                                      | uart_receiver/count[0]_i_1__0_n_0                                         | uart_receiver/state                     |                4 |             14 |
|  clk_IBUF_BUFG                                                      | display/attack_screen/dodge_screen/heart_unit/top_left_y0                 |                                         |               16 |             40 |
|  clk_IBUF_BUFG                                                      |                                                                           | display/vsync_unit/v_count_reg_reg[5]_0 |               21 |             45 |
|  clk_IBUF_BUFG                                                      |                                                                           |                                         |               87 |            160 |
+---------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------------------+------------------+----------------+


