{"vcs1":{"timestamp_begin":1679769305.448200605, "rt":0.38, "ut":0.17, "st":0.11}}
{"vcselab":{"timestamp_begin":1679769305.898440126, "rt":0.45, "ut":0.26, "st":0.09}}
{"link":{"timestamp_begin":1679769306.402385991, "rt":0.21, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679769305.120452970}
{"VCS_COMP_START_TIME": 1679769305.120452970}
{"VCS_COMP_END_TIME": 1679769306.687496431}
{"VCS_USER_OPTIONS": "-sverilog datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337772}}
{"stitch_vcselab": {"peak_mem": 238860}}
