============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 23 2025  11:10:03 am
  Module:                 udma_subsystem
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                      Instance                                             Module                        Cell Count  Cell Area  Net Area   Total Area 
------------------------------------------------------------------------------------------------------------------------------------------------------
udma_subsystem                                                                                                76565  53095.306 14973.537    68068.843 
  i_hyper_u_fifo                                     io_tx_fifo_DATA_WIDTH32_BUFFER_DEPTH4_1                    288    206.168    41.083      247.251 
    i_fifo                                           io_generic_fifo_DATA_WIDTH32_BUFFER_DEPTH4_LOG_BUF         266    195.903    36.228      232.131 
  i_hyper_udma_hyperbus_i                            udma_hyperbus_mulid_L2_AWIDTH_NOAL21_TRANS_SIZE20_       37510  28818.219  6998.234    35816.453 
    phy_i_i_read_clk_rwds_i_cdc_fifo_hyper_i_dst_b2g binary_to_gray_hyper_N5_20003                                4      2.074     0.000        2.074 
    phy_i_i_read_clk_rwds_i_cdc_fifo_hyper_i_src_b2g binary_to_gray_hyper_N5                                      4      2.074     0.000        2.074 
    udma_hyper_busy_phy_i                            udma_hyper_busy_phy_ID_WIDTH3_NB_CH8                        24      6.428     3.001        9.429 
  i_i2c_gen[0].i_i2c_i_i2c_control                   udma_i2c_control                                           644    308.448   119.656      428.104 
  i_i2c_gen[0].i_i2c_i_i2c_tx_fifo                   io_tx_fifo_DATA_WIDTH8_BUFFER_DEPTH2_1                      55     41.679     7.154       48.834 
    i_fifo                                           io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH2_LOG_BUFF          45     34.836     4.697       39.533 
  i_i2c_gen[0].i_i2c_u_cmd_fifo                      io_tx_fifo_DATA_WIDTH32_BUFFER_DEPTH2_2                    127    108.864    14.386      123.250 
    i_fifo                                           io_generic_fifo_DATA_WIDTH32_BUFFER_DEPTH2_LOG_BUF         117    102.021    11.929      113.950 
  i_i2s_udma_i_clkws_gen                             i2s_clkws_gen                                              293    192.897    47.570      240.466 
    i_clkgen0                                        i2s_clk_gen                                                 96     69.362    15.324       84.686 
    i_clkgen1                                        i2s_clk_gen_1                                               96     69.362    15.324       84.686 
    i_ws_gen_0                                       i2s_ws_gen                                                  42     24.572     6.449       31.021 
    i_ws_gen_1                                       i2s_ws_gen_1                                                42     24.572     6.449       31.021 
  i_i2s_udma_i_i2s_txrx                              i2s_txrx                                                  7608   5309.142  1413.786     6722.928 
    i_i2s_master                                     i2s_tx_channel                                              45     23.535     7.698       31.233 
    i_i2s_slave                                      i2s_rx_channel                                             406    243.389    73.577      316.966 
    i_pdm                                            pdm_top                                                   7123   5028.998  1326.096     6355.095 
  i_i2s_udma_u_fifo                                  io_tx_fifo_DATA_WIDTH32_BUFFER_DEPTH2_4                    127    108.864    14.386      123.250 
    i_fifo                                           io_generic_fifo_DATA_WIDTH32_BUFFER_DEPTH2_LOG_BUF         117    102.021    11.929      113.950 
  i_sdio_i_sdio_tx_fifo                              io_tx_fifo_DATA_WIDTH32_BUFFER_DEPTH2_3                    127    108.864    14.386      123.250 
    i_fifo                                           io_generic_fifo_DATA_WIDTH32_BUFFER_DEPTH2_LOG_BUF         117    102.021    11.929      113.950 
  i_sdio_i_sdio_txrx                                 sdio_txrx                                                  978    579.416   153.141      732.556 
    i_data_if                                        sdio_txrx_data                                             540    279.832    96.603      376.435 
  i_sdio_u_clockgen                                  udma_clkgen_1                                               89     57.542    15.635       73.177 
  i_spim_gen[0].i_spim_u_clockgen                    udma_clkgen                                                 89     57.542    15.635       73.177 
  i_spim_gen[0].i_spim_u_cmd_fifo                    io_tx_fifo_DATA_WIDTH32_BUFFER_DEPTH2                      127    108.864    14.386      123.250 
    i_fifo                                           io_generic_fifo_DATA_WIDTH32_BUFFER_DEPTH2_LOG_BUF         117    102.021    11.929      113.950 
  i_spim_gen[0].i_spim_u_fifo                        io_tx_fifo_DATA_WIDTH32_BUFFER_DEPTH2_1                    127    108.864    14.088      122.952 
    i_fifo                                           io_generic_fifo_DATA_WIDTH32_BUFFER_DEPTH2_LOG_BUF         117    102.021    11.929      113.950 
  i_spim_gen[0].i_spim_u_spictrl                     udma_spim_ctrl_REPLAY_BUFFER_DEPTH6                        956    542.246   164.405      706.651 
  i_spim_gen[0].i_spim_u_txrx                        udma_spim_txrx                                             692    314.150   132.256      446.406 
  i_spim_gen[1].i_spim_u_clockgen                    udma_clkgen_4_8566                                          89     57.542    15.635       73.177 
  i_spim_gen[1].i_spim_u_cmd_fifo                    io_tx_fifo_DATA_WIDTH32_BUFFER_DEPTH2_5                    127    108.864    14.386      123.250 
    i_fifo                                           io_generic_fifo_DATA_WIDTH32_BUFFER_DEPTH2_LOG_BUF         117    102.021    11.929      113.950 
  i_spim_gen[1].i_spim_u_fifo                        io_tx_fifo_DATA_WIDTH32_BUFFER_DEPTH2_6                    127    108.864    14.386      123.250 
    i_fifo                                           io_generic_fifo_DATA_WIDTH32_BUFFER_DEPTH2_LOG_BUF         117    102.021    11.929      113.950 
  i_spim_gen[1].i_spim_u_spictrl                     udma_spim_ctrl_REPLAY_BUFFER_DEPTH6_1                      956    542.246   164.405      706.651 
  i_spim_gen[1].i_spim_u_txrx                        udma_spim_txrx_1                                           692    314.150   132.256      446.406 
  i_spim_gen[2].i_spim_u_clockgen                    udma_clkgen_4_8567                                          89     57.542    15.635       73.177 
  i_spim_gen[2].i_spim_u_cmd_fifo                    io_tx_fifo_DATA_WIDTH32_BUFFER_DEPTH2_7                    127    108.864    14.386      123.250 
    i_fifo                                           io_generic_fifo_DATA_WIDTH32_BUFFER_DEPTH2_LOG_BUF         117    102.021    11.929      113.950 
  i_spim_gen[2].i_spim_u_fifo                        io_tx_fifo_DATA_WIDTH32_BUFFER_DEPTH2_8                    127    108.864    14.386      123.250 
    i_fifo                                           io_generic_fifo_DATA_WIDTH32_BUFFER_DEPTH2_LOG_BUF         117    102.021    11.929      113.950 
  i_spim_gen[2].i_spim_u_spictrl                     udma_spim_ctrl_REPLAY_BUFFER_DEPTH6_2                      956    542.246   164.405      706.651 
  i_spim_gen[2].i_spim_u_txrx                        udma_spim_txrx_2                                           692    314.150   132.256      446.406 
  i_spim_gen[3].i_spim_u_clockgen                    udma_clkgen_4                                               89     57.542    15.635       73.177 
  i_spim_gen[3].i_spim_u_cmd_fifo                    io_tx_fifo_DATA_WIDTH32_BUFFER_DEPTH2_9                    127    108.864    14.386      123.250 
    i_fifo                                           io_generic_fifo_DATA_WIDTH32_BUFFER_DEPTH2_LOG_BUF         117    102.021    11.929      113.950 
  i_spim_gen[3].i_spim_u_fifo                        io_tx_fifo_DATA_WIDTH32_BUFFER_DEPTH2_10                   127    108.864    14.386      123.250 
    i_fifo                                           io_generic_fifo_DATA_WIDTH32_BUFFER_DEPTH2_LOG_BUF         117    102.021    11.929      113.950 
  i_spim_gen[3].i_spim_u_spictrl                     udma_spim_ctrl_REPLAY_BUFFER_DEPTH6_3                      956    542.246   164.405      706.651 
  i_spim_gen[3].i_spim_u_txrx                        udma_spim_txrx_3                                           692    314.150   132.256      446.406 
  i_uart_gen[0].i_uart_u_fifo                        io_tx_fifo_DATA_WIDTH8_BUFFER_DEPTH2                        55     41.679     6.856       48.535 
    i_fifo                                           io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH2_LOG_BUFF          45     34.836     4.697       39.533 
  i_uart_gen[0].i_uart_u_uart_rx                     udma_uart_rx                                               175    103.421    28.104      131.525 
  i_uart_gen[0].i_uart_u_uart_tx                     udma_uart_tx                                               156     86.262    25.594      111.856 
  i_uart_gen[1].i_uart_u_fifo                        io_tx_fifo_DATA_WIDTH8_BUFFER_DEPTH2_2                      55     41.679     6.856       48.535 
    i_fifo                                           io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH2_LOG_BUFF          45     34.836     4.697       39.533 
  i_uart_gen[1].i_uart_u_uart_rx                     udma_uart_rx_1                                             175    103.421    28.104      131.525 
  i_uart_gen[1].i_uart_u_uart_tx                     udma_uart_tx_1                                             156     86.262    25.594      111.856 
  i_uart_gen[2].i_uart_u_fifo                        io_tx_fifo_DATA_WIDTH8_BUFFER_DEPTH2_3                      55     41.679     6.856       48.535 
    i_fifo                                           io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH2_LOG_BUFF          45     34.836     4.697       39.533 
  i_uart_gen[2].i_uart_u_uart_rx                     udma_uart_rx_2                                             175    103.421    28.104      131.525 
  i_uart_gen[2].i_uart_u_uart_tx                     udma_uart_tx_2                                             156     86.262    25.594      111.856 
  i_uart_gen[3].i_uart_u_fifo                        io_tx_fifo_DATA_WIDTH8_BUFFER_DEPTH2_4                      55     41.679     6.856       48.535 
    i_fifo                                           io_generic_fifo_DATA_WIDTH8_BUFFER_DEPTH2_LOG_BUFF          45     34.836     4.697       39.533 
  i_uart_gen[3].i_uart_u_uart_rx                     udma_uart_rx_3                                             175    103.421    28.104      131.525 
  i_uart_gen[3].i_uart_u_uart_tx                     udma_uart_tx_3                                             156     86.262    25.594      111.856 
  i_udmacore_u_tx_channels_genblk1[17].u_tx_ch_ctrl  udma_ch_addrgen_L2_AWIDTH_NOAL21_TRANS_SIZE20_STRE         201    115.862    34.954      150.817 
  i_udmacore_u_tx_channels_u_arbiter                 udma_arbiter_N28_S5                                        127     53.447    18.981       72.428 
