(declare-fun temp18172_1 () (_ BitVec 64))
(declare-fun var985537 () (_ BitVec 64))
(declare-fun var985545 () (_ BitVec 64))
(declare-fun temp18172_2 () (_ BitVec 64))
(declare-fun var66507 () (_ BitVec 64))
(declare-fun temp18172_3 () (_ BitVec 64))
(declare-fun var1247681 () (_ BitVec 64))
(declare-fun var1247689 () (_ BitVec 64))
(declare-fun temp18172_4 () (_ BitVec 64))
(declare-fun var1640897 () (_ BitVec 64))
(declare-fun var1640905 () (_ BitVec 64))
(declare-fun temp18172_5 () (_ BitVec 64))
(declare-fun var2230721 () (_ BitVec 64))
(declare-fun var2230729 () (_ BitVec 64))
(declare-fun temp18172_6 () (_ BitVec 64))
(declare-fun var2820545 () (_ BitVec 64))
(declare-fun var2820553 () (_ BitVec 64))
(declare-fun temp18172_7 () (_ BitVec 64))
(declare-fun var3410369 () (_ BitVec 64))
(declare-fun var3410377 () (_ BitVec 64))
(declare-fun temp18172_8 () (_ BitVec 64))
(declare-fun ARGNAME_training_NAMEEND () (_ BitVec 64))
(declare-fun temp18172_9 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun var68982 () (_ BitVec 64))
(declare-fun temp18172_10 () (_ BitVec 64))
(declare-fun temp18172_11 () (_ BitVec 64))
(declare-fun temp18172_12 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp18172_13 () (_ BitVec 64))
(declare-fun temp18172_14 () (_ BitVec 64))
(declare-fun temp18172_15 () (_ BitVec 64))
(declare-fun temp18172_16 () (_ BitVec 64))
(declare-fun temp18172_17 () (_ BitVec 64))
(declare-fun temp18172_18 () (_ BitVec 64))
(declare-fun temp18172_19 () (_ BitVec 64))
(declare-fun temp18172_20 () (_ BitVec 64))
(declare-fun temp18172_21 () (_ BitVec 64))
(declare-fun temp18172_22 () (_ BitVec 64))
(declare-fun temp18172_23 () (_ BitVec 64))
(declare-fun temp18172_24 () (_ BitVec 64))
(declare-fun temp18172_25 () (_ BitVec 64))
(declare-fun temp18172_26 () (_ BitVec 64))
(declare-fun temp18172_27 () (_ BitVec 64))
(declare-fun temp18172_28 () (_ BitVec 64))
(declare-fun temp18172_29 () (_ BitVec 64))
(declare-fun temp18172_30 () (_ BitVec 64))
(declare-fun temp18172_31 () (_ BitVec 64))
(declare-fun temp18172_32 () (_ BitVec 64))
(declare-fun temp18172_33 () (_ BitVec 64))
(declare-fun temp18172_34 () (_ BitVec 64))
(declare-fun temp18172_35 () (_ BitVec 64))
(declare-fun var69034 () (_ BitVec 64))
(declare-fun temp18172_36 () (_ BitVec 64))
(declare-fun temp18172_38 () (_ BitVec 64))
(declare-fun temp18172_37 () (_ BitVec 64))
(declare-fun temp18172_39 () (_ BitVec 64))
(declare-fun var69376 () (_ BitVec 64))
(declare-fun temp18172_40 () (_ BitVec 64))
(declare-fun temp18172_41 () (_ BitVec 64))
(declare-fun var69399 () (_ BitVec 64))
(declare-fun temp18172_43 () (_ BitVec 64))
(declare-fun temp18172_42 () (_ BitVec 64))
(assert (= temp18172_1 #x0000000000000002))
(assert (= var985537 temp18172_1))
(assert (= var985545 var985537))
(assert (= temp18172_2 #x0000000000000001))
(assert (= var66507 temp18172_2))
(assert (= temp18172_3 #x0000000000000002))
(assert (= var1247681 temp18172_3))
(assert (= var1247689 var1247681))
(assert (= temp18172_4 #x0000000000000002))
(assert (= var1640897 temp18172_4))
(assert (= var1640905 var1640897))
(assert (= temp18172_5 #x0000000000000002))
(assert (= var2230721 temp18172_5))
(assert (= var2230729 var2230721))
(assert (= temp18172_6 #x0000000000000002))
(assert (= var2820545 temp18172_6))
(assert (= var2820553 var2820545))
(assert (= temp18172_7 #x0000000000000002))
(assert (= var3410369 temp18172_7))
(assert (= var3410377 var3410369))
(assert (= temp18172_8 #x0000000000000001))
(assert (= ARGNAME_training_NAMEEND temp18172_8))
(assert (= temp18172_9 #x0000000000000002))
(assert (= var68982
   (ite (bvsgt ARGNAME_input_NAMEEND_DIM temp18172_9)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp18172_10 #x0000000000000001))
(assert (= var68982 temp18172_10))
(assert (= temp18172_11 #x0000000000000000))
(assert (= temp18172_12 temp18172_11))
(assert (= temp18172_13 (select ARGNAME_input_NAMEEND_DIMSIZE temp18172_12)))
(assert (= temp18172_14 #x0000000000000001))
(assert (= temp18172_15 temp18172_14))
(assert (= temp18172_16 (select ARGNAME_input_NAMEEND_DIMSIZE temp18172_15)))
(assert (= temp18172_17 #x0000000000000002))
(assert (= temp18172_18 temp18172_17))
(assert (= temp18172_19 (select ARGNAME_input_NAMEEND_DIMSIZE temp18172_18)))
(assert (= temp18172_20 #x0000000000000003))
(assert (= temp18172_21 temp18172_20))
(assert (= temp18172_22 (select ARGNAME_input_NAMEEND_DIMSIZE temp18172_21)))
(assert (= temp18172_23 #x0000000000000004))
(assert (= temp18172_24 temp18172_23))
(assert (= temp18172_25 (select ARGNAME_input_NAMEEND_DIMSIZE temp18172_24)))
(assert (= temp18172_26 #x0000000000000005))
(assert (= temp18172_27 temp18172_26))
(assert (= temp18172_28 (select ARGNAME_input_NAMEEND_DIMSIZE temp18172_27)))
(assert (= temp18172_29 #x0000000000000000))
(assert (= temp18172_30 temp18172_29))
(assert (= temp18172_31 (select ARGNAME_input_NAMEEND_DIMSIZE temp18172_30)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp18172_29))
(assert (bvsge temp18172_29 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp18172_32 #x0000000000000000))
(assert (= temp18172_33 temp18172_32))
(assert (= temp18172_34 (select ARGNAME_input_NAMEEND_DIMSIZE temp18172_33)))
(assert (bvsgt ARGNAME_input_NAMEEND_DIM temp18172_32))
(assert (bvsge temp18172_32 (bvneg ARGNAME_input_NAMEEND_DIM)))
(assert (= temp18172_35 #x0000000000000001))
(assert (= var69034 temp18172_35))
(assert (= temp18172_36 #x0000000000000001))
(assert (= var69034 temp18172_36))
(assert (= temp18172_38 #x0000000000000000))
(assert (= temp18172_37 temp18172_38))
(assert (= temp18172_39 #x0000000000000006))
(assert (= var69376
   (ite (bvslt ARGNAME_input_NAMEEND_DIM temp18172_39)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp18172_40 #x0000000000000001))
(assert (= var69376 temp18172_40))
(assert (= temp18172_41 #x0000000000000001))
(assert (= var69399 (bvxor ARGNAME_training_NAMEEND temp18172_41)))
(assert (= temp18172_43 #x0000000000000000))
(assert (= temp18172_42 temp18172_43))
(model-add temp18172_1 () (_ BitVec 64) #x0000000000000002)
(model-add var985537 () (_ BitVec 64) #x0000000000000002)
(model-add var985545 () (_ BitVec 64) #x0000000000000002)
(model-add temp18172_2 () (_ BitVec 64) #x0000000000000001)
(model-add var66507 () (_ BitVec 64) #x0000000000000001)
(model-add temp18172_3 () (_ BitVec 64) #x0000000000000002)
(model-add var1247681 () (_ BitVec 64) #x0000000000000002)
(model-add var1247689 () (_ BitVec 64) #x0000000000000002)
(model-add temp18172_4 () (_ BitVec 64) #x0000000000000002)
(model-add var1640897 () (_ BitVec 64) #x0000000000000002)
(model-add var1640905 () (_ BitVec 64) #x0000000000000002)
(model-add temp18172_5 () (_ BitVec 64) #x0000000000000002)
(model-add var2230721 () (_ BitVec 64) #x0000000000000002)
(model-add var2230729 () (_ BitVec 64) #x0000000000000002)
(model-add temp18172_6 () (_ BitVec 64) #x0000000000000002)
(model-add var2820545 () (_ BitVec 64) #x0000000000000002)
(model-add var2820553 () (_ BitVec 64) #x0000000000000002)
(model-add temp18172_7 () (_ BitVec 64) #x0000000000000002)
(model-add var3410369 () (_ BitVec 64) #x0000000000000002)
(model-add var3410377 () (_ BitVec 64) #x0000000000000002)
(model-add temp18172_8 () (_ BitVec 64) #x0000000000000001)
(model-add ARGNAME_training_NAMEEND () (_ BitVec 64) #x0000000000000001)
















