<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevel_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TopLevel_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1460751125" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1460751125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460751125" xil_pn:in_ck="6348727659442857464" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1460751125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_tb.vhd"/>
      <outfile xil_pn:name="DATA_CTL.vhd"/>
      <outfile xil_pn:name="DCCTL_tb.vhd"/>
      <outfile xil_pn:name="DC_CTL.vhd"/>
      <outfile xil_pn:name="Fetch_tb.vhd"/>
      <outfile xil_pn:name="IMSEL.vhd"/>
      <outfile xil_pn:name="Instruction_Memory_TL.vhd"/>
      <outfile xil_pn:name="PipelineRegisters.vhd"/>
      <outfile xil_pn:name="ProjLab01.vhd"/>
      <outfile xil_pn:name="REG_CTL.vhd"/>
      <outfile xil_pn:name="RegisterBank.vhd"/>
      <outfile xil_pn:name="Shadow_IMM_Add.vhd"/>
      <outfile xil_pn:name="Shadow_Register_Bank.vhd"/>
      <outfile xil_pn:name="TopLevel_tb.vhd"/>
      <outfile xil_pn:name="alu_toplevel.vhd"/>
      <outfile xil_pn:name="arith_unit.vhd"/>
      <outfile xil_pn:name="fetch_tb.vhd"/>
      <outfile xil_pn:name="logical_unit.vhd"/>
      <outfile xil_pn:name="programCounter.vhd"/>
      <outfile xil_pn:name="shift_unit.vhd"/>
      <outfile xil_pn:name="word_unit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460751125" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6417879768481499082" xil_pn:start_ts="1460751125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460751125" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4527772937859024968" xil_pn:start_ts="1460751125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460751125" xil_pn:in_ck="-650284261561990678" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6634281375464242574" xil_pn:start_ts="1460751125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="ipcore_dir/DATAMEM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DATAMEM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Instr_Mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Instr_Mem.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460751125" xil_pn:in_ck="-6215783011286741251" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1460751125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_tb.vhd"/>
      <outfile xil_pn:name="DATA_CTL.vhd"/>
      <outfile xil_pn:name="DCCTL_tb.vhd"/>
      <outfile xil_pn:name="DC_CTL.vhd"/>
      <outfile xil_pn:name="Fetch_tb.vhd"/>
      <outfile xil_pn:name="IMSEL.vhd"/>
      <outfile xil_pn:name="Instruction_Memory_TL.vhd"/>
      <outfile xil_pn:name="PipelineRegisters.vhd"/>
      <outfile xil_pn:name="ProjLab01.vhd"/>
      <outfile xil_pn:name="REG_CTL.vhd"/>
      <outfile xil_pn:name="RegisterBank.vhd"/>
      <outfile xil_pn:name="Shadow_IMM_Add.vhd"/>
      <outfile xil_pn:name="Shadow_Register_Bank.vhd"/>
      <outfile xil_pn:name="TopLevel_tb.vhd"/>
      <outfile xil_pn:name="alu_toplevel.vhd"/>
      <outfile xil_pn:name="arith_unit.vhd"/>
      <outfile xil_pn:name="fetch_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/DATAMEM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/Instr_Mem.vhd"/>
      <outfile xil_pn:name="logical_unit.vhd"/>
      <outfile xil_pn:name="programCounter.vhd"/>
      <outfile xil_pn:name="shift_unit.vhd"/>
      <outfile xil_pn:name="word_unit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460751130" xil_pn:in_ck="2347041420822021674" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3158204554956819122" xil_pn:start_ts="1460751125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel_tb_beh.prj"/>
      <outfile xil_pn:name="TopLevel_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1460751130" xil_pn:in_ck="-12933083403777137" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3165499859492085445" xil_pn:start_ts="1460751130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
