

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Thu Jul 11 15:44:42 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wsp2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp2" [patchMaker.cpp:36]   --->   Operation 5 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wsp1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp1" [patchMaker.cpp:36]   --->   Operation 6 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp2_read, i7 0" [patchMaker.cpp:36]   --->   Operation 7 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %wsp2_read, i4 0" [patchMaker.cpp:36]   --->   Operation 8 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %tmp_s" [patchMaker.cpp:36]   --->   Operation 9 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.72ns)   --->   "%add_ln36 = add i10 %tmp, i10 %zext_ln36" [patchMaker.cpp:36]   --->   Operation 10 'add' 'add_ln36' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.72ns)   --->   "%add_ln36_6 = add i10 %add_ln36, i10 99" [patchMaker.cpp:36]   --->   Operation 11 'add' 'add_ln36_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i10 %add_ln36_6" [patchMaker.cpp:36]   --->   Operation 12 'zext' 'zext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr_6 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln36_6" [patchMaker.cpp:36]   --->   Operation 13 'getelementptr' 'patches_superpoints_31_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_140 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp1_read, i7 0" [patchMaker.cpp:36]   --->   Operation 14 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_141 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %wsp1_read, i4 0" [patchMaker.cpp:36]   --->   Operation 15 'bitconcatenate' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i7 %tmp_141" [patchMaker.cpp:36]   --->   Operation 16 'zext' 'zext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.72ns)   --->   "%add_ln36_8 = add i10 %tmp_140, i10 %zext_ln36_8" [patchMaker.cpp:36]   --->   Operation 17 'add' 'add_ln36_8' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.72ns)   --->   "%add_ln36_9 = add i10 %add_ln36_8, i10 99" [patchMaker.cpp:36]   --->   Operation 18 'add' 'add_ln36_9' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i10 %add_ln36_9" [patchMaker.cpp:36]   --->   Operation 19 'zext' 'zext_ln36_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln36_9" [patchMaker.cpp:36]   --->   Operation 20 'getelementptr' 'patches_superpoints_31_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load = load i10 %patches_superpoints_31_addr" [patchMaker.cpp:36]   --->   Operation 21 'load' 'patches_superpoints_31_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_1 : Operation 22 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load_3 = load i10 %patches_superpoints_31_addr_6" [patchMaker.cpp:36]   --->   Operation 22 'load' 'patches_superpoints_31_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>

State 2 <SV = 1> <Delay = 6.99>
ST_2 : Operation 23 [1/1] (0.72ns)   --->   "%add_ln36_7 = add i10 %add_ln36, i10 102" [patchMaker.cpp:36]   --->   Operation 23 'add' 'add_ln36_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i10 %add_ln36_7" [patchMaker.cpp:36]   --->   Operation 24 'zext' 'zext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr_7 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln36_7" [patchMaker.cpp:36]   --->   Operation 25 'getelementptr' 'patches_superpoints_31_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.72ns)   --->   "%add_ln36_10 = add i10 %add_ln36_8, i10 102" [patchMaker.cpp:36]   --->   Operation 26 'add' 'add_ln36_10' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln36_10 = zext i10 %add_ln36_10" [patchMaker.cpp:36]   --->   Operation 27 'zext' 'zext_ln36_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%patches_superpoints_31_addr_8 = getelementptr i64 %patches_superpoints_31, i64 0, i64 %zext_ln36_10" [patchMaker.cpp:36]   --->   Operation 28 'getelementptr' 'patches_superpoints_31_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load = load i10 %patches_superpoints_31_addr" [patchMaker.cpp:36]   --->   Operation 29 'load' 'patches_superpoints_31_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_2 : Operation 30 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load_3 = load i10 %patches_superpoints_31_addr_6" [patchMaker.cpp:36]   --->   Operation 30 'load' 'patches_superpoints_31_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_2 : Operation 31 [1/1] (1.14ns)   --->   "%sub_ln36 = sub i64 %patches_superpoints_31_load, i64 %patches_superpoints_31_load_3" [patchMaker.cpp:36]   --->   Operation 31 'sub' 'sub_ln36' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln36" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 32 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 33 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load_4 = load i10 %patches_superpoints_31_addr_8" [patchMaker.cpp:36]   --->   Operation 33 'load' 'patches_superpoints_31_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_2 : Operation 34 [2/2] (1.20ns)   --->   "%patches_superpoints_31_load_5 = load i10 %patches_superpoints_31_addr_7" [patchMaker.cpp:36]   --->   Operation 34 'load' 'patches_superpoints_31_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>

State 3 <SV = 2> <Delay = 6.99>
ST_3 : Operation 35 [1/2] (4.65ns)   --->   "%dc = sitodp i64 %sub_ln36" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 35 'sitodp' 'dc' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 36 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 37 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_190 = trunc i64 %data_V"   --->   Operation 38 'trunc' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_190, i1 0"   --->   Operation 39 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 40 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_189" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 41 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 42 'add' 'add_ln510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 43 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.73ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_189"   --->   Operation 44 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 45 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 46 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 47 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 48 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 49 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%r_V_19 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 50 'shl' 'r_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 51 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%zext_ln662 = zext i1 %tmp_184"   --->   Operation 52 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%tmp_143 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_19, i32 53, i32 116"   --->   Operation 53 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_143"   --->   Operation 54 'select' 'val' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln36 = icmp_slt  i64 %val, i64 100" [patchMaker.cpp:36]   --->   Operation 55 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load_4 = load i10 %patches_superpoints_31_addr_8" [patchMaker.cpp:36]   --->   Operation 56 'load' 'patches_superpoints_31_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 57 [1/2] (1.20ns)   --->   "%patches_superpoints_31_load_5 = load i10 %patches_superpoints_31_addr_7" [patchMaker.cpp:36]   --->   Operation 57 'load' 'patches_superpoints_31_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_3 : Operation 58 [1/1] (1.14ns)   --->   "%sub_ln36_2 = sub i64 %patches_superpoints_31_load_4, i64 %patches_superpoints_31_load_5" [patchMaker.cpp:36]   --->   Operation 58 'sub' 'sub_ln36_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [2/2] (4.65ns)   --->   "%dc_14 = sitodp i64 %sub_ln36_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 59 'sitodp' 'dc_14' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.93>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_41, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (4.65ns)   --->   "%dc_14 = sitodp i64 %sub_ln36_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 61 'sitodp' 'dc_14' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%data_V_15 = bitcast i64 %dc_14" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 62 'bitcast' 'data_V_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_15, i32 52, i32 62"   --->   Operation 63 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_192 = trunc i64 %data_V_15"   --->   Operation 64 'trunc' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%mantissa_7 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_192, i1 0"   --->   Operation 65 'bitconcatenate' 'mantissa_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i54 %mantissa_7" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 66 'zext' 'zext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln510_3 = zext i11 %tmp_191" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 67 'zext' 'zext_ln510_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.73ns)   --->   "%add_ln510_3 = add i12 %zext_ln510_3, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 68 'add' 'add_ln510_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%isNeg_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_3, i32 11"   --->   Operation 69 'bitselect' 'isNeg_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.73ns)   --->   "%sub_ln1311_6 = sub i11 1023, i11 %tmp_191"   --->   Operation 70 'sub' 'sub_ln1311_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1311_7 = sext i11 %sub_ln1311_6"   --->   Operation 71 'sext' 'sext_ln1311_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.29ns)   --->   "%ush_7 = select i1 %isNeg_7, i12 %sext_ln1311_7, i12 %add_ln510_3"   --->   Operation 72 'select' 'ush_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i64_cast_cast_cast = sext i12 %ush_7"   --->   Operation 73 'sext' 'sh_prom_i_i_i_i_i64_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i64_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i64_cast_cast_cast"   --->   Operation 74 'zext' 'sh_prom_i_i_i_i_i64_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_2)   --->   "%r_V_20 = lshr i169 %zext_ln15_7, i169 %sh_prom_i_i_i_i_i64_cast_cast_cast_cast"   --->   Operation 75 'lshr' 'r_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_2)   --->   "%r_V_21 = shl i169 %zext_ln15_7, i169 %sh_prom_i_i_i_i_i64_cast_cast_cast_cast"   --->   Operation 76 'shl' 'r_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_2)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_20, i32 53"   --->   Operation 77 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_2)   --->   "%zext_ln662_7 = zext i1 %tmp_188"   --->   Operation 78 'zext' 'zext_ln662_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_2)   --->   "%tmp_145 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_21, i32 53, i32 116"   --->   Operation 79 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln36_2)   --->   "%val_7 = select i1 %isNeg_7, i64 %zext_ln662_7, i64 %tmp_145"   --->   Operation 80 'select' 'val_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.12ns) (out node of the LUT)   --->   "%icmp_ln36_2 = icmp_slt  i64 %val_7, i64 100" [patchMaker.cpp:36]   --->   Operation 81 'icmp' 'icmp_ln36_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.12ns)   --->   "%and_ln36 = and i1 %icmp_ln36, i1 %icmp_ln36_2" [patchMaker.cpp:36]   --->   Operation 82 'and' 'and_ln36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln36 = ret i1 %and_ln36" [patchMaker.cpp:36]   --->   Operation 83 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ patches_superpoints_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ wsp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wsp2_read                               (read          ) [ 00000]
wsp1_read                               (read          ) [ 00000]
tmp                                     (bitconcatenate) [ 00000]
tmp_s                                   (bitconcatenate) [ 00000]
zext_ln36                               (zext          ) [ 00000]
add_ln36                                (add           ) [ 00100]
add_ln36_6                              (add           ) [ 00000]
zext_ln36_6                             (zext          ) [ 00000]
patches_superpoints_31_addr_6           (getelementptr ) [ 00100]
tmp_140                                 (bitconcatenate) [ 00000]
tmp_141                                 (bitconcatenate) [ 00000]
zext_ln36_8                             (zext          ) [ 00000]
add_ln36_8                              (add           ) [ 00100]
add_ln36_9                              (add           ) [ 00000]
zext_ln36_9                             (zext          ) [ 00000]
patches_superpoints_31_addr             (getelementptr ) [ 00100]
add_ln36_7                              (add           ) [ 00000]
zext_ln36_7                             (zext          ) [ 00000]
patches_superpoints_31_addr_7           (getelementptr ) [ 01010]
add_ln36_10                             (add           ) [ 00000]
zext_ln36_10                            (zext          ) [ 00000]
patches_superpoints_31_addr_8           (getelementptr ) [ 01010]
patches_superpoints_31_load             (load          ) [ 00000]
patches_superpoints_31_load_3           (load          ) [ 00000]
sub_ln36                                (sub           ) [ 01010]
dc                                      (sitodp        ) [ 00000]
data_V                                  (bitcast       ) [ 00000]
tmp_189                                 (partselect    ) [ 00000]
tmp_190                                 (trunc         ) [ 00000]
mantissa                                (bitconcatenate) [ 00000]
zext_ln15                               (zext          ) [ 00000]
zext_ln510                              (zext          ) [ 00000]
add_ln510                               (add           ) [ 00000]
isNeg                                   (bitselect     ) [ 00000]
sub_ln1311                              (sub           ) [ 00000]
sext_ln1311                             (sext          ) [ 00000]
ush                                     (select        ) [ 00000]
sh_prom_i_i_i_i_i_cast_cast_cast        (sext          ) [ 00000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast   (zext          ) [ 00000]
r_V                                     (lshr          ) [ 00000]
r_V_19                                  (shl           ) [ 00000]
tmp_184                                 (bitselect     ) [ 00000]
zext_ln662                              (zext          ) [ 00000]
tmp_143                                 (partselect    ) [ 00000]
val                                     (select        ) [ 00000]
icmp_ln36                               (icmp          ) [ 00101]
patches_superpoints_31_load_4           (load          ) [ 00000]
patches_superpoints_31_load_5           (load          ) [ 00000]
sub_ln36_2                              (sub           ) [ 00101]
specinterface_ln0                       (specinterface ) [ 00000]
dc_14                                   (sitodp        ) [ 00000]
data_V_15                               (bitcast       ) [ 00000]
tmp_191                                 (partselect    ) [ 00000]
tmp_192                                 (trunc         ) [ 00000]
mantissa_7                              (bitconcatenate) [ 00000]
zext_ln15_7                             (zext          ) [ 00000]
zext_ln510_3                            (zext          ) [ 00000]
add_ln510_3                             (add           ) [ 00000]
isNeg_7                                 (bitselect     ) [ 00000]
sub_ln1311_6                            (sub           ) [ 00000]
sext_ln1311_7                           (sext          ) [ 00000]
ush_7                                   (select        ) [ 00000]
sh_prom_i_i_i_i_i64_cast_cast_cast      (sext          ) [ 00000]
sh_prom_i_i_i_i_i64_cast_cast_cast_cast (zext          ) [ 00000]
r_V_20                                  (lshr          ) [ 00000]
r_V_21                                  (shl           ) [ 00000]
tmp_188                                 (bitselect     ) [ 00000]
zext_ln662_7                            (zext          ) [ 00000]
tmp_145                                 (partselect    ) [ 00000]
val_7                                   (select        ) [ 00000]
icmp_ln36_2                             (icmp          ) [ 00000]
and_ln36                                (and           ) [ 00000]
ret_ln36                                (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="patches_superpoints_31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_31"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wsp1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wsp2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="wsp2_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="3" slack="0"/>
<pin id="65" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="wsp1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="3" slack="0"/>
<pin id="71" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="patches_superpoints_31_addr_6_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="10" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_31_addr_6/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="patches_superpoints_31_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="10" slack="0"/>
<pin id="85" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_31_addr/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="94" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="64" slack="0"/>
<pin id="96" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="patches_superpoints_31_load/1 patches_superpoints_31_load_3/1 patches_superpoints_31_load_4/2 patches_superpoints_31_load_5/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="patches_superpoints_31_addr_7_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_31_addr_7/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="patches_superpoints_31_addr_8_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_31_addr_8/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dc/2 dc_14/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/2 sub_ln36_2/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln36 sub_ln36_2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_s_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln36_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln36_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="7" slack="0"/>
<pin id="153" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln36_6_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_6/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln36_6_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_6/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_140_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_140/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_141_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="3" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_141/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln36_8_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_8/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln36_8_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="7" slack="0"/>
<pin id="190" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_8/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln36_9_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_9/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln36_9_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_9/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln36_7_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="1"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_7/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln36_7_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_7/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln36_10_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_10/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln36_10_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_10/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="data_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_189_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="0" index="3" bw="7" slack="0"/>
<pin id="233" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_189/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_190_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_190/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mantissa_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="54" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="52" slack="0"/>
<pin id="246" dir="0" index="3" bw="1" slack="0"/>
<pin id="247" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln15_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="54" slack="0"/>
<pin id="254" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln510_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln510_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="0" index="1" bw="11" slack="0"/>
<pin id="263" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="isNeg_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="12" slack="0"/>
<pin id="269" dir="0" index="2" bw="5" slack="0"/>
<pin id="270" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sub_ln1311_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="0" index="1" bw="11" slack="0"/>
<pin id="277" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln1311_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="ush_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="0"/>
<pin id="287" dir="0" index="2" bw="12" slack="0"/>
<pin id="288" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="r_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="54" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="r_V_19_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="54" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_19/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_184_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="169" slack="0"/>
<pin id="315" dir="0" index="2" bw="7" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_184/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln662_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_143_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="169" slack="0"/>
<pin id="327" dir="0" index="2" bw="7" slack="0"/>
<pin id="328" dir="0" index="3" bw="8" slack="0"/>
<pin id="329" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_143/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="val_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="64" slack="0"/>
<pin id="338" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln36_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="data_V_15_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_15/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_191_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="0" index="3" bw="7" slack="0"/>
<pin id="357" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_191/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_192_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_192/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="mantissa_7_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="54" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="52" slack="0"/>
<pin id="370" dir="0" index="3" bw="1" slack="0"/>
<pin id="371" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_7/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln15_7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="54" slack="0"/>
<pin id="378" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_7/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln510_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_3/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln510_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="0" index="1" bw="11" slack="0"/>
<pin id="387" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_3/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="isNeg_7_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="12" slack="0"/>
<pin id="393" dir="0" index="2" bw="5" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_7/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sub_ln1311_6_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="0" index="1" bw="11" slack="0"/>
<pin id="401" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_6/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln1311_7_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="0"/>
<pin id="406" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_7/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="ush_7_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="11" slack="0"/>
<pin id="411" dir="0" index="2" bw="12" slack="0"/>
<pin id="412" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_7/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sh_prom_i_i_i_i_i64_cast_cast_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i64_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sh_prom_i_i_i_i_i64_cast_cast_cast_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="12" slack="0"/>
<pin id="422" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i64_cast_cast_cast_cast/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="r_V_20_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="54" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_20/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="r_V_21_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="54" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_21/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_188_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="169" slack="0"/>
<pin id="439" dir="0" index="2" bw="7" slack="0"/>
<pin id="440" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_188/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln662_7_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_7/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_145_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="0"/>
<pin id="450" dir="0" index="1" bw="169" slack="0"/>
<pin id="451" dir="0" index="2" bw="7" slack="0"/>
<pin id="452" dir="0" index="3" bw="8" slack="0"/>
<pin id="453" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_145/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="val_7_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="64" slack="0"/>
<pin id="462" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_7/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln36_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_2/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="and_ln36_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36/4 "/>
</bind>
</comp>

<comp id="477" class="1005" name="add_ln36_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="1"/>
<pin id="479" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="482" class="1005" name="patches_superpoints_31_addr_6_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="1"/>
<pin id="484" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_31_addr_6 "/>
</bind>
</comp>

<comp id="487" class="1005" name="add_ln36_8_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="1"/>
<pin id="489" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36_8 "/>
</bind>
</comp>

<comp id="492" class="1005" name="patches_superpoints_31_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="1"/>
<pin id="494" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_31_addr "/>
</bind>
</comp>

<comp id="497" class="1005" name="patches_superpoints_31_addr_7_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="10" slack="1"/>
<pin id="499" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_31_addr_7 "/>
</bind>
</comp>

<comp id="502" class="1005" name="patches_superpoints_31_addr_8_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="1"/>
<pin id="504" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_31_addr_8 "/>
</bind>
</comp>

<comp id="507" class="1005" name="icmp_ln36_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="97"><net_src comp="81" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="74" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="114"><net_src comp="99" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="122"><net_src comp="88" pin="7"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="88" pin="3"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="118" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="62" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="62" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="130" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="68" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="68" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="167" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="204" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="227"><net_src comp="115" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="224" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="242" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="228" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="228" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="266" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="260" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="252" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="252" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="296" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="42" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="300" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="44" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="306" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="339"><net_src comp="266" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="320" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="324" pin="4"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="115" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="26" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="348" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="30" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="379"><net_src comp="366" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="352" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="34" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="36" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="40" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="352" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="390" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="384" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="376" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="376" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="420" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="42" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="424" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="46" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="430" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="44" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="48" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="463"><net_src comp="390" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="444" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="448" pin="4"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="50" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="150" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="485"><net_src comp="74" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="490"><net_src comp="187" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="495"><net_src comp="81" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="500"><net_src comp="99" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="505"><net_src comp="106" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="510"><net_src comp="342" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="472" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: areWedgeSuperPointsEqual : patches_superpoints_31 | {1 2 3 }
	Port: areWedgeSuperPointsEqual : wsp1 | {1 }
	Port: areWedgeSuperPointsEqual : wsp2 | {1 }
  - Chain level:
	State 1
		zext_ln36 : 1
		add_ln36 : 2
		add_ln36_6 : 3
		zext_ln36_6 : 4
		patches_superpoints_31_addr_6 : 5
		zext_ln36_8 : 1
		add_ln36_8 : 2
		add_ln36_9 : 3
		zext_ln36_9 : 4
		patches_superpoints_31_addr : 5
		patches_superpoints_31_load : 6
		patches_superpoints_31_load_3 : 6
	State 2
		zext_ln36_7 : 1
		patches_superpoints_31_addr_7 : 2
		zext_ln36_10 : 1
		patches_superpoints_31_addr_8 : 2
		sub_ln36 : 1
		dc : 2
		patches_superpoints_31_load_4 : 3
		patches_superpoints_31_load_5 : 3
	State 3
		data_V : 1
		tmp_189 : 2
		tmp_190 : 2
		mantissa : 3
		zext_ln15 : 4
		zext_ln510 : 3
		add_ln510 : 4
		isNeg : 5
		sub_ln1311 : 3
		sext_ln1311 : 4
		ush : 6
		sh_prom_i_i_i_i_i_cast_cast_cast : 7
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 8
		r_V : 9
		r_V_19 : 9
		tmp_184 : 10
		zext_ln662 : 11
		tmp_143 : 10
		val : 12
		icmp_ln36 : 13
		sub_ln36_2 : 1
		dc_14 : 2
	State 4
		data_V_15 : 1
		tmp_191 : 2
		tmp_192 : 2
		mantissa_7 : 3
		zext_ln15_7 : 4
		zext_ln510_3 : 3
		add_ln510_3 : 4
		isNeg_7 : 5
		sub_ln1311_6 : 3
		sext_ln1311_7 : 4
		ush_7 : 6
		sh_prom_i_i_i_i_i64_cast_cast_cast : 7
		sh_prom_i_i_i_i_i64_cast_cast_cast_cast : 8
		r_V_20 : 9
		r_V_21 : 9
		tmp_188 : 10
		zext_ln662_7 : 11
		tmp_145 : 10
		val_7 : 12
		icmp_ln36_2 : 13
		and_ln36 : 14
		ret_ln36 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|
|   lshr   |                   r_V_fu_300                   |    0    |   161   |
|          |                  r_V_20_fu_424                 |    0    |   161   |
|----------|------------------------------------------------|---------|---------|
|    shl   |                  r_V_19_fu_306                 |    0    |   161   |
|          |                  r_V_21_fu_430                 |    0    |   161   |
|----------|------------------------------------------------|---------|---------|
|          |                   ush_fu_284                   |    0    |    12   |
|  select  |                   val_fu_334                   |    0    |    63   |
|          |                  ush_7_fu_408                  |    0    |    12   |
|          |                  val_7_fu_458                  |    0    |    63   |
|----------|------------------------------------------------|---------|---------|
|          |                 add_ln36_fu_150                |    0    |    17   |
|          |                add_ln36_6_fu_156               |    0    |    17   |
|          |                add_ln36_8_fu_187               |    0    |    17   |
|    add   |                add_ln36_9_fu_193               |    0    |    17   |
|          |                add_ln36_7_fu_204               |    0    |    17   |
|          |               add_ln36_10_fu_214               |    0    |    17   |
|          |                add_ln510_fu_260                |    0    |    18   |
|          |               add_ln510_3_fu_384               |    0    |    18   |
|----------|------------------------------------------------|---------|---------|
|          |                   grp_fu_118                   |    0    |    71   |
|    sub   |                sub_ln1311_fu_274               |    0    |    18   |
|          |               sub_ln1311_6_fu_398              |    0    |    18   |
|----------|------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln36_fu_342                |    0    |    29   |
|          |               icmp_ln36_2_fu_466               |    0    |    29   |
|----------|------------------------------------------------|---------|---------|
|    and   |                 and_ln36_fu_472                |    0    |    2    |
|----------|------------------------------------------------|---------|---------|
|   read   |              wsp2_read_read_fu_62              |    0    |    0    |
|          |              wsp1_read_read_fu_68              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|  sitodp  |                   grp_fu_115                   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                   tmp_fu_130                   |    0    |    0    |
|          |                  tmp_s_fu_138                  |    0    |    0    |
|bitconcatenate|                 tmp_140_fu_167                 |    0    |    0    |
|          |                 tmp_141_fu_175                 |    0    |    0    |
|          |                 mantissa_fu_242                |    0    |    0    |
|          |                mantissa_7_fu_366               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                zext_ln36_fu_146                |    0    |    0    |
|          |               zext_ln36_6_fu_162               |    0    |    0    |
|          |               zext_ln36_8_fu_183               |    0    |    0    |
|          |               zext_ln36_9_fu_199               |    0    |    0    |
|          |               zext_ln36_7_fu_209               |    0    |    0    |
|          |               zext_ln36_10_fu_219              |    0    |    0    |
|   zext   |                zext_ln15_fu_252                |    0    |    0    |
|          |                zext_ln510_fu_256               |    0    |    0    |
|          |  sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_296  |    0    |    0    |
|          |                zext_ln662_fu_320               |    0    |    0    |
|          |               zext_ln15_7_fu_376               |    0    |    0    |
|          |               zext_ln510_3_fu_380              |    0    |    0    |
|          | sh_prom_i_i_i_i_i64_cast_cast_cast_cast_fu_420 |    0    |    0    |
|          |               zext_ln662_7_fu_444              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                 tmp_189_fu_228                 |    0    |    0    |
|partselect|                 tmp_143_fu_324                 |    0    |    0    |
|          |                 tmp_191_fu_352                 |    0    |    0    |
|          |                 tmp_145_fu_448                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   trunc  |                 tmp_190_fu_238                 |    0    |    0    |
|          |                 tmp_192_fu_362                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                  isNeg_fu_266                  |    0    |    0    |
| bitselect|                 tmp_184_fu_312                 |    0    |    0    |
|          |                 isNeg_7_fu_390                 |    0    |    0    |
|          |                 tmp_188_fu_436                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |               sext_ln1311_fu_280               |    0    |    0    |
|   sext   |     sh_prom_i_i_i_i_i_cast_cast_cast_fu_292    |    0    |    0    |
|          |              sext_ln1311_7_fu_404              |    0    |    0    |
|          |    sh_prom_i_i_i_i_i64_cast_cast_cast_fu_416   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   Total  |                                                |    0    |   1099  |
|----------|------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|          add_ln36_8_reg_487         |   10   |
|           add_ln36_reg_477          |   10   |
|          icmp_ln36_reg_507          |    1   |
|patches_superpoints_31_addr_6_reg_482|   10   |
|patches_superpoints_31_addr_7_reg_497|   10   |
|patches_superpoints_31_addr_8_reg_502|   10   |
| patches_superpoints_31_addr_reg_492 |   10   |
|               reg_125               |   64   |
+-------------------------------------+--------+
|                Total                |   125  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_88 |  p0  |   4  |  10  |   40   ||    20   |
| grp_access_fu_88 |  p2  |   4  |   0  |    0   ||    20   |
|    grp_fu_115    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   168  || 1.29243 ||    49   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1099  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   49   |
|  Register |    -   |   125  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   125  |  1148  |
+-----------+--------+--------+--------+
