# ðŸŽ² Real-time VGA Processing & Dice Game SoC

![Language](https://img.shields.io/badge/Language-SystemVerilog-green?style=flat&logo=systemverilog)
![IDE](https://img.shields.io/badge/IDE-Vivado_202x-red?style=flat&logo=xilinx)
![FPGA](https://img.shields.io/badge/FPGA-Basys3_(Artix--7)-blue?style=flat&logo=fpga)
![Protocol](https://img.shields.io/badge/Protocol-I2C_Master--Slave-orange?style=flat)

> **Dual-FPGA Architecture based Multimedia System**
>
> ê³ ì„±ëŠ¥ VGA ë””ìŠ¤í”Œë ˆì´ ì»¨íŠ¸ë¡¤ëŸ¬, ì‹¤ì‹œê°„ ê°ì²´ ì¸ì‹(Red Detection), ê·¸ë¦¬ê³  í•˜ë“œì›¨ì–´ ê°€ì† ê¸°ë°˜ì˜ ì£¼ì‚¬ìœ„ ê²Œìž„ ì—”ì§„ì„ íƒ‘ìž¬í•œ I2C ê¸°ë°˜ FPGA SoC í”„ë¡œì íŠ¸

---

## ðŸ–¥ï¸ 1. ê°œë°œ í™˜ê²½ (Environment)

ì´ í”„ë¡œì íŠ¸ëŠ” ë‹¤ìŒ í™˜ê²½ì—ì„œ ì„¤ê³„ ë° ê²€ì¦ë˜ì—ˆìŠµë‹ˆë‹¤.

| Category | Details |
| :--- | :--- |
| **FPGA Board** | Digilent **Basys 3** (Xilinx Artix-7 XC7A35T) |
| **Toolchain** | Xilinx **Vivado Design Suite** (Synthesis & Implementation) |
| **Language** | **SystemVerilog** (IEEE 1800-2012), Verilog HDL |
| **Simulator** | Vivado Simulator / ModelSim |
| **Peripherals** | VGA Monitor (640x480 @ 60Hz), Camera (OV7670), Switches, Buttons |

---

## ðŸ“– 2. í”„ë¡œì íŠ¸ ê°œìš” (Overview)

ì´ í”„ë¡œì íŠ¸ëŠ” **SystemVerilog**ë¥¼ ì‚¬ìš©í•˜ì—¬ FPGA ìƒì—ì„œ **ì‹¤ì‹œê°„ ì˜ìƒ ì²˜ë¦¬**ì™€ **ì¸í„°ëž™í‹°ë¸Œ ê²Œìž„**ì„ êµ¬ë™í•˜ëŠ” ë©€í‹°ë¯¸ë””ì–´ ì‹œìŠ¤í…œìž…ë‹ˆë‹¤.
ë‹¨ìˆœí•œ í•„í„° ì ìš©ì„ ë„˜ì–´, ìž…ë ¥ëœ ë¹„ë””ì˜¤ ìŠ¤íŠ¸ë¦¼ì—ì„œ **íŠ¹ì • ìƒ‰ìƒ(Red)ì„ ì‹¤ì‹œê°„ìœ¼ë¡œ ê²€ì¶œ**í•˜ê³ , **ê²€ì¶œëœ í”½ì…€ì˜ ë©´ì (Area)ì„ ê³„ì‚°**í•˜ì—¬ ì´ë¥¼ ì‹œìŠ¤í…œì˜ ì œì–´ ì‹ í˜¸(Trigger)ë¡œ í™œìš©í•˜ëŠ” ê³ ê¸‰ ì˜ìƒ ì²˜ë¦¬ ê¸°ìˆ ì„ êµ¬í˜„í–ˆìŠµë‹ˆë‹¤.

ì‹œìŠ¤í…œì€ **ì œì–´(Master)**ì™€ **ì—°ì‚°(Slave)**ì´ ë¶„ë¦¬ëœ ì´ì›í™” ì•„í‚¤í…ì²˜ë¡œ êµ¬ì„±ë˜ì–´ ìžˆìœ¼ë©°, ë‘ ëª¨ë“ˆ ê°„ì˜ í†µì‹ ì€ **I2C í”„ë¡œí† ì½œ**ì„ ì‚¬ìš©í•˜ì—¬ ì•ˆì •ì ì¸ ì»¤ë§¨ë“œ ì „ì†¡ì„ ë³´ìž¥í•©ë‹ˆë‹¤.

---

## ðŸ’¡ 3. í•µì‹¬ êµ¬í˜„ ê¸°ìˆ  (Core Technologies)

ì´ í”„ë¡œì íŠ¸ì˜ ê¸°ìˆ ì  í•µì‹¬ì€ **í•˜ë“œì›¨ì–´ ë¡œì§ë§Œìœ¼ë¡œ êµ¬í˜„í•œ ì‹¤ì‹œê°„ ìƒ‰ìƒ ì¶”ì  ë° ê°ì²´ í¬ê¸° ê³„ì‚° ì•Œê³ ë¦¬ì¦˜**ìž…ë‹ˆë‹¤.

### 3.1 Red Color Detection Engine (ë¹¨ê°„ìƒ‰ ê²€ì¶œ)
RGB ìƒ‰ìƒ ê³µê°„ì—ì„œ ë¹¨ê°„ìƒ‰ ì˜ì—­ë§Œì„ ì •í™•í•˜ê²Œ ì¶”ì¶œí•˜ê¸° ìœ„í•´ ë¹„êµê¸°(Comparator) ê¸°ë°˜ì˜ í•˜ë“œì›¨ì–´ í•„í„°ë¥¼ ì„¤ê³„í–ˆìŠµë‹ˆë‹¤. ë‹¨ìˆœí•œ ìž„ê³„ê°’ ë¹„êµê°€ ì•„ë‹Œ, R ì±„ë„ì´ G, B ì±„ë„ë³´ë‹¤ ì••ë„ì ìœ¼ë¡œ ë†’ì€ ê²½ìš°ë§Œì„ ì„ ë³„í•˜ì—¬ ì˜¤ê²€ì¶œì„ ìµœì†Œí™”í–ˆìŠµë‹ˆë‹¤.

* **Algorithm Logic:**
    * ìž…ë ¥ í”½ì…€: $R_{in}, G_{in}, B_{in}$ (ê° 4-bit)
    * **Condition 1:** Red ì±„ë„ì´ ìµœì†Œ ìž„ê³„ê°’($TH_{min}$)ì„ ë„˜ì–´ì•¼ í•¨.
    * **Condition 2:** Red ê°’ì´ Green ê°’ë³´ë‹¤ íŠ¹ì • ë§ˆì§„($\alpha$) ì´ìƒ ì»¤ì•¼ í•¨.
    * **Condition 3:** Red ê°’ì´ Blue ê°’ë³´ë‹¤ íŠ¹ì • ë§ˆì§„($\beta$) ì´ìƒ ì»¤ì•¼ í•¨.
    * **Output:** ì¡°ê±´ ë§Œì¡± ì‹œ `1 (White)`, ë¶ˆë§Œì¡± ì‹œ `0 (Black)` ì¶œë ¥ (Binary Masking).

```systemverilog
// SystemVerilog Pseudo-code for Red Filter
assign is_red = (r_in > THRESHOLD) && 
                (r_in > g_in + MARGIN) && 
                (r_in > b_in + MARGIN);
````

### 3.2 Pixel Area Counting (í”½ì…€ ë©´ì  ê³„ì‚°)

ê²€ì¶œëœ ë¹¨ê°„ìƒ‰ ê°ì²´ì˜ í¬ê¸°ë¥¼ íŒë‹¨í•˜ê¸° ìœ„í•´, í•œ í”„ë ˆìž„ ë‚´ì— ì¡´ìž¬í•˜ëŠ” `is_red` í”½ì…€ì˜ ê°œìˆ˜ë¥¼ ì‹¤ì‹œê°„ìœ¼ë¡œ ì¹´ìš´íŒ…í•©ë‹ˆë‹¤.

  * **Real-time Accumulation:**
      * `V-Sync`ê°€ ì‹œìž‘ë  ë•Œ ì¹´ìš´í„°ë¥¼ 0ìœ¼ë¡œ ì´ˆê¸°í™” (`Reset`).
      * `Active Video` êµ¬ê°„ì—ì„œ `is_red == 1`ì¼ ë•Œë§ˆë‹¤ ì¹´ìš´í„° ì¦ê°€ (`Accumulate`).
  * **Noise Filtering:**
      * ì¹´ë©”ë¼ ë…¸ì´ì¦ˆë¡œ ì¸í•œ ë¯¸ì„¸í•œ ë¹¨ê°„ìƒ‰ ì ë“¤ì„ ë¬´ì‹œí•˜ê¸° ìœ„í•´, ëˆ„ì ëœ í”½ì…€ ìˆ˜ê°€ \*\*ì„¤ì •ëœ ìž„ê³„ê°’(Area Threshold)\*\*ì„ ì´ˆê³¼í•  ë•Œë§Œ ìœ íš¨í•œ ê°ì²´ë¡œ ì¸ì‹í•©ë‹ˆë‹¤.
      * **Application:** ì´ ì‹ í˜¸ëŠ” ì£¼ì‚¬ìœ„ ê²Œìž„ì˜ 'Start/Stop' íŠ¸ë¦¬ê±° ë˜ëŠ” í•„í„° ëª¨ë“œ ì „í™˜ì˜ ìŠ¤ìœ„ì¹˜ë¡œ í™œìš©ë©ë‹ˆë‹¤.

### 3.3 Custom VGA Controller

FPGA í´ëŸ­ì„ ë¶„ì£¼í•˜ì—¬ VGA í‘œì¤€ íƒ€ì´ë°ì„ ì¤€ìˆ˜í•˜ëŠ” ë””ìŠ¤í”Œë ˆì´ ì»¨íŠ¸ë¡¤ëŸ¬ë¥¼ ì§ì ‘ ì„¤ê³„í–ˆìŠµë‹ˆë‹¤.

  * **Pixel Clock:** 100MHz â†’ **25MHz** ë¶„ì£¼ (640x480 @ 60Hz).
  * **Timing Generator:** H-Sync/V-Syncì˜ Front/Back Porchë¥¼ ì •ë°€ ì œì–´í•˜ì—¬ ëª¨ë‹ˆí„° í˜¸í™˜ì„± í™•ë³´.
  * **Sync Signals:** Active Areaì™€ Blanking Intervalì„ ì •í™•ížˆ êµ¬ë¶„í•˜ì—¬ ë…¸ì´ì¦ˆ ì—†ëŠ” ì˜ìƒ ì¶œë ¥.

-----

## ðŸ—ï¸ 4. ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜ (System Architecture)

### 4.1 Hardware Block Diagram

ì‹œìŠ¤í…œì€ \*\*I2C í†µì‹  í”„ë¡œí† ì½œ(SDA, SCL)\*\*ì„ í†µí•´ ì—°ê²°ëœ Master(ì œì–´)ì™€ Slave(ì˜ìƒ/ê²Œìž„) ëª¨ë“ˆë¡œ êµ¬ì„±ë©ë‹ˆë‹¤.

```mermaid
graph LR
    subgraph "Master System (Controller Logic)"
        UI["User Input"] --> FSM_M["Main Control FSM"]
        LFSR["LFSR Random Gen"] --> FSM_M
        FSM_M -->|"I2C Command"| I2C_M["I2C Master"]
    end

    I2C_M <==>|"SDA / SCL"| I2C_S

    subgraph "Slave System (Video & Processing Engine)"
        I2C_S["I2C Slave"] --> DEC["Command Decoder"]
        
        CAM["Camera Input"] --> RED_DET["Red Detector"]
        CAM --> FILTER["Image Filters"]
        
        RED_DET -->|"Binary Mask"| MUX
        RED_DET -->|"Pixel Count"| LOGIC["Game Trigger Logic"]
        
        FILTER --> MUX["Video MUX"]
        DICE["Dice Sprite Logic"] --> MUX
        
        MUX -->|"RGB Data"| VGA_CORE["VGA Controller"]
        VGA_CORE --> MONITOR["VGA Display"]
    end
```

### 4.2 Image Processing Pipeline

ê²Œìž„ ëª¨ë“œê°€ ì•„ë‹ ë•ŒëŠ” ë‹¤ì–‘í•œ ì‹¤ì‹œê°„ í•„í„°ë§ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

1.  **Red Extract:** ìœ„ì—ì„œ ì„¤ëª…í•œ ì•Œê³ ë¦¬ì¦˜ì„ í†µí•´ íŠ¹ì • ìƒ‰ìƒ ì¶”ì¶œ ë° ì´ì§„í™”.
2.  **Grayscale:** ì¸ê°„ ì‹œê° íŠ¹ì„±ì„ ê³ ë ¤í•œ ê°€ì¤‘ì¹˜ ì ìš© ($Y = 0.299R + 0.587G + 0.114B$).
3.  **Inversion:** RGB ë¹„íŠ¸ ë°˜ì „ì„ í†µí•œ ë„¤ê±°í‹°ë¸Œ íš¨ê³¼.
4.  **Sobel Edge:** 3x3 ë¼ì¸ ë²„í¼(Line Buffer)ë¥¼ ì´ìš©í•œ ì‹¤ì‹œê°„ ìœ¤ê³½ì„  ê²€ì¶œ.

-----

## ðŸ“‚ 5. í´ë” êµ¬ì¡° (Directory Structure)

```bash
ðŸ“¦ Real-time-VGA-Processing-Filter-Dice-Game
 â”œâ”€â”€ ðŸ“‚ Master                   # [Controller System]
 â”‚    â”œâ”€â”€ ðŸ“œ master_top.sv       # Master ìµœìƒìœ„ ëª¨ë“ˆ
 â”‚    â”œâ”€â”€ ðŸ“œ control_fsm.sv      # ë©”ì¸ ì œì–´ ë° LFSR ë‚œìˆ˜ ë¡œì§
 â”‚    â”œâ”€â”€ ðŸ“œ i2c_master.sv       # I2C ë§ˆìŠ¤í„° ì»¨íŠ¸ë¡¤ëŸ¬ (ëª…ë ¹ ì†¡ì‹ )
 â”‚    â””â”€â”€ ðŸ“œ btn_debounce.sv     # ìž…ë ¥ ì‹ í˜¸ ì•ˆì •í™”
 â”œâ”€â”€ ðŸ“‚ Slave                    # [Display & Processing System]
 â”‚    â”œâ”€â”€ ðŸ“œ slave_top.sv        # Slave ìµœìƒìœ„ ëª¨ë“ˆ
 â”‚    â”œâ”€â”€ ðŸ“œ vga_controller.sv   # [Core] VGA íƒ€ì´ë° ìƒì„±ê¸°
 â”‚    â”œâ”€â”€ ðŸ“œ red_detection.sv    # [Core] ì ìƒ‰ ê²€ì¶œ ë° í”½ì…€ ì¹´ìš´í„°
 â”‚    â”œâ”€â”€ ðŸ“œ image_filter.sv     # ì˜ìƒ í•„í„° (Sobel/Gray/Inv)
 â”‚    â”œâ”€â”€ ðŸ“œ dice_gen.sv         # ì£¼ì‚¬ìœ„ ìŠ¤í”„ë¼ì´íŠ¸ ë Œë”ë§
 â”‚    â”œâ”€â”€ ðŸ“œ i2c_slave.sv        # I2C ìŠ¬ë ˆì´ë¸Œ ì»¨íŠ¸ë¡¤ëŸ¬ (ëª…ë ¹ ìˆ˜ì‹ )
 â”‚    â””â”€â”€ ðŸ“œ video_mux.sv        # ì¶œë ¥ í™”ë©´ ì„ íƒ
 â””â”€â”€ ðŸ“œ README.md                # í”„ë¡œì íŠ¸ ë¬¸ì„œ
```

-----

## ðŸš€ 6. ì‹¤í–‰ ë° ê²€ì¦ (How to Run)

### í•˜ë“œì›¨ì–´ ì„¤ì • (Hardware Setup)

1.  **FPGA Board:** Digilent Basys 3 (Xilinx Artix-7).
2.  **Display:** VGA ì¼€ì´ë¸”ì„ ì‚¬ìš©í•˜ì—¬ ëª¨ë‹ˆí„°ì™€ ë³´ë“œë¥¼ ì—°ê²°.
3.  **Camera:** OV7670 ë“±ì˜ ì¹´ë©”ë¼ ëª¨ë“ˆ ì—°ê²° (PMOD í¬íŠ¸ ì‚¬ìš©).
4.  **Connection:** Masterì™€ Slave ë³´ë“œ ê°„ì˜ \*\*I2C ë¼ì¸ (SDA, SCL)\*\*ì„ ì—°ê²°í•©ë‹ˆë‹¤. (í•„ìš” ì‹œ í’€ì—… ì €í•­ í™•ì¸)

### ì¡°ìž‘ ë°©ë²• (Controls)

  * **Mode Control:**
      * **Button Center:** ì£¼ì‚¬ìœ„ ê²Œìž„ ëª¨ë“œ ì§„ìž… / êµ´ë¦¬ê¸°.
  * **Video Filter Selection:**
      * **Switch 0:** Grayscale Mode.
      * **Switch 1:** Inversion Mode.
      * **Switch 2:** Sobel Edge Detection.
      * **Switch 3:** **Red Color Detection Mode (Object Recognition).**

-----

> *Developed by [hyun1006](https://www.google.com/search?q=https://github.com/hyun1006)*

```
```
