{"vcs1":{"timestamp_begin":1735838602.887301859, "rt":0.03, "ut":0.00, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735838602.790134422}
{"VCS_COMP_START_TIME": 1735838602.790134422}
{"VCS_COMP_END_TIME": 1735838603.176114717}
{"VCS_USER_OPTIONS": "-full64 -sverilog -R -debug_access+all -sverilog testbench_fibonacci.v +incdir+./+../src"}
