Program header number 0 in `/home/xe-lpt-51/ara/apps/bin/rv64uv-ara-vand.vi_LMUL4SEW32' is not of type PT_LOAD; ignoring.
Program header number 1 in `/home/xe-lpt-51/ara/apps/bin/rv64uv-ara-vand.vi_LMUL4SEW32' low is 80000000
Program header number 1 in `/home/xe-lpt-51/ara/apps/bin/rv64uv-ara-vand.vi_LMUL4SEW32' high is 80016587
Set `ram TOP.ara_tb_verilator.dut.i_ara_soc.i_dram 10 0x80000000 0x100000 write with offset: 0x0 write with size: 0x16588
Simulation of Ara
=================

Tracing can be toggled by sending SIGUSR1 to this process:
$ kill -USR1 a7dc

Simulation running, end by pressing CTRL-c.
[77434] %Warning: ara_tb_verilator.sv:45: Assertion failed in TOP.ara_tb_verilator: Core Test *** FAILED *** (tohost = 3401)
- /home/xe-lpt-51/ara/hardware/tb/ara_tb_verilator.sv:50: Verilog $finish
Received $finish() from Verilog, shutting down simulation.

Simulation statistics
=====================
Executed cycles:  973d
Wallclock time:   172.102 s
Simulation speed: 224.965 cycles/s (0.224965 kHz)
