Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/user/git/core/Core/GridEngine_isim_beh.exe -prj /home/user/git/core/Core/GridEngine_beh.prj work.GridEngine work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/user/git/core/Core/swtch_mouse_fpga.v" into library work
Analyzing Verilog file "/home/user/git/core/Core/pos_to_quadrant.v" into library work
Analyzing Verilog file "/home/user/git/core/Core/cellMemory.v" into library work
Analyzing Verilog file "/home/user/git/core/Core/GridEngine.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/user/git/core/Core/GridEngine.v" Line 158: Size mismatch in connection of port <pointer_cell_x>. Formal port size is 5-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "/home/user/git/core/Core/GridEngine.v" Line 159: Size mismatch in connection of port <pointer_cell_y>. Formal port size is 5-bit while actual signal size is 4-bit.
Completed static elaboration
Fuse Memory Usage: 37148 KB
Fuse CPU Usage: 1570 ms
Compiling module pos_to_quadrant
Compiling module swtch_mouse_fpga
Compiling module cell_io
Compiling module GridEngine
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /home/user/git/core/Core/GridEngine_isim_beh.exe
Fuse Memory Usage: 92164 KB
Fuse CPU Usage: 1710 ms
GCC CPU Usage: 4800 ms
