Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec  2 15:01:34 2024
| Host         : progenorLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   101 |
|    Minimum number of control sets                        |   101 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   101 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    86 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              24 |           16 |
| No           | Yes                   | No                     |              66 |           29 |
| Yes          | No                    | No                     |              40 |           33 |
| Yes          | No                    | Yes                    |             409 |          167 |
| Yes          | Yes                   | No                     |            1312 |          458 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------------------------+------------------+------------------+----------------+--------------+
|               Clock Signal               |                     Enable Signal                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+------------------------------------------------------+------------------+------------------+----------------+--------------+
| ~clk_IBUF_BUFG                           |                                                      |                  |                2 |              2 |         1.00 |
| ~clk_IBUF_BUFG                           | processor/PFC_inst/IOwr_reg_0[0]                     | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                           | processor/IfAndDec_inst/Rd_strobe_reg[0]             |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                           | processor/IfAndDec_inst/Wr_strobe_reg[0]             |                  |                1 |              4 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/PFC_inst/IOrd_reg_0[0]                     | reset_IBUF       |                1 |              4 |         4.00 |
|  processor/PFC_inst/phasenum_reg[1]_5[0] |                                                      | reset_IBUF       |                2 |              4 |         2.00 |
|  processor/PFC_inst/phasenum_reg[1]_6[0] |                                                      | reset_IBUF       |                1 |              4 |         4.00 |
|  processor/PFC_inst/phasenum_reg[1]_0[0] |                                                      | reset_IBUF       |                4 |              6 |         1.50 |
|  processor/PFC_inst/phasenum_reg[1]_4[0] |                                                      | reset_IBUF       |                2 |              6 |         3.00 |
| ~clk_IBUF_BUFG                           |                                                      | reset_IBUF       |                3 |              7 |         2.33 |
|  processor/PFC_inst/phasenum_reg[1]_3[0] |                                                      | reset_IBUF       |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/E[0]                         |                  |                8 |              8 |         1.00 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/E[1]                         |                  |                7 |              8 |         1.14 |
|  processor/PFC_inst/phasenum_reg[1]_1[0] |                                                      | reset_IBUF       |                3 |              8 |         2.67 |
|  processor/PFC_inst/phasenum_reg[1]_2[0] |                                                      | reset_IBUF       |                3 |             12 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv[0]                | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_8[0]              | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_4[0]              | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_11[0]             | reset_IBUF       |                8 |             16 |         2.00 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_0[0]              | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_14[0]             | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_13[0]             | reset_IBUF       |                9 |             16 |         1.78 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_6[0]              | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_10[0]             | reset_IBUF       |               12 |             16 |         1.33 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_1[0]              | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_3[0]              | reset_IBUF       |                8 |             16 |         2.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_12[0] | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_13[0] | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_2[0]  | reset_IBUF       |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_6[0]  | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_7[0]  | reset_IBUF       |                8 |             16 |         2.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_9[0]  | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_14[0] | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_8[0]  | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_3[0]  | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_4[0]  | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_10[0] | reset_IBUF       |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_5[0]  | reset_IBUF       |                9 |             16 |         1.78 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[0]_11[0] | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_4[0]  | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[5]_4[0]  | reset_IBUF       |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_1[0]  | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_19[0] | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_10[0] | reset_IBUF       |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_17[0] | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_6[0]  | reset_IBUF       |                7 |             16 |         2.29 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_8[0]  | reset_IBUF       |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_2[0]  | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_9[0]  | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_7[0]  | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_5[0]  | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_3[0]  | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_15[0] | reset_IBUF       |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[3]_2[0]  | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[3]_3[0]  | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_20[0] | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[3]_4[0]  | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[4]_3[0]  | reset_IBUF       |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[4]_4[0]  | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_0[0]  | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[4]_2[0]  | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[4]_6[0]  | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[4]_1[0]  | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[5]_5[0]  | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_14[0] | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_13[0] | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_21[0] | reset_IBUF       |                7 |             16 |         2.29 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_22[0] | reset_IBUF       |                7 |             16 |         2.29 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[4]_5[0]  | reset_IBUF       |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_16[0] | reset_IBUF       |                8 |             16 |         2.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_18[0] | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[5]_3[0]  | reset_IBUF       |                8 |             16 |         2.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_23[0] | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[1]_24[0] | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[5]_1[0]  | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[2]_3[0]  | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[5]_2[0]  | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Mwr_reg[0]              | reset_IBUF       |                7 |             16 |         2.29 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Mwr_reg_0[0]            | reset_IBUF       |                7 |             16 |         2.29 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Mrd_reg_0[0]            | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Sel_Addr_reg[0]         | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Mwr_reg_4[0]            | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Mwr_reg_1[0]            | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Sel_Addr_reg_0[0]       | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/E[0]                    | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Mwr_reg_3[0]            | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Mrd_reg[0]              | reset_IBUF       |                8 |             16 |         2.00 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Data_Out_y_reg[4]_7[0]  | reset_IBUF       |                3 |             16 |         5.33 |
| ~clk_IBUF_BUFG                           | processor/PFC_inst/E[0]                              | reset_IBUF       |               15 |             16 |         1.07 |
| ~clk_IBUF_BUFG                           | processor/PFC_inst/RW_reg_inv_0[0]                   |                  |               16 |             16 |         1.00 |
| ~clk_IBUF_BUFG                           | processor/PFC_inst/Mrd_reg_1[0]                      | reset_IBUF       |               13 |             16 |         1.23 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_9[0]              | reset_IBUF       |                4 |             16 |         4.00 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/Mwr_reg[0]                   | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_7[0]              | reset_IBUF       |               11 |             16 |         1.45 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_2[0]              | reset_IBUF       |               11 |             16 |         1.45 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_5[0]              | reset_IBUF       |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG                           | processor/IfAndDec_inst/RW_reg_inv_12[0]             | reset_IBUF       |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG                           | processor/RegisterBlock_inst/Mwr_reg_2[0]            | reset_IBUF       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                           |                                                      | reset_IBUF       |               13 |             17 |         1.31 |
|  processor/PFC_inst/Execute              |                                                      | reset_IBUF       |               11 |             18 |         1.64 |
| ~clk_IBUF_BUFG                           | processor/PFC_inst/eqOp                              | reset_IBUF       |              165 |            401 |         2.43 |
+------------------------------------------+------------------------------------------------------+------------------+------------------+----------------+--------------+


