13:55:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\cihem\cpre488\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\temp_xsdb_launch_script.tcl
13:55:11 INFO  : Registering command handlers for Vitis TCF services
13:55:12 INFO  : XSCT server has started successfully.
13:55:12 INFO  : Successfully done setting XSCT server connection channel  
13:55:12 INFO  : Platform repository initialization has completed.
13:55:12 INFO  : Successfully done setting workspace for the tool. 
13:55:12 INFO  : Successfully done query RDI_DATADIR 
13:55:12 INFO  : plnx-install-location is set to ''
13:59:35 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:59:35 INFO  : Result from executing command 'getPlatforms': 
13:59:35 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:59:40 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:00:23 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:00:23 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:00:23 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
14:01:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:01:56 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:03:44 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:08:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\cihem\cpre488\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\temp_xsdb_launch_script.tcl
14:08:34 INFO  : Platform repository initialization has completed.
14:08:35 INFO  : XSCT server has started successfully.
14:08:35 INFO  : plnx-install-location is set to ''
14:08:35 INFO  : Successfully done setting XSCT server connection channel  
14:08:35 INFO  : Successfully done setting workspace for the tool. 
14:08:35 INFO  : Registering command handlers for Vitis TCF services
14:08:35 INFO  : Successfully done query RDI_DATADIR 
14:08:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:09:02 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:10:20 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:02 INFO  : Jtag cable 'Digilent Zed 210248B9DB51' is selected.
14:15:02 INFO  : 'jtag frequency' command is executed.
14:15:02 INFO  : Context for 'APU' is selected.
14:15:02 INFO  : System reset is completed.
14:15:05 INFO  : 'after 3000' command is executed.
14:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:15:08 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:15:08 INFO  : Context for 'APU' is selected.
14:15:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:15:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:08 INFO  : Context for 'APU' is selected.
14:15:08 INFO  : Sourcing of 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
14:15:08 INFO  : 'ps7_init' command is executed.
14:15:08 INFO  : 'ps7_post_config' command is executed.
14:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:08 INFO  : The application 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}
fpga -file C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:08 INFO  : 'con' command is executed.
14:15:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:15:08 INFO  : Launch script is exported to file 'C:\Users\cihem\cpre488\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\systemdebugger_zedboard-doublehell_system_standalone.tcl'
14:20:39 INFO  : Disconnected from the channel tcfchan#1.
14:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:40 INFO  : Jtag cable 'Digilent Zed 210248B9DB51' is selected.
14:20:40 INFO  : 'jtag frequency' command is executed.
14:20:40 INFO  : Context for 'APU' is selected.
14:20:40 INFO  : System reset is completed.
14:20:43 INFO  : 'after 3000' command is executed.
14:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:20:45 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:20:45 INFO  : Context for 'APU' is selected.
14:20:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:20:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:47 INFO  : Context for 'APU' is selected.
14:20:47 INFO  : Sourcing of 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
14:20:47 INFO  : 'ps7_init' command is executed.
14:20:47 INFO  : 'ps7_post_config' command is executed.
14:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:47 INFO  : The application 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}
fpga -file C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:47 INFO  : 'con' command is executed.
14:20:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:47 INFO  : Launch script is exported to file 'C:\Users\cihem\cpre488\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\systemdebugger_zedboard-doublehell_system_standalone.tcl'
14:25:02 INFO  : Disconnected from the channel tcfchan#2.
14:25:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:02 INFO  : Jtag cable 'Digilent Zed 210248B9DB51' is selected.
14:25:02 INFO  : 'jtag frequency' command is executed.
14:25:02 INFO  : Context for 'APU' is selected.
14:25:02 INFO  : System reset is completed.
14:25:05 INFO  : 'after 3000' command is executed.
14:25:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:25:08 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:25:08 INFO  : Context for 'APU' is selected.
14:25:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:25:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:09 INFO  : Context for 'APU' is selected.
14:25:09 INFO  : Sourcing of 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
14:25:09 INFO  : 'ps7_init' command is executed.
14:25:09 INFO  : 'ps7_post_config' command is executed.
14:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:09 INFO  : The application 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}
fpga -file C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:10 INFO  : 'con' command is executed.
14:25:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:25:10 INFO  : Launch script is exported to file 'C:\Users\cihem\cpre488\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\systemdebugger_zedboard-doublehell_system_standalone.tcl'
14:29:04 INFO  : Disconnected from the channel tcfchan#3.
14:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:35 INFO  : Jtag cable 'Digilent Zed 210248B9DB51' is selected.
14:29:35 INFO  : 'jtag frequency' command is executed.
14:29:35 INFO  : Context for 'APU' is selected.
14:29:35 INFO  : System reset is completed.
14:29:38 INFO  : 'after 3000' command is executed.
14:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:29:40 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:29:40 INFO  : Context for 'APU' is selected.
14:29:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:29:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:42 INFO  : Context for 'APU' is selected.
14:29:42 INFO  : Sourcing of 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
14:29:42 INFO  : 'ps7_init' command is executed.
14:29:42 INFO  : 'ps7_post_config' command is executed.
14:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:42 INFO  : The application 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}
fpga -file C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:42 INFO  : 'con' command is executed.
14:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:29:42 INFO  : Launch script is exported to file 'C:\Users\cihem\cpre488\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\systemdebugger_zedboard-doublehell_system_standalone.tcl'
14:30:39 INFO  : Disconnected from the channel tcfchan#4.
14:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:46 INFO  : Jtag cable 'Digilent Zed 210248B9DB51' is selected.
14:30:46 INFO  : 'jtag frequency' command is executed.
14:30:46 INFO  : Context for 'APU' is selected.
14:30:46 INFO  : System reset is completed.
14:30:49 INFO  : 'after 3000' command is executed.
14:30:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:30:51 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:30:51 INFO  : Context for 'APU' is selected.
14:30:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:30:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:53 INFO  : Context for 'APU' is selected.
14:30:53 INFO  : Sourcing of 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
14:30:53 INFO  : 'ps7_init' command is executed.
14:30:53 INFO  : 'ps7_post_config' command is executed.
14:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:53 INFO  : The application 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}
fpga -file C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:53 INFO  : 'con' command is executed.
14:30:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:53 INFO  : Launch script is exported to file 'C:\Users\cihem\cpre488\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\systemdebugger_zedboard-doublehell_system_standalone.tcl'
14:32:47 INFO  : Disconnected from the channel tcfchan#5.
14:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:37 INFO  : Jtag cable 'Digilent Zed 210248B9DB51' is selected.
14:33:37 INFO  : 'jtag frequency' command is executed.
14:33:37 INFO  : Context for 'APU' is selected.
14:33:37 INFO  : System reset is completed.
14:33:40 INFO  : 'after 3000' command is executed.
14:33:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:33:42 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:33:42 INFO  : Context for 'APU' is selected.
14:33:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:44 INFO  : Context for 'APU' is selected.
14:33:44 INFO  : Sourcing of 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
14:33:44 INFO  : 'ps7_init' command is executed.
14:33:44 INFO  : 'ps7_post_config' command is executed.
14:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:44 INFO  : The application 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}
fpga -file C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:44 INFO  : 'con' command is executed.
14:33:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:33:44 INFO  : Launch script is exported to file 'C:\Users\cihem\cpre488\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\systemdebugger_zedboard-doublehell_system_standalone.tcl'
14:34:36 INFO  : Disconnected from the channel tcfchan#6.
14:36:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:36:11 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:55 INFO  : Jtag cable 'Digilent Zed 210248B9DB51' is selected.
14:36:55 INFO  : 'jtag frequency' command is executed.
14:36:55 INFO  : Context for 'APU' is selected.
14:36:55 INFO  : System reset is completed.
14:36:58 INFO  : 'after 3000' command is executed.
14:36:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:37:01 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:37:01 INFO  : Context for 'APU' is selected.
14:37:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:37:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:01 INFO  : Context for 'APU' is selected.
14:37:01 INFO  : Sourcing of 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
14:37:01 INFO  : 'ps7_init' command is executed.
14:37:01 INFO  : 'ps7_post_config' command is executed.
14:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:01 INFO  : The application 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}
fpga -file C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:01 INFO  : 'con' command is executed.
14:37:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:37:01 INFO  : Launch script is exported to file 'C:\Users\cihem\cpre488\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\systemdebugger_zedboard-doublehell_system_standalone.tcl'
14:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:38:39 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:38:47 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
14:38:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:39:10 INFO  : Disconnected from the channel tcfchan#7.
14:39:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:10 INFO  : Jtag cable 'Digilent Zed 210248B9DB51' is selected.
14:39:10 INFO  : 'jtag frequency' command is executed.
14:39:10 INFO  : Context for 'APU' is selected.
14:39:10 INFO  : System reset is completed.
14:39:13 INFO  : 'after 3000' command is executed.
14:39:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:39:15 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:39:15 INFO  : Context for 'APU' is selected.
14:39:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:39:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:17 INFO  : Context for 'APU' is selected.
14:39:17 INFO  : Sourcing of 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
14:39:17 INFO  : 'ps7_init' command is executed.
14:39:17 INFO  : 'ps7_post_config' command is executed.
14:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:17 INFO  : The application 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}
fpga -file C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:17 INFO  : 'con' command is executed.
14:39:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:39:17 INFO  : Launch script is exported to file 'C:\Users\cihem\cpre488\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\systemdebugger_zedboard-doublehell_system_standalone.tcl'
14:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:41:20 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:41:30 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
14:41:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:41:43 INFO  : Disconnected from the channel tcfchan#9.
14:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:44 INFO  : Jtag cable 'Digilent Zed 210248B9DB51' is selected.
14:41:44 INFO  : 'jtag frequency' command is executed.
14:41:44 INFO  : Context for 'APU' is selected.
14:41:44 INFO  : System reset is completed.
14:41:47 INFO  : 'after 3000' command is executed.
14:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:41:49 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:41:49 INFO  : Context for 'APU' is selected.
14:41:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:41:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:50 INFO  : Context for 'APU' is selected.
14:41:50 INFO  : Sourcing of 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
14:41:51 INFO  : 'ps7_init' command is executed.
14:41:51 INFO  : 'ps7_post_config' command is executed.
14:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:51 INFO  : The application 'C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Release/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}
fpga -file C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Release/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:51 INFO  : 'con' command is executed.
14:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:51 INFO  : Launch script is exported to file 'C:\Users\cihem\cpre488\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\systemdebugger_zedboard-doublehell_system_standalone.tcl'
14:42:00 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
14:42:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:42:35 INFO  : Disconnected from the channel tcfchan#11.
14:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:35 INFO  : Jtag cable 'Digilent Zed 210248B9DB51' is selected.
14:42:35 INFO  : 'jtag frequency' command is executed.
14:42:35 INFO  : Context for 'APU' is selected.
14:42:35 INFO  : System reset is completed.
14:42:38 INFO  : 'after 3000' command is executed.
14:42:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DB51" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DB51-23727093-0"}' command is executed.
14:42:40 INFO  : FPGA configured successfully with bitstream "C:/Users/cihem/cpre488/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
14:42:40 INFO  : Context for 'APU' is selected.
19:05:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Temp\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\temp_xsdb_launch_script.tcl
19:05:43 INFO  : XSCT server has started successfully.
19:05:43 INFO  : Successfully done setting XSCT server connection channel  
19:05:43 INFO  : plnx-install-location is set to ''
19:05:43 INFO  : Successfully done setting workspace for the tool. 
19:05:44 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


19:05:44 INFO  : Platform repository initialization has completed.
19:05:45 INFO  : Registering command handlers for Vitis TCF services
19:05:45 INFO  : Successfully done query RDI_DATADIR 
19:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA56" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA56-23727093-0"}' command is executed.
19:07:39 INFO  : FPGA configured successfully with bitstream "C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
19:08:06 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:08:06 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:08:06 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
19:09:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:35 INFO  : Jtag cable 'Digilent Zed 210248B9DA56' is selected.
19:09:35 INFO  : 'jtag frequency' command is executed.
19:09:35 INFO  : Context for 'APU' is selected.
19:09:35 INFO  : System reset is completed.
19:09:38 INFO  : 'after 3000' command is executed.
19:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA56" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA56-23727093-0"}' command is executed.
19:09:40 INFO  : FPGA configured successfully with bitstream "C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
19:09:40 INFO  : Context for 'APU' is selected.
19:09:40 INFO  : Hardware design and registers information is loaded from 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:09:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:09:40 INFO  : Context for 'APU' is selected.
19:09:40 INFO  : Sourcing of 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
19:09:40 INFO  : 'ps7_init' command is executed.
19:09:40 INFO  : 'ps7_post_config' command is executed.
19:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:40 INFO  : The application 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:09:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:09:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA56" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA56-23727093-0"}
fpga -file C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

19:09:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:09:41 INFO  : 'con' command is executed.
19:09:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:09:41 INFO  : Launch script is exported to file 'C:\Temp\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\debugger_zedboard-doublehell-default.tcl'
19:21:27 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
19:21:39 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
19:21:48 INFO  : Disconnected from the channel tcfchan#1.
19:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:49 INFO  : Jtag cable 'Digilent Zed 210248B9DA56' is selected.
19:21:49 INFO  : 'jtag frequency' command is executed.
19:21:49 INFO  : Context for 'APU' is selected.
19:21:49 INFO  : System reset is completed.
19:21:52 INFO  : 'after 3000' command is executed.
19:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA56" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA56-23727093-0"}' command is executed.
19:21:54 INFO  : FPGA configured successfully with bitstream "C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
19:21:54 INFO  : Context for 'APU' is selected.
19:21:54 INFO  : Hardware design and registers information is loaded from 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:21:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:54 INFO  : Context for 'APU' is selected.
19:21:54 INFO  : Sourcing of 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
19:21:54 INFO  : 'ps7_init' command is executed.
19:21:54 INFO  : 'ps7_post_config' command is executed.
19:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:54 INFO  : The application 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA56" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA56-23727093-0"}
fpga -file C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:55 INFO  : 'con' command is executed.
19:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:21:55 INFO  : Launch script is exported to file 'C:\Temp\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\debugger_zedboard-doublehell-default.tcl'
19:22:08 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
19:22:16 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
19:22:26 INFO  : Disconnected from the channel tcfchan#3.
19:22:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:27 INFO  : Jtag cable 'Digilent Zed 210248B9DA56' is selected.
19:22:27 INFO  : 'jtag frequency' command is executed.
19:22:27 INFO  : Context for 'APU' is selected.
19:22:27 INFO  : System reset is completed.
19:22:30 INFO  : 'after 3000' command is executed.
19:22:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA56" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA56-23727093-0"}' command is executed.
19:22:33 INFO  : FPGA configured successfully with bitstream "C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
19:22:33 INFO  : Context for 'APU' is selected.
19:22:33 INFO  : Hardware design and registers information is loaded from 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:22:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:33 INFO  : Context for 'APU' is selected.
19:22:33 INFO  : Sourcing of 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
19:22:33 INFO  : 'ps7_init' command is executed.
19:22:33 INFO  : 'ps7_post_config' command is executed.
19:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:33 INFO  : The application 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA56" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA56-23727093-0"}
fpga -file C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:33 INFO  : 'con' command is executed.
19:22:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:22:33 INFO  : Launch script is exported to file 'C:\Temp\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\debugger_zedboard-doublehell-default.tcl'
19:32:25 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
19:32:33 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
19:32:53 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
19:33:40 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
19:33:54 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
19:34:24 INFO  : Disconnected from the channel tcfchan#4.
19:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:25 INFO  : Jtag cable 'Digilent Zed 210248B9DA56' is selected.
19:34:25 INFO  : 'jtag frequency' command is executed.
19:34:25 INFO  : Context for 'APU' is selected.
19:34:25 INFO  : System reset is completed.
19:34:28 INFO  : 'after 3000' command is executed.
19:34:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA56" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA56-23727093-0"}' command is executed.
19:34:31 INFO  : FPGA configured successfully with bitstream "C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
19:34:31 INFO  : Context for 'APU' is selected.
19:34:31 INFO  : Hardware design and registers information is loaded from 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:31 INFO  : Context for 'APU' is selected.
19:34:31 INFO  : Sourcing of 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
19:34:31 INFO  : 'ps7_init' command is executed.
19:34:31 INFO  : 'ps7_post_config' command is executed.
19:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:31 INFO  : The application 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA56" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA56-23727093-0"}
fpga -file C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:31 INFO  : 'con' command is executed.
19:34:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:34:31 INFO  : Launch script is exported to file 'C:\Temp\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\debugger_zedboard-doublehell-default.tcl'
19:35:00 INFO  : Disconnected from the channel tcfchan#5.
19:39:29 INFO  : Checking for BSP changes to sync application flags for project 'Zedboard-doublehell'...
19:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:38 INFO  : Jtag cable 'Digilent Zed 210248B9DA56' is selected.
19:39:38 INFO  : 'jtag frequency' command is executed.
19:39:38 INFO  : Context for 'APU' is selected.
19:39:38 INFO  : System reset is completed.
19:39:41 INFO  : 'after 3000' command is executed.
19:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA56" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA56-23727093-0"}' command is executed.
19:39:44 INFO  : FPGA configured successfully with bitstream "C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit"
19:39:44 INFO  : Context for 'APU' is selected.
19:39:44 INFO  : Hardware design and registers information is loaded from 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:39:44 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:44 INFO  : Context for 'APU' is selected.
19:39:44 INFO  : Sourcing of 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl' is done.
19:39:44 INFO  : 'ps7_init' command is executed.
19:39:44 INFO  : 'ps7_post_config' command is executed.
19:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:44 INFO  : The application 'C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248B9DA56" && level==0 && jtag_device_ctx=="jsn-Zed-210248B9DA56-23727093-0"}
fpga -file C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Temp/CPRE-488-Labs/MP-0/MP-0-vitisCDrive/Zedboard-doublehell/Debug/Zedboard-doublehell.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:44 INFO  : 'con' command is executed.
19:39:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:39:44 INFO  : Launch script is exported to file 'C:\Temp\CPRE-488-Labs\MP-0\MP-0-vitisCDrive\.sdk\launch_scripts\single_application_debug\debugger_zedboard-doublehell-default.tcl'
