// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "xfMat2axis.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic xfMat2axis::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic xfMat2axis::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<4> xfMat2axis::ap_ST_fsm_state1 = "1";
const sc_lv<4> xfMat2axis::ap_ST_fsm_state2 = "10";
const sc_lv<4> xfMat2axis::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<4> xfMat2axis::ap_ST_fsm_state6 = "1000";
const sc_lv<32> xfMat2axis::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool xfMat2axis::ap_const_boolean_1 = true;
const sc_lv<32> xfMat2axis::ap_const_lv32_2 = "10";
const bool xfMat2axis::ap_const_boolean_0 = false;
const sc_lv<1> xfMat2axis::ap_const_lv1_0 = "0";
const sc_lv<32> xfMat2axis::ap_const_lv32_1 = "1";
const sc_lv<1> xfMat2axis::ap_const_lv1_1 = "1";
const sc_lv<12> xfMat2axis::ap_const_lv12_0 = "000000000000";
const sc_lv<32> xfMat2axis::ap_const_lv32_3 = "11";
const sc_lv<13> xfMat2axis::ap_const_lv13_1FFF = "1111111111111";
const sc_lv<12> xfMat2axis::ap_const_lv12_1 = "1";
const sc_lv<24> xfMat2axis::ap_const_lv24_FF = "11111111";
const sc_lv<24> xfMat2axis::ap_const_lv24_0 = "000000000000000000000000";

xfMat2axis::xfMat2axis(sc_module_name name) : sc_module(name), mVcdFile(0) {
    regslice_both_dst_data_V_U = new regslice_both<24>("regslice_both_dst_data_V_U");
    regslice_both_dst_data_V_U->ap_clk(ap_clk);
    regslice_both_dst_data_V_U->ap_rst(ap_rst);
    regslice_both_dst_data_V_U->data_in(dst_TDATA_int);
    regslice_both_dst_data_V_U->vld_in(dst_TVALID_int);
    regslice_both_dst_data_V_U->ack_in(dst_TREADY_int);
    regslice_both_dst_data_V_U->data_out(dst_TDATA);
    regslice_both_dst_data_V_U->vld_out(regslice_both_dst_data_V_U_vld_out);
    regslice_both_dst_data_V_U->ack_out(dst_TREADY);
    regslice_both_dst_data_V_U->apdone_blk(regslice_both_dst_data_V_U_apdone_blk);
    regslice_both_dst_last_V_U = new regslice_both<1>("regslice_both_dst_last_V_U");
    regslice_both_dst_last_V_U->ap_clk(ap_clk);
    regslice_both_dst_last_V_U->ap_rst(ap_rst);
    regslice_both_dst_last_V_U->data_in(and_ln29_reg_229);
    regslice_both_dst_last_V_U->vld_in(dst_TVALID_int);
    regslice_both_dst_last_V_U->ack_in(regslice_both_dst_last_V_U_ack_in_dummy);
    regslice_both_dst_last_V_U->data_out(dst_TLAST);
    regslice_both_dst_last_V_U->vld_out(regslice_both_dst_last_V_U_vld_out);
    regslice_both_dst_last_V_U->ack_out(dst_TREADY);
    regslice_both_dst_last_V_U->apdone_blk(regslice_both_dst_last_V_U_apdone_blk);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln29_1_fu_126_p2);
    sensitive << ( zext_ln29_1_fu_122_p1 );

    SC_METHOD(thread_add_ln29_fu_116_p2);
    sensitive << ( zext_ln29_fu_112_p1 );

    SC_METHOD(thread_and_ln29_fu_172_p2);
    sensitive << ( icmp_ln29_reg_215 );
    sensitive << ( icmp_ln29_1_fu_167_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( p_dst_data_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln25_reg_220 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( p_dst_data_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln25_reg_220 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_state4_io );
    sensitive << ( ap_block_state5_io );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( p_dst_data_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln25_reg_220 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_state4_io );
    sensitive << ( ap_block_state5_io );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( src_rows_cast1_loc_empty_n );
    sensitive << ( src_cols_cast2_loc_empty_n );

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state4_io);
    sensitive << ( icmp_ln25_reg_220 );
    sensitive << ( dst_TREADY_int );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);
    sensitive << ( p_dst_data_V_empty_n );
    sensitive << ( icmp_ln25_reg_220 );

    SC_METHOD(thread_ap_block_state5_io);
    sensitive << ( icmp_ln25_reg_220_pp0_iter1_reg );
    sensitive << ( dst_TREADY_int );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter2);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln25_fu_156_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( icmp_ln24_fu_136_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( regslice_both_dst_data_V_U_apdone_blk );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( icmp_ln24_fu_136_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( regslice_both_dst_data_V_U_apdone_blk );

    SC_METHOD(thread_dst_TDATA_blk_n);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln25_reg_220 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( icmp_ln25_reg_220_pp0_iter1_reg );
    sensitive << ( dst_TREADY_int );

    SC_METHOD(thread_dst_TDATA_int);
    sensitive << ( p_dst_data_V_dout );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln25_reg_220 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_dst_TVALID);
    sensitive << ( regslice_both_dst_data_V_U_vld_out );

    SC_METHOD(thread_dst_TVALID_int);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln25_reg_220 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_i_fu_141_p2);
    sensitive << ( i_0_i_i_reg_90 );

    SC_METHOD(thread_icmp_ln24_fu_136_p2);
    sensitive << ( src_rows_cast1_loc_r_reg_186 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( regslice_both_dst_data_V_U_apdone_blk );
    sensitive << ( i_0_i_i_reg_90 );

    SC_METHOD(thread_icmp_ln25_fu_156_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( j_0_i_i_reg_101 );
    sensitive << ( src_cols_cast2_loc_r_reg_191 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln29_1_fu_167_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln29_1_reg_201 );
    sensitive << ( icmp_ln25_fu_156_p2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln25_fu_152_p1 );

    SC_METHOD(thread_icmp_ln29_fu_147_p2);
    sensitive << ( add_ln29_reg_196 );
    sensitive << ( icmp_ln24_fu_136_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( regslice_both_dst_data_V_U_apdone_blk );
    sensitive << ( zext_ln24_fu_132_p1 );

    SC_METHOD(thread_j_fu_161_p2);
    sensitive << ( j_0_i_i_reg_101 );

    SC_METHOD(thread_p_dst_data_V_blk_n);
    sensitive << ( p_dst_data_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln25_reg_220 );

    SC_METHOD(thread_p_dst_data_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln25_reg_220 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_src_cols_cast2_loc_blk_n);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_cols_cast2_loc_empty_n );

    SC_METHOD(thread_src_cols_cast2_loc_read);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_cast1_loc_empty_n );
    sensitive << ( src_cols_cast2_loc_empty_n );

    SC_METHOD(thread_src_rows_cast1_loc_blk_n);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_cast1_loc_empty_n );

    SC_METHOD(thread_src_rows_cast1_loc_read);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_cast1_loc_empty_n );
    sensitive << ( src_cols_cast2_loc_empty_n );

    SC_METHOD(thread_zext_ln24_fu_132_p1);
    sensitive << ( i_0_i_i_reg_90 );

    SC_METHOD(thread_zext_ln25_fu_152_p1);
    sensitive << ( j_0_i_i_reg_101 );

    SC_METHOD(thread_zext_ln29_1_fu_122_p1);
    sensitive << ( src_cols_cast2_loc_dout );

    SC_METHOD(thread_zext_ln29_fu_112_p1);
    sensitive << ( src_rows_cast1_loc_dout );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( src_rows_cast1_loc_empty_n );
    sensitive << ( src_cols_cast2_loc_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( icmp_ln24_fu_136_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( regslice_both_dst_data_V_U_apdone_blk );
    sensitive << ( icmp_ln25_fu_156_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "0001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "xfMat2axis_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, p_dst_data_V_dout, "(port)p_dst_data_V_dout");
    sc_trace(mVcdFile, p_dst_data_V_empty_n, "(port)p_dst_data_V_empty_n");
    sc_trace(mVcdFile, p_dst_data_V_read, "(port)p_dst_data_V_read");
    sc_trace(mVcdFile, dst_TDATA, "(port)dst_TDATA");
    sc_trace(mVcdFile, dst_TVALID, "(port)dst_TVALID");
    sc_trace(mVcdFile, dst_TREADY, "(port)dst_TREADY");
    sc_trace(mVcdFile, dst_TLAST, "(port)dst_TLAST");
    sc_trace(mVcdFile, src_rows_cast1_loc_dout, "(port)src_rows_cast1_loc_dout");
    sc_trace(mVcdFile, src_rows_cast1_loc_empty_n, "(port)src_rows_cast1_loc_empty_n");
    sc_trace(mVcdFile, src_rows_cast1_loc_read, "(port)src_rows_cast1_loc_read");
    sc_trace(mVcdFile, src_cols_cast2_loc_dout, "(port)src_cols_cast2_loc_dout");
    sc_trace(mVcdFile, src_cols_cast2_loc_empty_n, "(port)src_cols_cast2_loc_empty_n");
    sc_trace(mVcdFile, src_cols_cast2_loc_read, "(port)src_cols_cast2_loc_read");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, p_dst_data_V_blk_n, "p_dst_data_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln25_reg_220, "icmp_ln25_reg_220");
    sc_trace(mVcdFile, dst_TDATA_blk_n, "dst_TDATA_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, icmp_ln25_reg_220_pp0_iter1_reg, "icmp_ln25_reg_220_pp0_iter1_reg");
    sc_trace(mVcdFile, src_rows_cast1_loc_blk_n, "src_rows_cast1_loc_blk_n");
    sc_trace(mVcdFile, src_cols_cast2_loc_blk_n, "src_cols_cast2_loc_blk_n");
    sc_trace(mVcdFile, j_0_i_i_reg_101, "j_0_i_i_reg_101");
    sc_trace(mVcdFile, src_rows_cast1_loc_r_reg_186, "src_rows_cast1_loc_r_reg_186");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, src_cols_cast2_loc_r_reg_191, "src_cols_cast2_loc_r_reg_191");
    sc_trace(mVcdFile, add_ln29_fu_116_p2, "add_ln29_fu_116_p2");
    sc_trace(mVcdFile, add_ln29_reg_196, "add_ln29_reg_196");
    sc_trace(mVcdFile, add_ln29_1_fu_126_p2, "add_ln29_1_fu_126_p2");
    sc_trace(mVcdFile, add_ln29_1_reg_201, "add_ln29_1_reg_201");
    sc_trace(mVcdFile, icmp_ln24_fu_136_p2, "icmp_ln24_fu_136_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, regslice_both_dst_data_V_U_apdone_blk, "regslice_both_dst_data_V_U_apdone_blk");
    sc_trace(mVcdFile, i_fu_141_p2, "i_fu_141_p2");
    sc_trace(mVcdFile, i_reg_210, "i_reg_210");
    sc_trace(mVcdFile, icmp_ln29_fu_147_p2, "icmp_ln29_fu_147_p2");
    sc_trace(mVcdFile, icmp_ln29_reg_215, "icmp_ln29_reg_215");
    sc_trace(mVcdFile, icmp_ln25_fu_156_p2, "icmp_ln25_fu_156_p2");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_io, "ap_block_state4_io");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter2, "ap_block_state5_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_io, "ap_block_state5_io");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, j_fu_161_p2, "j_fu_161_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, and_ln29_fu_172_p2, "and_ln29_fu_172_p2");
    sc_trace(mVcdFile, and_ln29_reg_229, "and_ln29_reg_229");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, i_0_i_i_reg_90, "i_0_i_i_reg_90");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, zext_ln29_fu_112_p1, "zext_ln29_fu_112_p1");
    sc_trace(mVcdFile, zext_ln29_1_fu_122_p1, "zext_ln29_1_fu_122_p1");
    sc_trace(mVcdFile, zext_ln24_fu_132_p1, "zext_ln24_fu_132_p1");
    sc_trace(mVcdFile, zext_ln25_fu_152_p1, "zext_ln25_fu_152_p1");
    sc_trace(mVcdFile, icmp_ln29_1_fu_167_p2, "icmp_ln29_1_fu_167_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, dst_TDATA_int, "dst_TDATA_int");
    sc_trace(mVcdFile, dst_TVALID_int, "dst_TVALID_int");
    sc_trace(mVcdFile, dst_TREADY_int, "dst_TREADY_int");
    sc_trace(mVcdFile, regslice_both_dst_data_V_U_vld_out, "regslice_both_dst_data_V_U_vld_out");
    sc_trace(mVcdFile, regslice_both_dst_last_V_U_apdone_blk, "regslice_both_dst_last_V_U_apdone_blk");
    sc_trace(mVcdFile, regslice_both_dst_last_V_U_ack_in_dummy, "regslice_both_dst_last_V_U_ack_in_dummy");
    sc_trace(mVcdFile, regslice_both_dst_last_V_U_vld_out, "regslice_both_dst_last_V_U_vld_out");
#endif

    }
}

xfMat2axis::~xfMat2axis() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete regslice_both_dst_data_V_U;
    delete regslice_both_dst_last_V_U;
}

void xfMat2axis::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(regslice_both_dst_data_V_U_apdone_blk.read(), ap_const_logic_0) && 
                    esl_seteq<1,1,1>(icmp_ln24_fu_136_p2.read(), ap_const_lv1_1))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(regslice_both_dst_data_V_U_apdone_blk.read(), ap_const_logic_0) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_136_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state3.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(regslice_both_dst_data_V_U_apdone_blk.read(), ap_const_logic_0) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_136_p2.read()))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        i_0_i_i_reg_90 = i_reg_210.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, src_rows_cast1_loc_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, src_cols_cast2_loc_empty_n.read())))) {
        i_0_i_i_reg_90 = ap_const_lv12_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(regslice_both_dst_data_V_U_apdone_blk.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_136_p2.read()))) {
        j_0_i_i_reg_101 = ap_const_lv12_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln25_fu_156_p2.read()))) {
        j_0_i_i_reg_101 = j_fu_161_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, src_rows_cast1_loc_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, src_cols_cast2_loc_empty_n.read())))) {
        add_ln29_1_reg_201 = add_ln29_1_fu_126_p2.read();
        add_ln29_reg_196 = add_ln29_fu_116_p2.read();
        src_cols_cast2_loc_r_reg_191 = src_cols_cast2_loc_dout.read();
        src_rows_cast1_loc_r_reg_186 = src_rows_cast1_loc_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln25_fu_156_p2.read()))) {
        and_ln29_reg_229 = and_ln29_fu_172_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(regslice_both_dst_data_V_U_apdone_blk.read(), ap_const_logic_0))) {
        i_reg_210 = i_fu_141_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln25_reg_220 = icmp_ln25_fu_156_p2.read();
        icmp_ln25_reg_220_pp0_iter1_reg = icmp_ln25_reg_220.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(regslice_both_dst_data_V_U_apdone_blk.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_136_p2.read()))) {
        icmp_ln29_reg_215 = icmp_ln29_fu_147_p2.read();
    }
}

void xfMat2axis::thread_add_ln29_1_fu_126_p2() {
    add_ln29_1_fu_126_p2 = (!zext_ln29_1_fu_122_p1.read().is_01() || !ap_const_lv13_1FFF.is_01())? sc_lv<13>(): (sc_biguint<13>(zext_ln29_1_fu_122_p1.read()) + sc_bigint<13>(ap_const_lv13_1FFF));
}

void xfMat2axis::thread_add_ln29_fu_116_p2() {
    add_ln29_fu_116_p2 = (!zext_ln29_fu_112_p1.read().is_01() || !ap_const_lv13_1FFF.is_01())? sc_lv<13>(): (sc_biguint<13>(zext_ln29_fu_112_p1.read()) + sc_bigint<13>(ap_const_lv13_1FFF));
}

void xfMat2axis::thread_and_ln29_fu_172_p2() {
    and_ln29_fu_172_p2 = (icmp_ln29_reg_215.read() & icmp_ln29_1_fu_167_p2.read());
}

void xfMat2axis::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void xfMat2axis::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void xfMat2axis::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void xfMat2axis::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[3];
}

void xfMat2axis::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void xfMat2axis::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln25_reg_220.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, p_dst_data_V_empty_n.read()));
}

void xfMat2axis::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  ((esl_seteq<1,1,1>(icmp_ln25_reg_220.read(), ap_const_lv1_0) && 
    esl_seteq<1,1,1>(ap_const_logic_0, p_dst_data_V_empty_n.read())) || 
   esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state4_io.read()))) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state5_io.read())));
}

void xfMat2axis::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  ((esl_seteq<1,1,1>(icmp_ln25_reg_220.read(), ap_const_lv1_0) && 
    esl_seteq<1,1,1>(ap_const_logic_0, p_dst_data_V_empty_n.read())) || 
   esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state4_io.read()))) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state5_io.read())));
}

void xfMat2axis::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, src_rows_cast1_loc_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, src_cols_cast2_loc_empty_n.read()));
}

void xfMat2axis::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void xfMat2axis::thread_ap_block_state4_io() {
    ap_block_state4_io = (esl_seteq<1,1,1>(icmp_ln25_reg_220.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, dst_TREADY_int.read()));
}

void xfMat2axis::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = (esl_seteq<1,1,1>(icmp_ln25_reg_220.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, p_dst_data_V_empty_n.read()));
}

void xfMat2axis::thread_ap_block_state5_io() {
    ap_block_state5_io = (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln25_reg_220_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_0, dst_TREADY_int.read()));
}

void xfMat2axis::thread_ap_block_state5_pp0_stage0_iter2() {
    ap_block_state5_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void xfMat2axis::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(icmp_ln25_fu_156_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void xfMat2axis::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(regslice_both_dst_data_V_U_apdone_blk.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(icmp_ln24_fu_136_p2.read(), ap_const_lv1_1))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void xfMat2axis::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void xfMat2axis::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void xfMat2axis::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void xfMat2axis::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(regslice_both_dst_data_V_U_apdone_blk.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(icmp_ln24_fu_136_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void xfMat2axis::thread_dst_TDATA_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln25_reg_220.read(), ap_const_lv1_0)) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln25_reg_220_pp0_iter1_reg.read())))) {
        dst_TDATA_blk_n = dst_TREADY_int.read();
    } else {
        dst_TDATA_blk_n = ap_const_logic_1;
    }
}

void xfMat2axis::thread_dst_TDATA_int() {
    dst_TDATA_int = (!p_dst_data_V_dout.read()[0].is_01())? sc_lv<24>(): ((p_dst_data_V_dout.read()[0].to_bool())? ap_const_lv24_FF: ap_const_lv24_0);
}

void xfMat2axis::thread_dst_TVALID() {
    dst_TVALID = regslice_both_dst_data_V_U_vld_out.read();
}

void xfMat2axis::thread_dst_TVALID_int() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln25_reg_220.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        dst_TVALID_int = ap_const_logic_1;
    } else {
        dst_TVALID_int = ap_const_logic_0;
    }
}

void xfMat2axis::thread_i_fu_141_p2() {
    i_fu_141_p2 = (!i_0_i_i_reg_90.read().is_01() || !ap_const_lv12_1.is_01())? sc_lv<12>(): (sc_biguint<12>(i_0_i_i_reg_90.read()) + sc_biguint<12>(ap_const_lv12_1));
}

void xfMat2axis::thread_icmp_ln24_fu_136_p2() {
    icmp_ln24_fu_136_p2 = (!i_0_i_i_reg_90.read().is_01() || !src_rows_cast1_loc_r_reg_186.read().is_01())? sc_lv<1>(): sc_lv<1>(i_0_i_i_reg_90.read() == src_rows_cast1_loc_r_reg_186.read());
}

void xfMat2axis::thread_icmp_ln25_fu_156_p2() {
    icmp_ln25_fu_156_p2 = (!j_0_i_i_reg_101.read().is_01() || !src_cols_cast2_loc_r_reg_191.read().is_01())? sc_lv<1>(): sc_lv<1>(j_0_i_i_reg_101.read() == src_cols_cast2_loc_r_reg_191.read());
}

void xfMat2axis::thread_icmp_ln29_1_fu_167_p2() {
    icmp_ln29_1_fu_167_p2 = (!zext_ln25_fu_152_p1.read().is_01() || !add_ln29_1_reg_201.read().is_01())? sc_lv<1>(): sc_lv<1>(zext_ln25_fu_152_p1.read() == add_ln29_1_reg_201.read());
}

void xfMat2axis::thread_icmp_ln29_fu_147_p2() {
    icmp_ln29_fu_147_p2 = (!zext_ln24_fu_132_p1.read().is_01() || !add_ln29_reg_196.read().is_01())? sc_lv<1>(): sc_lv<1>(zext_ln24_fu_132_p1.read() == add_ln29_reg_196.read());
}

void xfMat2axis::thread_j_fu_161_p2() {
    j_fu_161_p2 = (!j_0_i_i_reg_101.read().is_01() || !ap_const_lv12_1.is_01())? sc_lv<12>(): (sc_biguint<12>(j_0_i_i_reg_101.read()) + sc_biguint<12>(ap_const_lv12_1));
}

void xfMat2axis::thread_p_dst_data_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln25_reg_220.read(), ap_const_lv1_0))) {
        p_dst_data_V_blk_n = p_dst_data_V_empty_n.read();
    } else {
        p_dst_data_V_blk_n = ap_const_logic_1;
    }
}

void xfMat2axis::thread_p_dst_data_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln25_reg_220.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        p_dst_data_V_read = ap_const_logic_1;
    } else {
        p_dst_data_V_read = ap_const_logic_0;
    }
}

void xfMat2axis::thread_src_cols_cast2_loc_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        src_cols_cast2_loc_blk_n = src_cols_cast2_loc_empty_n.read();
    } else {
        src_cols_cast2_loc_blk_n = ap_const_logic_1;
    }
}

void xfMat2axis::thread_src_cols_cast2_loc_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, src_rows_cast1_loc_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, src_cols_cast2_loc_empty_n.read())))) {
        src_cols_cast2_loc_read = ap_const_logic_1;
    } else {
        src_cols_cast2_loc_read = ap_const_logic_0;
    }
}

void xfMat2axis::thread_src_rows_cast1_loc_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        src_rows_cast1_loc_blk_n = src_rows_cast1_loc_empty_n.read();
    } else {
        src_rows_cast1_loc_blk_n = ap_const_logic_1;
    }
}

void xfMat2axis::thread_src_rows_cast1_loc_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, src_rows_cast1_loc_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, src_cols_cast2_loc_empty_n.read())))) {
        src_rows_cast1_loc_read = ap_const_logic_1;
    } else {
        src_rows_cast1_loc_read = ap_const_logic_0;
    }
}

void xfMat2axis::thread_zext_ln24_fu_132_p1() {
    zext_ln24_fu_132_p1 = esl_zext<13,12>(i_0_i_i_reg_90.read());
}

void xfMat2axis::thread_zext_ln25_fu_152_p1() {
    zext_ln25_fu_152_p1 = esl_zext<13,12>(j_0_i_i_reg_101.read());
}

void xfMat2axis::thread_zext_ln29_1_fu_122_p1() {
    zext_ln29_1_fu_122_p1 = esl_zext<13,12>(src_cols_cast2_loc_dout.read());
}

void xfMat2axis::thread_zext_ln29_fu_112_p1() {
    zext_ln29_fu_112_p1 = esl_zext<13,12>(src_rows_cast1_loc_dout.read());
}

void xfMat2axis::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, src_rows_cast1_loc_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, src_cols_cast2_loc_empty_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(regslice_both_dst_data_V_U_apdone_blk.read(), ap_const_logic_0) && esl_seteq<1,1,1>(icmp_ln24_fu_136_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(regslice_both_dst_data_V_U_apdone_blk.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln24_fu_136_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln25_fu_156_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln25_fu_156_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm = "XXXX";
            break;
    }
}

}

