
*** Running vivado
    with args -log ACD_range_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ACD_range_test.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ACD_range_test.tcl -notrace
Command: synth_design -top ACD_range_test -part xc7a50tfgg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 445.453 ; gain = 99.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ACD_range_test' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/new/ACD_range_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/.Xil/Vivado-2412-DESKTOP-EPHBFNF/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/.Xil/Vivado-2412-DESKTOP-EPHBFNF/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/debounce.v:23]
	Parameter DELAY bound to: 24'b000000000000001111101000 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (3#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'ACD' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/ACD.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27288]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27288]
INFO: [Synth 8-6157] synthesizing module 'ADC' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/ADC.v:27]
INFO: [Synth 8-6157] synthesizing module 'sync_reg' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v:23]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v:34]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v:35]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'sync_reg' (5#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/ADC.v:77]
INFO: [Synth 8-6155] done synthesizing module 'ADC' (6#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/ADC.v:27]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'stage0' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/stage0.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_2' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/.Xil/Vivado-2412-DESKTOP-EPHBFNF/realtime/c_addsub_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_2' (7#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/.Xil/Vivado-2412-DESKTOP-EPHBFNF/realtime/c_addsub_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stage0' (8#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/stage0.v:23]
INFO: [Synth 8-6157] synthesizing module 'stage1' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/stage1.v:22]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_0' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/.Xil/Vivado-2412-DESKTOP-EPHBFNF/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_0' (9#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/.Xil/Vivado-2412-DESKTOP-EPHBFNF/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/.Xil/Vivado-2412-DESKTOP-EPHBFNF/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (10#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/.Xil/Vivado-2412-DESKTOP-EPHBFNF/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stage1' (11#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/stage1.v:22]
INFO: [Synth 8-6157] synthesizing module 'stage2' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/stage2.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_1' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/.Xil/Vivado-2412-DESKTOP-EPHBFNF/realtime/c_addsub_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_1' (12#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/.Xil/Vivado-2412-DESKTOP-EPHBFNF/realtime/c_addsub_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'stage2' (13#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/stage2.v:23]
INFO: [Synth 8-6157] synthesizing module 'stage3' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/stage3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'stage3' (14#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/stage3.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/controller.v:185]
INFO: [Synth 8-6155] done synthesizing module 'controller' (15#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'DAC' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/DAC.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/DAC.v:43]
INFO: [Synth 8-6155] done synthesizing module 'DAC' (16#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/DAC.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ACD' (17#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/new/ACD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ACD_range_test' (18#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/new/ACD_range_test.v:23]
WARNING: [Synth 8-3331] design controller has unconnected port ADC_in[5]
WARNING: [Synth 8-3331] design controller has unconnected port ADC_in[4]
WARNING: [Synth 8-3331] design controller has unconnected port ADC_in[3]
WARNING: [Synth 8-3331] design controller has unconnected port ADC_in[2]
WARNING: [Synth 8-3331] design controller has unconnected port ADC_in[1]
WARNING: [Synth 8-3331] design controller has unconnected port ADC_in[0]
WARNING: [Synth 8-3331] design ACD has unconnected port start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 500.281 ; gain = 154.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 500.281 ; gain = 154.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 500.281 ; gain = 154.039
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a50tfgg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_1_in_context.xdc] for cell 'acd/control/s2/add'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_1_in_context.xdc] for cell 'acd/control/s2/add'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_1_in_context.xdc] for cell 'acd/control/s3/add'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/c_addsub_1/c_addsub_1/c_addsub_1_in_context.xdc] for cell 'acd/control/s3/add'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'acd/control/s1/mult'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'acd/control/s1/mult'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'acd/control/s2/mult'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'acd/control/s2/mult'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'acd/control/s1/sub'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/c_addsub_0/c_addsub_0/c_addsub_0_in_context.xdc] for cell 'acd/control/s1/sub'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/c_addsub_2/c_addsub_2/c_addsub_2_in_context.xdc] for cell 'acd/control/s0/add'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/c_addsub_2/c_addsub_2/c_addsub_2_in_context.xdc] for cell 'acd/control/s0/add'
Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_in[0]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'hi_in[1]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'hi_in[2]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'hi_in[3]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'hi_in[4]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'hi_in[5]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'hi_in[6]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'hi_in[7]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'hi_out[0]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'hi_out[1]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'hi_out[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[0]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[1]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[2]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[3]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[4]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[5]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[6]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[7]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[8]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[9]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[10]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[11]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[12]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[13]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[14]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[15]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'hi_aa'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'hi_aa'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'hi_in[0]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:59]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:61]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:61]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:62]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:63]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:65]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:65]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:66]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:67]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:69]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'hi_out[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:69]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:71]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'exp_flg_bar'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'exp_flg_bar'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'ctrl_ready_flg'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'ctrl_ready_flg'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'startup_in'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'startup_in'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'sat_flg'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'sat_flg'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'FF_clear_bar'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'FF_clear_bar'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'FF_preset_bar'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'FF_preset_bar'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'sw_on'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'sw_on'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'comp_edge'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'comp_edge'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc:117]
Finished Parsing XDC File [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ACD_range_test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/imports/ADC_Controller_DAC/xem7010.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ACD_range_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ACD_range_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 835.355 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'acd/control/s0/add' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'acd/control/s1/mult' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'acd/control/s1/sub' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'acd/control/s2/add' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'acd/control/s2/mult' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'acd/control/s3/add' at clock pin 'CLK' is different from the actual clock period '2.500', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 835.355 ; gain = 489.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tfgg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 835.355 ; gain = 489.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for acd/control/s2/add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for acd/control/s3/add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for acd/control/s1/mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for acd/control/s2/mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for acd/control/s1/sub. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for acd/control/s0/add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 835.355 ; gain = 489.113
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ADC'
INFO: [Synth 8-5544] ROM "fdata" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "n_pipe_clk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DAC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ADC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE0 |                              010 |                              001
                 iSTATE1 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                 iSTATE1 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DAC'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 835.355 ; gain = 489.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sync_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module ADC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module DAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ACD 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element acd/adc/sync/sync_out_dcop2_reg was removed.  [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v:41]
WARNING: [Synth 8-3917] design ACD_range_test has port hi_muxsel driven by constant 0
WARNING: [Synth 8-3917] design ACD_range_test has port cnv_n driven by constant 0
INFO: [Synth 8-3886] merging instance 'acd/control/ADC_reg[10]' (FDCE) to 'acd/control/ADC_reg[11]'
INFO: [Synth 8-3886] merging instance 'acd/control/ADC_reg[11]' (FDCE) to 'acd/control/ADC_reg[12]'
INFO: [Synth 8-3886] merging instance 'acd/control/ADC_reg[12]' (FDCE) to 'acd/control/ADC_reg[13]'
INFO: [Synth 8-3886] merging instance 'acd/control/ADC_reg[13]' (FDCE) to 'acd/control/ADC_reg[14]'
INFO: [Synth 8-3886] merging instance 'acd/control/ADC_reg[14]' (FDCE) to 'acd/control/ADC_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\acd/adc/tl_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acd/adc/tp_reg )
WARNING: [Synth 8-3332] Sequential element (debunce1/PB_sync_0_reg) is unused and will be removed from module ACD_range_test.
WARNING: [Synth 8-3332] Sequential element (debunce1/PB_sync_1_reg) is unused and will be removed from module ACD_range_test.
WARNING: [Synth 8-3332] Sequential element (debunce1/PB_state_reg) is unused and will be removed from module ACD_range_test.
WARNING: [Synth 8-3332] Sequential element (acd/adc/tp_reg) is unused and will be removed from module ACD_range_test.
WARNING: [Synth 8-3332] Sequential element (acd/adc/tl_reg) is unused and will be removed from module ACD_range_test.
WARNING: [Synth 8-3332] Sequential element (acd/adc_2_ctrl_reg[5]) is unused and will be removed from module ACD_range_test.
WARNING: [Synth 8-3332] Sequential element (acd/adc_2_ctrl_reg[4]) is unused and will be removed from module ACD_range_test.
WARNING: [Synth 8-3332] Sequential element (acd/adc_2_ctrl_reg[3]) is unused and will be removed from module ACD_range_test.
WARNING: [Synth 8-3332] Sequential element (acd/adc_2_ctrl_reg[2]) is unused and will be removed from module ACD_range_test.
WARNING: [Synth 8-3332] Sequential element (acd/adc_2_ctrl_reg[1]) is unused and will be removed from module ACD_range_test.
WARNING: [Synth 8-3332] Sequential element (acd/adc_2_ctrl_reg[0]) is unused and will be removed from module ACD_range_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 835.355 ; gain = 489.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_in1' to pin 'IBUFDS_inst0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_out1' to pin 'clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz/clk_in1' to 'IBUFDS_inst0/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 835.355 ; gain = 489.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 848.363 ; gain = 502.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 849.613 ; gain = 503.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 849.613 ; gain = 503.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 849.613 ; gain = 503.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 849.613 ; gain = 503.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 849.613 ; gain = 503.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 849.613 ; gain = 503.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 849.613 ; gain = 503.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ACD_range_test | acd/adc/fdata_reg[9] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+---------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |c_addsub_2    |         1|
|3     |c_addsub_0    |         1|
|4     |mult_gen_0    |         2|
|5     |c_addsub_1    |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |c_addsub_0    |     1|
|2     |c_addsub_1    |     1|
|3     |c_addsub_1__1 |     1|
|4     |c_addsub_2    |     1|
|5     |clk_wiz_0     |     1|
|6     |mult_gen_0    |     1|
|7     |mult_gen_0__1 |     1|
|8     |BUFG          |     1|
|9     |CARRY4        |    21|
|10    |LUT1          |     5|
|11    |LUT2          |    53|
|12    |LUT3          |    43|
|13    |LUT4          |    16|
|14    |LUT5          |    12|
|15    |LUT6          |    35|
|16    |SRL16E        |     2|
|17    |FDCE          |   228|
|18    |FDPE          |     1|
|19    |FDRE          |   114|
|20    |IBUF          |     2|
|21    |IBUFDS        |     4|
|22    |OBUF          |    17|
|23    |OBUFDS        |     1|
+------+--------------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |   716|
|2     |  acd       |ACD        |   605|
|3     |    adc     |ADC        |    66|
|4     |      sync  |sync_reg   |    14|
|5     |    control |controller |   489|
|6     |      s0    |stage0     |    16|
|7     |      s1    |stage1     |    48|
|8     |      s2    |stage2     |    64|
|9     |      s3    |stage3     |    72|
|10    |    dac     |DAC        |    22|
|11    |  debunce0  |debounce   |    45|
|12    |  debunce2  |debounce_0 |    44|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 849.613 ; gain = 503.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 849.613 ; gain = 168.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 849.613 ; gain = 503.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 849.938 ; gain = 515.168
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/ACD_range_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ACD_range_test_utilization_synth.rpt -pb ACD_range_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 849.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 21 14:16:19 2018...
