Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May 16 03:11:20 2022
| Host         : mshrimp running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PCFG_TOP_timing_summary_routed.rpt -pb PCFG_TOP_timing_summary_routed.pb -rpx PCFG_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : PCFG_TOP
| Device       : 7s75-fgga676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2856)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2431)
5. checking no_input_delay (29)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2856)
---------------------------
 There are 1370 register/latch pins with no clock driven by root clock pin: m_fpga_clk (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[0]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[10]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[11]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[12]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[13]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[14]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[15]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[2]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[3]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[4]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[5]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[6]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[7]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[8]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT2_reg[9]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_CNT3_UD_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[10]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[11]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[12]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[13]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[14]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[15]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[2]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[3]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[4]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[5]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[6]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[7]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[8]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_REG_reg[9]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: clk_gen/CNT0/s_mode_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_addr_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_data_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/s_wr_b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2431)
---------------------------------------------------
 There are 2431 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2467          inf        0.000                      0                 2467           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
m_fpga_clk  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2467 Endpoints
Min Delay          2467 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_ctrl/s_hot_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.144ns  (logic 5.078ns (35.900%)  route 9.066ns (64.100%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE                         0.000     0.000 r  main_ctrl/s_hot_reg[4]/C
    SLICE_X77Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  main_ctrl/s_hot_reg[4]/Q
                         net (fo=16, routed)          1.403     1.859    main_ctrl/p_0_in4_in
    SLICE_X78Y114        LUT4 (Prop_lut4_I1_O)        0.150     2.009 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_7/O
                         net (fo=2, routed)           0.455     2.464    main_ctrl/m_debug_led_OBUF[0]_inst_i_7_n_0
    SLICE_X78Y114        LUT6 (Prop_lut6_I5_O)        0.326     2.790 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.001     3.792    main_ctrl/debug0__0
    SLICE_X80Y114        LUT5 (Prop_lut5_I2_O)        0.124     3.916 r  main_ctrl/m_debug_led_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.831     4.747    main_ctrl/m_debug_led_OBUF[2]_inst_i_5_n_0
    SLICE_X79Y113        LUT4 (Prop_lut4_I1_O)        0.124     4.871 r  main_ctrl/m_debug_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.376    10.246    m_debug_led_OBUF[1]
    B21                  OBUF (Prop_obuf_I_O)         3.898    14.144 r  m_debug_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.144    m_debug_led[1]
    B21                                                               r  m_debug_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_clk
                            (input port)
  Destination:            m_debug_header[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.751ns  (logic 5.280ns (38.399%)  route 8.471ns (61.601%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  s_clk_g/O
                         net (fo=2, routed)           3.528     5.048    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X77Y106        LUT5 (Prop_lut5_I4_O)        0.124     5.172 r  clk_gen/CNT0/m_debug_header_OBUF_BUFG[1]_inst_i_1/O
                         net (fo=1, routed)           1.760     6.932    m_debug_header_OBUF[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.028 r  m_debug_header_OBUF_BUFG[1]_inst/O
                         net (fo=44, routed)          3.183    10.211    m_debug_header_OBUF_BUFG[1]
    E17                  OBUF (Prop_obuf_I_O)         3.539    13.751 r  m_debug_header_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.751    m_debug_header[1]
    E17                                                               r  m_debug_header[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/s_hot_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.620ns  (logic 5.070ns (37.227%)  route 8.550ns (62.773%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE                         0.000     0.000 r  main_ctrl/s_hot_reg[4]/C
    SLICE_X77Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  main_ctrl/s_hot_reg[4]/Q
                         net (fo=16, routed)          1.403     1.859    main_ctrl/p_0_in4_in
    SLICE_X78Y114        LUT4 (Prop_lut4_I1_O)        0.150     2.009 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_7/O
                         net (fo=2, routed)           0.455     2.464    main_ctrl/m_debug_led_OBUF[0]_inst_i_7_n_0
    SLICE_X78Y114        LUT6 (Prop_lut6_I5_O)        0.326     2.790 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           1.001     3.792    main_ctrl/debug0__0
    SLICE_X80Y114        LUT5 (Prop_lut5_I2_O)        0.124     3.916 r  main_ctrl/m_debug_led_OBUF[2]_inst_i_5/O
                         net (fo=2, routed)           0.878     4.793    main_ctrl/m_debug_led_OBUF[2]_inst_i_5_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I4_O)        0.124     4.917 r  main_ctrl/m_debug_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.813     9.730    m_debug_led_OBUF[2]
    B24                  OBUF (Prop_obuf_I_O)         3.890    13.620 r  m_debug_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.620    m_debug_led[2]
    B24                                                               r  m_debug_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_ctrl/s_hot_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.398ns  (logic 5.075ns (37.876%)  route 8.324ns (62.124%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE                         0.000     0.000 r  main_ctrl/s_hot_reg[4]/C
    SLICE_X77Y111        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  main_ctrl/s_hot_reg[4]/Q
                         net (fo=16, routed)          1.403     1.859    main_ctrl/p_0_in4_in
    SLICE_X78Y114        LUT4 (Prop_lut4_I1_O)        0.150     2.009 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_7/O
                         net (fo=2, routed)           0.455     2.464    main_ctrl/m_debug_led_OBUF[0]_inst_i_7_n_0
    SLICE_X78Y114        LUT6 (Prop_lut6_I5_O)        0.326     2.790 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.704     3.494    main_ctrl/debug0__0
    SLICE_X79Y114        LUT6 (Prop_lut6_I3_O)        0.124     3.618 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.706     4.324    main_ctrl/m_debug_led_OBUF[0]_inst_i_5_n_0
    SLICE_X78Y114        LUT6 (Prop_lut6_I4_O)        0.124     4.448 r  main_ctrl/m_debug_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.056     9.504    m_debug_led_OBUF[0]
    B22                  OBUF (Prop_obuf_I_O)         3.895    13.398 r  m_debug_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.398    m_debug_led[0]
    B22                                                               r  m_debug_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.326ns  (logic 4.554ns (34.171%)  route 8.773ns (65.829%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y106        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[3]/C
    SLICE_X84Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           1.070     1.588    PC_LATCH/s_pc_latch_out[3]
    SLICE_X84Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.712 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=22, routed)          2.156     3.868    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X76Y114        LUT5 (Prop_lut5_I4_O)        0.153     4.021 r  PC_LATCH/m_debug_header_OBUF[9]_inst_i_1/O
                         net (fo=7, routed)           5.547     9.568    m_debug_led_OBUF[3]
    E20                  OBUF (Prop_obuf_I_O)         3.759    13.326 r  m_debug_header_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.326    m_debug_header[9]
    E20                                                               r  m_debug_header[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m_fpga_clk
                            (input port)
  Destination:            m_adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.254ns  (logic 4.776ns (36.031%)  route 8.479ns (63.969%))
  Logic Levels:           4  (BUFG=1 IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE8                                               0.000     0.000 r  m_fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    m_fpga_clk
    AE8                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  s_clk_g/O
                         net (fo=2, routed)           3.528     5.048    clk_gen/CNT0/m_debug_header_OBUF[0]
    SLICE_X77Y106        LUT5 (Prop_lut5_I4_O)        0.124     5.172 r  clk_gen/CNT0/m_debug_header_OBUF_BUFG[1]_inst_i_1/O
                         net (fo=1, routed)           1.760     6.932    m_debug_header_OBUF[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.028 r  m_debug_header_OBUF_BUFG[1]_inst/O
                         net (fo=44, routed)          3.191    10.219    m_debug_header_OBUF_BUFG[1]
    AF14                 OBUF (Prop_obuf_I_O)         3.035    13.254 r  m_adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.254    m_adc_clk
    AF14                                                              r  m_adc_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.192ns  (logic 4.562ns (34.583%)  route 8.630ns (65.417%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y106        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[3]/C
    SLICE_X84Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           1.070     1.588    PC_LATCH/s_pc_latch_out[3]
    SLICE_X84Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.712 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=22, routed)          2.005     3.717    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X76Y114        LUT5 (Prop_lut5_I4_O)        0.150     3.867 r  PC_LATCH/m_debug_header_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           5.555     9.422    m_debug_header_OBUF[7]
    D18                  OBUF (Prop_obuf_I_O)         3.770    13.192 r  m_debug_header_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.192    m_debug_header[7]
    D18                                                               r  m_debug_header[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.078ns  (logic 4.891ns (37.397%)  route 8.187ns (62.603%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y106        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[3]/C
    SLICE_X84Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           1.070     1.588    PC_LATCH/s_pc_latch_out[3]
    SLICE_X84Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.712 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=22, routed)          2.156     3.868    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X76Y114        LUT5 (Prop_lut5_I4_O)        0.153     4.021 r  PC_LATCH/m_debug_header_OBUF[9]_inst_i_1/O
                         net (fo=7, routed)           4.961     8.982    m_debug_led_OBUF[3]
    C24                  OBUF (Prop_obuf_I_O)         4.096    13.078 r  m_debug_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.078    m_debug_led[3]
    C24                                                               r  m_debug_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.075ns  (logic 4.565ns (34.917%)  route 8.509ns (65.083%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y106        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[3]/C
    SLICE_X84Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           1.070     1.588    PC_LATCH/s_pc_latch_out[3]
    SLICE_X84Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.712 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=22, routed)          2.007     3.719    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X76Y114        LUT5 (Prop_lut5_I3_O)        0.148     3.867 r  PC_LATCH/m_debug_header_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.433     9.299    m_debug_header_OBUF[4]
    F18                  OBUF (Prop_obuf_I_O)         3.775    13.075 r  m_debug_header_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.075    m_debug_header[4]
    F18                                                               r  m_debug_header[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PC_LATCH/latched_input_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m_debug_header[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.960ns  (logic 4.334ns (33.440%)  route 8.626ns (66.560%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y106        FDRE                         0.000     0.000 r  PC_LATCH/latched_input_reg[3]/C
    SLICE_X84Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  PC_LATCH/latched_input_reg[3]/Q
                         net (fo=2, routed)           1.070     1.588    PC_LATCH/s_pc_latch_out[3]
    SLICE_X84Y106        LUT6 (Prop_lut6_I2_O)        0.124     1.712 r  PC_LATCH/m_debug_header_OBUF[11]_inst_i_2/O
                         net (fo=22, routed)          1.602     3.314    PC_LATCH/m_debug_header_OBUF[11]_inst_i_2_n_0
    SLICE_X76Y113        LUT5 (Prop_lut5_I4_O)        0.124     3.438 r  PC_LATCH/m_debug_header_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           5.954     9.392    m_debug_led_OBUF[4]
    F17                  OBUF (Prop_obuf_I_O)         3.568    12.960 r  m_debug_header_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.960    m_debug_header[5]
    F17                                                               r  m_debug_header[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[3].ff_ai/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.396%)  route 0.068ns (34.604%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y113        FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[3].ff_ai/C
    SLICE_X73Y113        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[3].ff_ai/Q
                         net (fo=2, routed)           0.068     0.196    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_0[3]
    SLICE_X73Y113        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[1]/C
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OPTMODE_CTRL/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_real_time.data_out_reg[1]/Q
                         net (fo=1, routed)           0.056     0.197    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1_0[0]
    SLICE_X74Y112        SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y114        FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[8]/C
    SLICE_X63Y114        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/control/twiddle_generator/tw0.twgen0/extra_reg.COSINE_reg[8]/Q
                         net (fo=1, routed)           0.056     0.197    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_0[8]
    SLICE_X63Y114        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_im0/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y113        FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_im0/use_lut6_2.latency1.Q_reg[0]/C
    SLICE_X67Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_im0/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e1_0[0]
    SLICE_X66Y113        SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE                         0.000     0.000 r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/C
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[17].gen_post_mid.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     0.197    OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_rem/gen_inv_sqrt_out/B[7]
    SLICE_X79Y119        FDRE                                         r  OPTMODE_CTRL/SQRT/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[19].gen_last.gen_rem/gen_inv_sqrt_out/gen_rtl.gen_reg.d_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[2].ff_ai/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.665%)  route 0.073ns (36.335%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[2].ff_ai/C
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[3].gen_fdre[2].ff_ai/Q
                         net (fo=2, routed)           0.073     0.201    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_0[14]
    SLICE_X61Y116        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ai/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.128ns (60.917%)  route 0.082ns (39.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y114        FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ai/C
    SLICE_X65Y114        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[0].ff_ai/Q
                         net (fo=2, routed)           0.082     0.210    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][17]_0[8]
    SLICE_X64Y114        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.202%)  route 0.104ns (44.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
    SLICE_X61Y119        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.104     0.232    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24]_0[5]
    SLICE_X63Y118        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re1/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[1].ff_ar/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.202%)  route 0.104ns (44.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y114        FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re1/use_lut6_2.latency1.Q_reg[9]/C
    SLICE_X65Y114        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re1/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.104     0.232    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/switched_in_data_1_re[9]
    SLICE_X67Y113        FDRE                                         r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/cmplx_mult/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[2].gen_fdre[1].ff_ar/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDRE                         0.000     0.000 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[11]/C
    SLICE_X65Y116        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/i_switch_re0/use_lut6_2.latency1.Q_reg[11]/Q
                         net (fo=1, routed)           0.105     0.233    OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/D[11]
    SLICE_X66Y116        SRL16E                                       r  OPTMODE_CTRL/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_c.xfft_inst/single_channel.datapath/pe/pipeline_balancer_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_srl16e1/D
  -------------------------------------------------------------------    -------------------





