###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID eltonsilva)
#  Generated on:      Thu Aug 21 16:05:57 2025
#  Design:            and16
###############################################################
Path 1:
               View: analysis_normal_slow_max
         Startpoint: (F) a[6]
              Clock:
           Endpoint: (F) y
              Clock:

                       Capture       Launch
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=    0.000        0.000

       Launch Clock:=    0.000
          Data Path:+   40.638

#------------------------------------------------------------------------------
# Timing Point  Flags  Arc    Edge  Cell       Fanout   Trans    Delay  Arrival  
#                                                        (ns)     (ns)     (ns)  
#------------------------------------------------------------------------------
  a[6]          -      a[6]   F     (arrival)       1   0.004    0.000    0.000  
  g196__4319/Y  -      A->Y   R     NAND4XL         1   0.004    0.036    0.037  
  g194__6260/Y  -      AN->Y  R     NAND3BXL        1   0.044    0.082    0.118  
  g193__5107/Y  -      D->Y   F     NOR4BBX1        1   0.050    0.051    0.169  
  g192__2398/Y  -      B->Y   F     AND2X1          1   0.049   40.469   40.638  
  y             -      y      F     -               1  74.100    0.000   40.638  
#------------------------------------------------------------------------------

