$date
	Sat Sep 19 10:43:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$var integer 32 & i [31:0] $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! S $end
$var wire 1 ' c1 $end
$var wire 1 ( c2 $end
$var wire 1 ) s1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#5
1!
1%
b1 &
#10
1)
1!
1$
0%
b10 &
#15
1"
0!
1(
1%
b11 &
#20
0"
1!
0(
1#
0$
0%
b100 &
#25
1"
0!
1(
1%
b101 &
#30
0)
1'
0!
0(
1$
0%
b110 &
#35
1!
1%
b111 &
#40
b1000 &
#45
