// Seed: 1531645222
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  assign module_1.id_7 = 0;
  generate
    wire id_5;
  endgenerate
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    output tri1 id_2,
    output wire id_3,
    input tri1 id_4
    , id_12,
    output tri0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply1 id_8
    , id_13,
    output supply1 id_9,
    input wand id_10
);
  assign id_12 = 1;
  wire id_14;
  wire id_15;
  if (1) begin : LABEL_0
    assign id_9 = id_8;
    wire id_16;
  end
  module_0 modCall_1 (
      id_16,
      id_13,
      id_15,
      id_14
  );
endmodule
