# RISC-V.programming.and.modeling
This repository contains the preparations for RISC-V labs. The project is based on simple RISC-V (RV32R) model in Verilog.

<picture>
 <source media="(prefers-color-scheme: dark)" srcset="YOUR-DARKMODE-IMAGE">
 <source media="(prefers-color-scheme: light)" srcset="YOUR-LIGHTMODE-IMAGE">
 <img alt="RISC-V simple architecture" src="images/RISCV.flow.proc.drawio.png">
</picture>



