Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr  4 18:33:27 2023
| Host         : LYC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file example_ibert_7series_gtx_0_timing_summary_routed.rpt -pb example_ibert_7series_gtx_0_timing_summary_routed.pb -rpx example_ibert_7series_gtx_0_timing_summary_routed.rpx -warn_on_violation
| Design       : example_ibert_7series_gtx_0
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.511        0.000                      0                42655        0.048        0.000                      0                42655        0.098        0.000                       0                 26364  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
D_CLK        {0.000 2.500}        5.000           200.000         
  clkfbout   {0.000 2.500}        5.000           200.000         
  dclk_mmcm  {0.000 5.000}        10.000          100.000         
J_CLK        {0.000 15.000}       30.000          33.333          
Q0_RXCLK0    {0.000 1.600}        3.200           312.500         
Q0_RXCLK1    {0.000 1.600}        3.200           312.500         
Q0_RXCLK2    {0.000 1.600}        3.200           312.500         
Q0_RXCLK3    {0.000 1.600}        3.200           312.500         
Q0_TX0       {0.000 1.600}        3.200           312.500         
Q1_RXCLK0    {0.000 1.600}        3.200           312.500         
Q1_RXCLK1    {0.000 1.600}        3.200           312.500         
Q1_RXCLK2    {0.000 1.600}        3.200           312.500         
Q1_RXCLK3    {0.000 1.600}        3.200           312.500         
Q1_TX0       {0.000 1.600}        3.200           312.500         
REFCLK0_0    {0.000 4.000}        8.000           125.000         
REFCLK0_1    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
D_CLK                                                                                                                                                           1.100        0.000                       0                     2  
  clkfbout                                                                                                                                                      3.929        0.000                       0                     2  
  dclk_mmcm         1.071        0.000                      0                28606        0.048        0.000                      0                28606        4.232        0.000                       0                 17563  
J_CLK              26.116        0.000                      0                  567        0.066        0.000                      0                  567       14.232        0.000                       0                   288  
Q0_RXCLK0           0.677        0.000                      0                 1080        0.052        0.000                      0                 1080        0.098        0.000                       0                   731  
Q0_RXCLK1           0.576        0.000                      0                 1080        0.093        0.000                      0                 1080        0.098        0.000                       0                   731  
Q0_RXCLK2           0.789        0.000                      0                 1080        0.087        0.000                      0                 1080        0.098        0.000                       0                   731  
Q0_RXCLK3           0.511        0.000                      0                 1080        0.085        0.000                      0                 1080        0.098        0.000                       0                   731  
Q0_TX0              0.903        0.000                      0                 2268        0.108        0.000                      0                 2268        0.098        0.000                       0                  1322  
Q1_RXCLK0           0.762        0.000                      0                 1080        0.099        0.000                      0                 1080        0.098        0.000                       0                   731  
Q1_RXCLK1           0.641        0.000                      0                 1080        0.073        0.000                      0                 1080        0.098        0.000                       0                   731  
Q1_RXCLK2           0.807        0.000                      0                 1080        0.089        0.000                      0                 1080        0.098        0.000                       0                   731  
Q1_RXCLK3           1.075        0.000                      0                 1080        0.092        0.000                      0                 1080        0.098        0.000                       0                   731  
Q1_TX0              0.876        0.000                      0                 2268        0.100        0.000                      0                 2268        0.098        0.000                       0                  1322  
REFCLK0_0                                                                                                                                                       6.462        0.000                       0                     6  
REFCLK0_1                                                                                                                                                       6.462        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  J_CLK              J_CLK                   26.363        0.000                      0                  102        0.264        0.000                      0                  102  
**async_default**  Q0_RXCLK0          Q0_RXCLK0                2.184        0.000                      0                    8        0.422        0.000                      0                    8  
**async_default**  Q0_RXCLK1          Q0_RXCLK1                2.206        0.000                      0                    8        0.368        0.000                      0                    8  
**async_default**  Q0_RXCLK2          Q0_RXCLK2                2.082        0.000                      0                    8        0.440        0.000                      0                    8  
**async_default**  Q0_RXCLK3          Q0_RXCLK3                2.060        0.000                      0                    8        0.346        0.000                      0                    8  
**async_default**  Q1_RXCLK0          Q1_RXCLK0                2.364        0.000                      0                    8        0.308        0.000                      0                    8  
**async_default**  Q1_RXCLK1          Q1_RXCLK1                2.329        0.000                      0                    8        0.317        0.000                      0                    8  
**async_default**  Q1_RXCLK2          Q1_RXCLK2                2.326        0.000                      0                    8        0.317        0.000                      0                    8  
**async_default**  Q1_RXCLK3          Q1_RXCLK3                2.208        0.000                      0                    8        0.370        0.000                      0                    8  
**async_default**  dclk_mmcm          dclk_mmcm                6.812        0.000                      0                  140        0.124        0.000                      0                  140  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  D_CLK
  To Clock:  D_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLKP_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.367ns  (logic 0.302ns (3.609%)  route 8.065ns (96.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.473ns = ( 18.473 - 10.000 ) 
    Source Clock Delay      (SCD):    9.226ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.381     9.226    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X86Y292        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y292        FDRE (Prop_fdre_C_Q)         0.259     9.485 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.736    17.222    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X136Y148       LUT3 (Prop_lut3_I0_O)        0.043    17.265 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.329    17.594    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X136Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.167    18.473    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X136Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]/C
                         clock pessimism              0.540    19.012    
                         clock uncertainty           -0.066    18.946    
    SLICE_X136Y150       FDRE (Setup_fdre_C_R)       -0.281    18.665    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.367ns  (logic 0.302ns (3.609%)  route 8.065ns (96.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.473ns = ( 18.473 - 10.000 ) 
    Source Clock Delay      (SCD):    9.226ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.381     9.226    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X86Y292        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y292        FDRE (Prop_fdre_C_Q)         0.259     9.485 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.736    17.222    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X136Y148       LUT3 (Prop_lut3_I0_O)        0.043    17.265 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.329    17.594    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X136Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.167    18.473    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X136Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]/C
                         clock pessimism              0.540    19.012    
                         clock uncertainty           -0.066    18.946    
    SLICE_X136Y150       FDRE (Setup_fdre_C_R)       -0.281    18.665    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.367ns  (logic 0.302ns (3.609%)  route 8.065ns (96.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.473ns = ( 18.473 - 10.000 ) 
    Source Clock Delay      (SCD):    9.226ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.381     9.226    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X86Y292        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y292        FDRE (Prop_fdre_C_Q)         0.259     9.485 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.736    17.222    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X136Y148       LUT3 (Prop_lut3_I0_O)        0.043    17.265 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.329    17.594    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X136Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.167    18.473    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X136Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]/C
                         clock pessimism              0.540    19.012    
                         clock uncertainty           -0.066    18.946    
    SLICE_X136Y150       FDRE (Setup_fdre_C_R)       -0.281    18.665    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.367ns  (logic 0.302ns (3.609%)  route 8.065ns (96.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.473ns = ( 18.473 - 10.000 ) 
    Source Clock Delay      (SCD):    9.226ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.381     9.226    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X86Y292        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y292        FDRE (Prop_fdre_C_Q)         0.259     9.485 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.736    17.222    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X136Y148       LUT3 (Prop_lut3_I0_O)        0.043    17.265 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.329    17.594    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X136Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.167    18.473    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X136Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]/C
                         clock pessimism              0.540    19.012    
                         clock uncertainty           -0.066    18.946    
    SLICE_X136Y150       FDRE (Setup_fdre_C_R)       -0.281    18.665    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -17.594    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 0.302ns (3.620%)  route 8.041ns (96.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns = ( 18.645 - 10.000 ) 
    Source Clock Delay      (SCD):    9.226ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.381     9.226    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X86Y292        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y292        FDRE (Prop_fdre_C_Q)         0.259     9.485 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.736    17.222    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X136Y148       LUT3 (Prop_lut3_I0_O)        0.043    17.265 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.305    17.569    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X136Y147       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.339    18.645    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X136Y147       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]/C
                         clock pessimism              0.540    19.184    
                         clock uncertainty           -0.066    19.118    
    SLICE_X136Y147       FDRE (Setup_fdre_C_R)       -0.281    18.837    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]
  -------------------------------------------------------------------
                         required time                         18.837    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 0.302ns (3.620%)  route 8.041ns (96.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.645ns = ( 18.645 - 10.000 ) 
    Source Clock Delay      (SCD):    9.226ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.381     9.226    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X86Y292        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y292        FDRE (Prop_fdre_C_Q)         0.259     9.485 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.736    17.222    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X136Y148       LUT3 (Prop_lut3_I0_O)        0.043    17.265 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.305    17.569    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X136Y147       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.339    18.645    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X136Y147       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]/C
                         clock pessimism              0.540    19.184    
                         clock uncertainty           -0.066    19.118    
    SLICE_X136Y147       FDRE (Setup_fdre_C_R)       -0.281    18.837    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]
  -------------------------------------------------------------------
                         required time                         18.837    
                         arrival time                         -17.569    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 0.259ns (3.052%)  route 8.226ns (96.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.573ns = ( 18.573 - 10.000 ) 
    Source Clock Delay      (SCD):    9.226ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.381     9.226    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X86Y292        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y292        FDRE (Prop_fdre_C_Q)         0.259     9.485 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         8.226    17.712    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X83Y143        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.267    18.573    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X83Y143        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                         clock pessimism              0.540    19.112    
                         clock uncertainty           -0.066    19.046    
    SLICE_X83Y143        FDRE (Setup_fdre_C_D)       -0.022    19.024    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.024    
                         arrival time                         -17.712    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.211ns  (logic 0.302ns (3.678%)  route 7.909ns (96.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.644ns = ( 18.644 - 10.000 ) 
    Source Clock Delay      (SCD):    9.226ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.381     9.226    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X86Y292        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y292        FDRE (Prop_fdre_C_Q)         0.259     9.485 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.517    17.003    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X133Y148       LUT3 (Prop_lut3_I1_O)        0.043    17.046 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=5, routed)           0.392    17.438    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251
    SLICE_X133Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.338    18.644    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X133Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[10]/C
                         clock pessimism              0.540    19.183    
                         clock uncertainty           -0.066    19.117    
    SLICE_X133Y148       FDSE (Setup_fdse_C_S)       -0.304    18.813    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[10]
  -------------------------------------------------------------------
                         required time                         18.813    
                         arrival time                         -17.438    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.211ns  (logic 0.302ns (3.678%)  route 7.909ns (96.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.644ns = ( 18.644 - 10.000 ) 
    Source Clock Delay      (SCD):    9.226ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.381     9.226    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X86Y292        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y292        FDRE (Prop_fdre_C_Q)         0.259     9.485 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.517    17.003    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X133Y148       LUT3 (Prop_lut3_I1_O)        0.043    17.046 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=5, routed)           0.392    17.438    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251
    SLICE_X133Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.338    18.644    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X133Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[3]/C
                         clock pessimism              0.540    19.183    
                         clock uncertainty           -0.066    19.117    
    SLICE_X133Y148       FDSE (Setup_fdse_C_S)       -0.304    18.813    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[3]
  -------------------------------------------------------------------
                         required time                         18.813    
                         arrival time                         -17.438    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        8.211ns  (logic 0.302ns (3.678%)  route 7.909ns (96.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.644ns = ( 18.644 - 10.000 ) 
    Source Clock Delay      (SCD):    9.226ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.381     9.226    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X86Y292        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y292        FDRE (Prop_fdre_C_Q)         0.259     9.485 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]/Q
                         net (fo=153, routed)         7.517    17.003    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[4]
    SLICE_X133Y148       LUT3 (Prop_lut3_I1_O)        0.043    17.046 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=5, routed)           0.392    17.438    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251
    SLICE_X133Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.338    18.644    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X133Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]/C
                         clock pessimism              0.540    19.183    
                         clock uncertainty           -0.066    19.117    
    SLICE_X133Y148       FDSE (Setup_fdse_C_S)       -0.304    18.813    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]
  -------------------------------------------------------------------
                         required time                         18.813    
                         arrival time                         -17.438    
  -------------------------------------------------------------------
                         slack                                  1.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.180%)  route 0.141ns (60.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.719ns
    Source Clock Delay      (SCD):    4.031ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.544     4.031    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/S_DCLK_O
    SLICE_X83Y199        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y199        FDRE (Prop_fdre_C_Q)         0.091     4.122 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2_reg[13]/Q
                         net (fo=1, routed)           0.141     4.263    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_sync2[13]
    SLICE_X83Y200        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.734     4.719    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/S_DCLK_O
    SLICE_X83Y200        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[13]/C
                         clock pessimism             -0.499     4.221    
    SLICE_X83Y200        FDRE (Hold_fdre_C_D)        -0.006     4.215    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.215    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/timer_sample_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.864%)  route 0.139ns (58.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.732ns
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.600     4.087    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/s_dclk
    SLICE_X88Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/timer_sample_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.100     4.187 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/timer_sample_i_reg[25]/Q
                         net (fo=1, routed)           0.139     4.326    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/DIN_I[9]
    SLICE_X88Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.747     4.732    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/S_DCLK_I
    SLICE_X88Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
                         clock pessimism             -0.507     4.226    
    SLICE_X88Y150        FDRE (Hold_fdre_C_D)         0.044     4.270    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.107ns (43.891%)  route 0.137ns (56.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.734ns
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.558     4.045    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/S_DCLK_I
    SLICE_X110Y199       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDRE (Prop_fdre_C_Q)         0.107     4.152 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1_reg[1]/Q
                         net (fo=1, routed)           0.137     4.289    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1[1]
    SLICE_X110Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.749     4.734    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/S_DCLK_I
    SLICE_X110Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[1]/C
                         clock pessimism             -0.499     4.236    
    SLICE_X110Y200       FDRE (Hold_fdre_C_D)        -0.004     4.232    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.232    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/timer_sample_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.582%)  route 0.159ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.732ns
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.600     4.087    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/s_dclk
    SLICE_X88Y149        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/timer_sample_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y149        FDRE (Prop_fdre_C_Q)         0.100     4.187 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/timer_sample_i_reg[30]/Q
                         net (fo=1, routed)           0.159     4.346    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/DIN_I[14]
    SLICE_X88Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.747     4.732    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/S_DCLK_I
    SLICE_X88Y150        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/C
                         clock pessimism             -0.507     4.226    
    SLICE_X88Y150        FDRE (Hold_fdre_C_D)         0.047     4.273    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.273    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXDLYUPDOWN
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.178ns (18.957%)  route 0.761ns (81.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.313ns
    Source Clock Delay      (SCD):    8.466ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     0.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173     2.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776     4.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336     7.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.160     8.466    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/S_DCLK_I
    SLICE_X143Y166       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y166       FDRE (Prop_fdre_C_Q)         0.178     8.644 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=2, routed)           0.761     9.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/txdlyupdown_reg
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXDLYUPDOWN
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.467     9.313    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/s_dclk
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXPHDLYTSTCLK
                         clock pessimism             -0.626     8.687    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Hold_gtxe2_channel_TXPHDLYTSTCLK_TXDLYUPDOWN)
                                                      0.643     9.330    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel
  -------------------------------------------------------------------
                         required time                         -9.330    
                         arrival time                           9.405    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXDLYHOLD
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.178ns (18.957%)  route 0.761ns (81.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.316ns
    Source Clock Delay      (SCD):    8.473ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     0.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173     2.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776     4.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336     7.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.167     8.473    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/S_DCLK_I
    SLICE_X143Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y194       FDRE (Prop_fdre_C_Q)         0.178     8.651 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/Q
                         net (fo=2, routed)           0.761     9.412    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/txdlyhold_reg
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXDLYHOLD
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.470     9.316    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/s_dclk
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXPHDLYTSTCLK
                         clock pessimism             -0.626     8.690    
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL (Hold_gtxe2_channel_TXPHDLYTSTCLK_TXDLYHOLD)
                                                      0.643     9.333    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel
  -------------------------------------------------------------------
                         required time                         -9.333    
                         arrival time                           9.412    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.576%)  route 0.188ns (67.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    4.009ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.522     4.009    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/S_DCLK_I
    SLICE_X80Y218        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y218        FDRE (Prop_fdre_C_Q)         0.091     4.100 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1_reg[34]/Q
                         net (fo=1, routed)           0.188     4.288    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/bitCountSample1[34]
    SLICE_X79Y215        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.723     4.708    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/S_DCLK_I
    SLICE_X79Y215        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[34]/C
                         clock pessimism             -0.507     4.202    
    SLICE_X79Y215        FDRE (Hold_fdre_C_D)         0.005     4.207    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/counter_o_reg[34]
  -------------------------------------------------------------------
                         required time                         -4.207    
                         arrival time                           4.288    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.731ns
    Source Clock Delay      (SCD):    4.029ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.542     4.029    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X119Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y237       FDRE (Prop_fdre_C_Q)         0.100     4.129 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test_reg[1]/Q
                         net (fo=1, routed)           0.055     4.183    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test[1]
    SLICE_X118Y237       LUT6 (Prop_lut6_I1_O)        0.028     4.211 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[1]_i_1/O
                         net (fo=1, routed)           0.000     4.211    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[1]
    SLICE_X118Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.746     4.731    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X118Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[1]/C
                         clock pessimism             -0.692     4.040    
    SLICE_X118Y237       FDRE (Hold_fdre_C_D)         0.087     4.127    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.127    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/timer_sample_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.723ns
    Source Clock Delay      (SCD):    4.021ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.534     4.021    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/s_dclk
    SLICE_X95Y209        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/timer_sample_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y209        FDRE (Prop_fdre_C_Q)         0.100     4.121 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/timer_sample_i_reg[25]/Q
                         net (fo=1, routed)           0.055     4.175    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/DIN_I[9]
    SLICE_X94Y209        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.738     4.723    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/S_DCLK_I
    SLICE_X94Y209        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
                         clock pessimism             -0.692     4.032    
    SLICE_X94Y209        FDRE (Hold_fdre_C_D)         0.059     4.091    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_317/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.091    
                         arrival time                           4.175    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.253ns (72.831%)  route 0.094ns (27.169%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.734ns
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.558     4.045    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X111Y199       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y199       FDRE (Prop_fdre_C_Q)         0.100     4.145 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count_reg[4]/Q
                         net (fo=1, routed)           0.094     4.238    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count_reg_n_251_[4]
    SLICE_X111Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     4.350 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.351    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count_reg[4]_i_1_n_251
    SLICE_X111Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     4.392 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.392    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/in6[5]
    SLICE_X111Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.749     4.734    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/S_DCLK_O
    SLICE_X111Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count_reg[5]/C
                         clock pessimism             -0.499     4.236    
    SLICE_X111Y200       FDRE (Hold_fdre_C_D)         0.071     4.307    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.307    
                         arrival time                           4.392    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         10.000      4.286      GTXE2_COMMON_X0Y1   u_ibert_core/inst/QUAD[1].u_q/u_common/u_gtxe2_common/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         10.000      4.286      GTXE2_COMMON_X0Y0   u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtxe2_common/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0     u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X70Y298       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X70Y298       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X70Y298       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X70Y298       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X70Y298       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X70Y298       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X70Y298       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X70Y298       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X70Y298       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X70Y298       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X74Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X74Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X74Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X74Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X74Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X74Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X74Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X74Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X74Y298       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         5.000       4.232      SLICE_X74Y298       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       26.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.116ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.395ns (11.336%)  route 3.090ns (88.664%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X76Y308        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y308        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.626     7.551    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X76Y308        LUT6 (Prop_lut6_I5_O)        0.043     7.594 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.613     8.207    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X76Y305        LUT6 (Prop_lut6_I5_O)        0.043     8.250 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.561     8.810    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X75Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.810     9.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X74Y303        LUT6 (Prop_lut6_I2_O)        0.043     9.706 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.480    10.186    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X78Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X78Y300        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 26.116    

Slack (MET) :             26.116ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.395ns (11.336%)  route 3.090ns (88.664%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X76Y308        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y308        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.626     7.551    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X76Y308        LUT6 (Prop_lut6_I5_O)        0.043     7.594 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.613     8.207    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X76Y305        LUT6 (Prop_lut6_I5_O)        0.043     8.250 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.561     8.810    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X75Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.810     9.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X74Y303        LUT6 (Prop_lut6_I2_O)        0.043     9.706 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.480    10.186    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X78Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X78Y300        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 26.116    

Slack (MET) :             26.116ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.395ns (11.336%)  route 3.090ns (88.664%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X76Y308        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y308        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.626     7.551    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X76Y308        LUT6 (Prop_lut6_I5_O)        0.043     7.594 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.613     8.207    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X76Y305        LUT6 (Prop_lut6_I5_O)        0.043     8.250 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.561     8.810    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X75Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.810     9.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X74Y303        LUT6 (Prop_lut6_I2_O)        0.043     9.706 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.480    10.186    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X78Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X78Y300        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 26.116    

Slack (MET) :             26.116ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.395ns (11.336%)  route 3.090ns (88.664%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X76Y308        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y308        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.626     7.551    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X76Y308        LUT6 (Prop_lut6_I5_O)        0.043     7.594 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.613     8.207    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X76Y305        LUT6 (Prop_lut6_I5_O)        0.043     8.250 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.561     8.810    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X75Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.810     9.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X74Y303        LUT6 (Prop_lut6_I2_O)        0.043     9.706 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.480    10.186    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X78Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X78Y300        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 26.116    

Slack (MET) :             26.116ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.395ns (11.336%)  route 3.090ns (88.664%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X76Y308        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y308        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.626     7.551    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X76Y308        LUT6 (Prop_lut6_I5_O)        0.043     7.594 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.613     8.207    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X76Y305        LUT6 (Prop_lut6_I5_O)        0.043     8.250 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.561     8.810    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X75Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.810     9.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X74Y303        LUT6 (Prop_lut6_I2_O)        0.043     9.706 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.480    10.186    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X78Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X78Y300        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 26.116    

Slack (MET) :             26.116ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.395ns (11.336%)  route 3.090ns (88.664%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X76Y308        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y308        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.626     7.551    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X76Y308        LUT6 (Prop_lut6_I5_O)        0.043     7.594 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.613     8.207    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X76Y305        LUT6 (Prop_lut6_I5_O)        0.043     8.250 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.561     8.810    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X75Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.810     9.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X74Y303        LUT6 (Prop_lut6_I2_O)        0.043     9.706 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.480    10.186    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X78Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y300        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X78Y300        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 26.116    

Slack (MET) :             26.116ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.395ns (11.336%)  route 3.090ns (88.664%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X76Y308        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y308        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.626     7.551    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X76Y308        LUT6 (Prop_lut6_I5_O)        0.043     7.594 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.613     8.207    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X76Y305        LUT6 (Prop_lut6_I5_O)        0.043     8.250 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.561     8.810    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X75Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.810     9.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X74Y303        LUT6 (Prop_lut6_I2_O)        0.043     9.706 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.480    10.186    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X78Y300        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y300        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X78Y300        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 26.116    

Slack (MET) :             26.116ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.395ns (11.336%)  route 3.090ns (88.664%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X76Y308        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y308        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.626     7.551    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X76Y308        LUT6 (Prop_lut6_I5_O)        0.043     7.594 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.613     8.207    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X76Y305        LUT6 (Prop_lut6_I5_O)        0.043     8.250 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.561     8.810    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X75Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.810     9.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X74Y303        LUT6 (Prop_lut6_I2_O)        0.043     9.706 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.480    10.186    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X78Y300        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X78Y300        RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X78Y300        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 26.116    

Slack (MET) :             26.120ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.481ns (12.476%)  route 3.374ns (87.524%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X76Y308        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y308        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.626     7.551    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X76Y308        LUT6 (Prop_lut6_I5_O)        0.043     7.594 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.613     8.207    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X76Y305        LUT6 (Prop_lut6_I5_O)        0.043     8.250 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.561     8.810    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X75Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.810     9.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X74Y303        LUT6 (Prop_lut6_I2_O)        0.043     9.706 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.449    10.155    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X75Y304        LUT5 (Prop_lut5_I4_O)        0.043    10.198 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2/O
                         net (fo=1, routed)           0.316    10.514    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2_n_251
    SLICE_X75Y303        LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=1, routed)           0.000    10.557    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X75Y303        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CONTROL_IN_I[0]
    SLICE_X75Y303        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.929    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X75Y303        FDCE (Setup_fdce_C_D)        0.034    36.677    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 26.120    

Slack (MET) :             26.201ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.395ns (11.620%)  route 3.004ns (88.380%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 35.750 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X76Y308        FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y308        FDCE (Prop_fdce_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[6]/Q
                         net (fo=2, routed)           0.626     7.551    u_ibert_core/inst/U_ICON/U_CMD/iCOMMAND_GRP[0]
    SLICE_X76Y308        LUT6 (Prop_lut6_I5_O)        0.043     7.594 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.613     8.207    u_ibert_core/inst/U_ICON/U_CMD/U_CTRL_OUT/p_55_in
    SLICE_X76Y305        LUT6 (Prop_lut6_I5_O)        0.043     8.250 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=28, routed)          0.561     8.810    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X75Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.853 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1/O
                         net (fo=17, routed)          0.810     9.663    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_reg[3]_0[0]
    SLICE_X74Y303        LUT6 (Prop_lut6_I2_O)        0.043     9.706 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.395    10.101    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X78Y302        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.645    35.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X78Y302        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.891    36.641    
                         clock uncertainty           -0.035    36.605    
    SLICE_X78Y302        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    36.302    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         36.302    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                 26.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.799%)  route 0.114ns (53.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.352     3.661    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X76Y302        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y302        FDCE (Prop_fdce_C_Q)         0.100     3.761 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.114     3.874    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X78Y301        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.394     4.224    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y301        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.521     3.703    
    SLICE_X78Y301        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     3.809    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.809    
                         arrival time                           3.874    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.952%)  route 0.150ns (60.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.352     3.661    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X76Y302        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y302        FDCE (Prop_fdce_C_Q)         0.100     3.761 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.150     3.911    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X78Y301        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.394     4.224    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X78Y301        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.521     3.703    
    SLICE_X78Y301        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.832    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.832    
                         arrival time                           3.911    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.587%)  route 0.151ns (62.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    3.661ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.352     3.661    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X76Y302        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y302        FDCE (Prop_fdce_C_Q)         0.091     3.752 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.151     3.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X78Y302        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.394     4.224    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X78Y302        RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.521     3.703    
    SLICE_X78Y302        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     3.798    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.798    
                         arrival time                           3.903    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.222ns
    Source Clock Delay      (SCD):    3.659ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.350     3.659    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/CONTROL_IN_I[0]
    SLICE_X75Y308        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y308        FDCE (Prop_fdce_C_Q)         0.100     3.759 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.055     3.814    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X75Y308        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.392     4.222    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/CONTROL_IN_I[0]
    SLICE_X75Y308        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.563     3.659    
    SLICE_X75Y308        FDCE (Hold_fdce_C_D)         0.047     3.706    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.706    
                         arrival time                           3.814    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X69Y301        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y301        FDPE (Prop_fdpe_C_Q)         0.100     3.760 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X69Y301        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X69Y301        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.563     3.660    
    SLICE_X69Y301        FDPE (Hold_fdpe_C_D)         0.047     3.707    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X77Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y304        FDCE (Prop_fdce_C_Q)         0.100     3.760 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X77Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X77Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.563     3.660    
    SLICE_X77Y304        FDCE (Hold_fdce_C_D)         0.047     3.707    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X77Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y304        FDCE (Prop_fdce_C_Q)         0.100     3.760 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X77Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X77Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.563     3.660    
    SLICE_X77Y304        FDCE (Hold_fdce_C_D)         0.047     3.707    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y304        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y304        FDPE (Prop_fdpe_C_Q)         0.100     3.760 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X73Y304        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y304        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.563     3.660    
    SLICE_X73Y304        FDPE (Hold_fdpe_C_D)         0.047     3.707    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X77Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y304        FDCE (Prop_fdce_C_Q)         0.100     3.760 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X77Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CONTROL_IN_I[0]
    SLICE_X77Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.563     3.660    
    SLICE_X77Y304        FDCE (Hold_fdce_C_D)         0.044     3.704    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X68Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y300        FDCE (Prop_fdce_C_Q)         0.100     3.760 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     3.816    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X68Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CONTROL_IN_I[0]
    SLICE_X68Y300        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.563     3.660    
    SLICE_X68Y300        FDCE (Hold_fdce_C_D)         0.044     3.704    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.816    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         J_CLK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I      n/a            1.851         30.000      28.149     BUFR_X0Y25     u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X77Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X77Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X77Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X77Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X77Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X77Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X79Y307  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X76Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[11]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X79Y306  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X78Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK0
  To Clock:  Q0_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.860ns (34.785%)  route 1.612ns (65.215%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.667     1.357    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y160       FDRE (Prop_fdre_C_Q)         0.223     1.580 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[1]/Q
                         net (fo=5, routed)           0.937     2.517    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1[1]
    SLICE_X125Y156       LUT6 (Prop_lut6_I2_O)        0.043     2.560 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.560    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_4_n_251
    SLICE_X125Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.819 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.819    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_n_251
    SLICE_X125Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.872 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.872    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0_n_251
    SLICE_X125Y158       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.982 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__1/CO[2]
                         net (fo=2, routed)           0.327     3.309    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero15_in
    SLICE_X125Y155       LUT6 (Prop_lut6_I4_O)        0.129     3.438 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_3/O
                         net (fo=1, routed)           0.349     3.786    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_3_n_251
    SLICE_X124Y155       LUT4 (Prop_lut4_I1_O)        0.043     3.829 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.000     3.829    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero0
    SLICE_X124Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X124Y155       FDRE (Setup_fdre_C_D)        0.034     4.507    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.448ns (18.649%)  route 1.954ns (81.351%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 4.367 - 3.200 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y153       FDRE (Prop_fdre_C_Q)         0.236     1.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.872     2.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X113Y159       LUT4 (Prop_lut4_I0_O)        0.126     2.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.629     3.218    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X118Y164       LUT6 (Prop_lut6_I5_O)        0.043     3.261 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[11]_i_2__0/O
                         net (fo=1, routed)           0.453     3.714    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[11]_i_2__0_n_251
    SLICE_X121Y158       LUT6 (Prop_lut6_I0_O)        0.043     3.757 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.757    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_271
    SLICE_X121Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.570     4.367    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[11]/C
                         clock pessimism              0.093     4.460    
                         clock uncertainty           -0.035     4.425    
    SLICE_X121Y158       FDRE (Setup_fdre_C_D)        0.033     4.458    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[11]
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -3.757    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.448ns (18.966%)  route 1.914ns (81.034%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 4.368 - 3.200 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y153       FDRE (Prop_fdre_C_Q)         0.236     1.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.872     2.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X113Y159       LUT4 (Prop_lut4_I0_O)        0.126     2.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.572     3.161    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X119Y161       LUT6 (Prop_lut6_I5_O)        0.043     3.204 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_2__0/O
                         net (fo=1, routed)           0.470     3.674    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_2__0_n_251
    SLICE_X119Y156       LUT6 (Prop_lut6_I0_O)        0.043     3.717 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_1__0/O
                         net (fo=1, routed)           0.000     3.717    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_264
    SLICE_X119Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.571     4.368    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/C
                         clock pessimism              0.093     4.461    
                         clock uncertainty           -0.035     4.426    
    SLICE_X119Y156       FDRE (Setup_fdre_C_D)        0.034     4.460    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                          4.460    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.359ns (15.226%)  route 1.999ns (84.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 4.364 - 3.200 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y152       FDRE (Prop_fdre_C_Q)         0.236     1.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.999     3.590    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X116Y162       LUT5 (Prop_lut5_I2_O)        0.123     3.713 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[4]_i_1__6/O
                         net (fo=1, routed)           0.000     3.713    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[4]_i_1__6_n_251
    SLICE_X116Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.567     4.364    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X116Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[4]/C
                         clock pessimism              0.093     4.457    
                         clock uncertainty           -0.035     4.422    
    SLICE_X116Y162       FDRE (Setup_fdre_C_D)        0.064     4.486    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          4.486    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.359ns (15.252%)  route 1.995ns (84.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 4.364 - 3.200 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y152       FDRE (Prop_fdre_C_Q)         0.236     1.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.995     3.586    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X116Y162       LUT5 (Prop_lut5_I2_O)        0.123     3.709 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[5]_i_1__6/O
                         net (fo=1, routed)           0.000     3.709    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[5]_i_1__6_n_251
    SLICE_X116Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.567     4.364    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X116Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]/C
                         clock pessimism              0.093     4.457    
                         clock uncertainty           -0.035     4.422    
    SLICE_X116Y162       FDRE (Setup_fdre_C_D)        0.065     4.487    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          4.487    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.448ns (19.300%)  route 1.873ns (80.700%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 4.368 - 3.200 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y153       FDRE (Prop_fdre_C_Q)         0.236     1.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.872     2.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X113Y159       LUT4 (Prop_lut4_I0_O)        0.126     2.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.514     3.103    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X115Y163       LUT6 (Prop_lut6_I5_O)        0.043     3.146 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[3]_i_2__0/O
                         net (fo=1, routed)           0.487     3.633    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[3]_i_2__0_n_251
    SLICE_X121Y156       LUT6 (Prop_lut6_I0_O)        0.043     3.676 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.676    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_279
    SLICE_X121Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.571     4.368    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]/C
                         clock pessimism              0.093     4.461    
                         clock uncertainty           -0.035     4.426    
    SLICE_X121Y156       FDRE (Setup_fdre_C_D)        0.034     4.460    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[3]
  -------------------------------------------------------------------
                         required time                          4.460    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.448ns (19.226%)  route 1.882ns (80.774%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.168ns = ( 4.368 - 3.200 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y153       FDRE (Prop_fdre_C_Q)         0.236     1.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.872     2.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X113Y159       LUT4 (Prop_lut4_I0_O)        0.126     2.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.586     3.175    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X118Y161       LUT6 (Prop_lut6_I5_O)        0.043     3.218 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[8]_i_2__0/O
                         net (fo=1, routed)           0.424     3.642    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[8]_i_2__0_n_251
    SLICE_X120Y157       LUT6 (Prop_lut6_I0_O)        0.043     3.685 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[8]_i_1__0/O
                         net (fo=1, routed)           0.000     3.685    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_274
    SLICE_X120Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.571     4.368    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[8]/C
                         clock pessimism              0.093     4.461    
                         clock uncertainty           -0.035     4.426    
    SLICE_X120Y157       FDRE (Setup_fdre_C_D)        0.066     4.492    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[8]
  -------------------------------------------------------------------
                         required time                          4.492    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.448ns (19.711%)  route 1.825ns (80.289%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 4.369 - 3.200 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y153       FDRE (Prop_fdre_C_Q)         0.236     1.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.872     2.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X113Y159       LUT4 (Prop_lut4_I0_O)        0.126     2.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.496     3.085    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X119Y160       LUT6 (Prop_lut6_I5_O)        0.043     3.128 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_2__0/O
                         net (fo=1, routed)           0.457     3.585    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_2__0_n_251
    SLICE_X119Y155       LUT6 (Prop_lut6_I0_O)        0.043     3.628 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.628    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_275
    SLICE_X119Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.572     4.369    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/C
                         clock pessimism              0.093     4.462    
                         clock uncertainty           -0.035     4.427    
    SLICE_X119Y155       FDRE (Setup_fdre_C_D)        0.034     4.461    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]
  -------------------------------------------------------------------
                         required time                          4.461    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.448ns (19.777%)  route 1.817ns (80.223%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.167ns = ( 4.367 - 3.200 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y153       FDRE (Prop_fdre_C_Q)         0.236     1.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.872     2.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X113Y159       LUT4 (Prop_lut4_I0_O)        0.126     2.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.489     3.078    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X115Y164       LUT6 (Prop_lut6_I5_O)        0.043     3.121 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[6]_i_2__0/O
                         net (fo=1, routed)           0.456     3.577    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[6]_i_2__0_n_251
    SLICE_X119Y158       LUT6 (Prop_lut6_I0_O)        0.043     3.620 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.620    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_276
    SLICE_X119Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.570     4.367    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]/C
                         clock pessimism              0.093     4.460    
                         clock uncertainty           -0.035     4.425    
    SLICE_X119Y158       FDRE (Setup_fdre_C_D)        0.034     4.459    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]
  -------------------------------------------------------------------
                         required time                          4.459    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.448ns (19.923%)  route 1.801ns (80.077%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 4.369 - 3.200 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.665     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y153       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y153       FDRE (Prop_fdre_C_Q)         0.236     1.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.872     2.463    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X113Y159       LUT4 (Prop_lut4_I0_O)        0.126     2.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.510     3.099    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X118Y160       LUT6 (Prop_lut6_I5_O)        0.043     3.142 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[5]_i_2__0/O
                         net (fo=1, routed)           0.418     3.561    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[5]_i_2__0_n_251
    SLICE_X119Y155       LUT6 (Prop_lut6_I0_O)        0.043     3.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.604    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_277
    SLICE_X119Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.572     4.369    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[5]/C
                         clock pessimism              0.093     4.462    
                         clock uncertainty           -0.035     4.427    
    SLICE_X119Y155       FDRE (Setup_fdre_C_D)        0.033     4.460    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[5]
  -------------------------------------------------------------------
                         required time                          4.460    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                  0.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.320%)  route 0.110ns (54.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y157       FDRE (Prop_fdre_C_Q)         0.091     0.592 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/Q
                         net (fo=2, routed)           0.110     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[23]
    SLICE_X122Y157       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.484     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y157       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/CLK
                         clock pessimism             -0.172     0.532    
    SLICE_X122Y157       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.650    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[6]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.654%)  route 0.110ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.334     0.502    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y155       FDRE (Prop_fdre_C_Q)         0.100     0.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[6]/Q
                         net (fo=2, routed)           0.110     0.712    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[6]
    SLICE_X122Y155       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[6]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y155       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[6]_srl3/CLK
                         clock pessimism             -0.172     0.533    
    SLICE_X122Y155       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.627    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[6]_srl3
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.221%)  route 0.112ns (52.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.334     0.502    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y155       FDRE (Prop_fdre_C_Q)         0.100     0.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/Q
                         net (fo=2, routed)           0.112     0.714    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[0]
    SLICE_X122Y155       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y155       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
                         clock pessimism             -0.172     0.533    
    SLICE_X122Y155       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.625    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.289%)  route 0.116ns (53.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y157       FDRE (Prop_fdre_C_Q)         0.100     0.601 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[19]/Q
                         net (fo=2, routed)           0.116     0.717    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[19]
    SLICE_X122Y157       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.484     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y157       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/CLK
                         clock pessimism             -0.172     0.532    
    SLICE_X122Y157       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.627    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.845%)  route 0.149ns (62.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y158       FDRE (Prop_fdre_C_Q)         0.091     0.592 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/Q
                         net (fo=2, routed)           0.149     0.741    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[31]
    SLICE_X122Y158       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.484     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y158       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/CLK
                         clock pessimism             -0.172     0.532    
    SLICE_X122Y158       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.650    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.315%)  route 0.116ns (53.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y157       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y157       FDRE (Prop_fdre_C_Q)         0.100     0.601 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/Q
                         net (fo=2, routed)           0.116     0.717    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[16]
    SLICE_X122Y157       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.484     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y157       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
                         clock pessimism             -0.172     0.532    
    SLICE_X122Y157       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.624    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.221%)  route 0.112ns (52.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.334     0.502    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y155       FDRE (Prop_fdre_C_Q)         0.100     0.602 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[2]/Q
                         net (fo=2, routed)           0.112     0.714    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[2]
    SLICE_X122Y155       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y155       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/CLK
                         clock pessimism             -0.172     0.533    
    SLICE_X122Y155       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.619    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.516%)  route 0.113ns (55.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.334     0.502    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y155       FDRE (Prop_fdre_C_Q)         0.091     0.593 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[4]/Q
                         net (fo=2, routed)           0.113     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[4]
    SLICE_X122Y155       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y155       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[4]_srl3/CLK
                         clock pessimism             -0.172     0.533    
    SLICE_X122Y155       SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     0.599    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.100     0.607 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.662    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.491     0.711    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.204     0.507    
    SLICE_X135Y150       FDRE (Hold_fdre_C_D)         0.047     0.554    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.086%)  route 0.082ns (38.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.305     0.473    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X117Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y159       FDRE (Prop_fdre_C_Q)         0.100     0.573 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[8]/Q
                         net (fo=4, routed)           0.082     0.655    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_0_in11_in
    SLICE_X116Y159       LUT2 (Prop_lut2_I0_O)        0.028     0.683 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o[22]_i_1__3/O
                         net (fo=1, routed)           0.000     0.683    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/i_9
    SLICE_X116Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X116Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[22]/C
                         clock pessimism             -0.192     0.484    
    SLICE_X116Y159       FDRE (Hold_fdre_C_D)         0.087     0.571    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK0
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.200       1.792      BUFHCE_X1Y37        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X116Y153      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ONES_CNT_O_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X125Y154      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_a_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X122Y153      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X116Y154      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_c_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X116Y154      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_c_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X120Y154      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y155      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y155      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y155      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y155      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y155      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y155      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y155      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[6]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y155      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y156      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y156      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y155      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y156      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y156      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y156      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y156      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y156      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y156      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y156      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y156      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X122Y156      u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK1
  To Clock:  Q0_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 1.009ns (44.020%)  route 1.283ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.163ns = ( 4.363 - 3.200 ) 
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.831     1.521    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     2.530 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXRESETDONE
                         net (fo=4, routed)           1.283     3.814    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/RXRESETDONE_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.566     4.363    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/C
                         clock pessimism              0.093     4.456    
                         clock uncertainty           -0.035     4.421    
    SLICE_X109Y163       FDRE (Setup_fdre_C_D)       -0.031     4.390    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg
  -------------------------------------------------------------------
                         required time                          4.390    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.266ns (10.954%)  route 2.162ns (89.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 4.406 - 3.200 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.653     1.343    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y170       FDRE (Prop_fdre_C_Q)         0.223     1.566 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          2.162     3.728    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/init_r1
    SLICE_X132Y177       LUT5 (Prop_lut5_I2_O)        0.043     3.771 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[1]_i_1__3/O
                         net (fo=1, routed)           0.000     3.771    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[1]_i_1__3_n_251
    SLICE_X132Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.609     4.406    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X132Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[1]/C
                         clock pessimism              0.093     4.499    
                         clock uncertainty           -0.035     4.464    
    SLICE_X132Y177       FDRE (Setup_fdre_C_D)        0.065     4.529    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.529    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.352ns (14.774%)  route 2.031ns (85.226%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.411 - 3.200 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.653     1.343    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X125Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y170       FDRE (Prop_fdre_C_Q)         0.223     1.566 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.888     2.454    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[1]
    SLICE_X132Y173       LUT4 (Prop_lut4_I0_O)        0.043     2.497 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.548     3.044    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X131Y177       LUT6 (Prop_lut6_I2_O)        0.043     3.087 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_2__0/O
                         net (fo=1, routed)           0.595     3.683    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_2__0_n_251
    SLICE_X136Y169       LUT6 (Prop_lut6_I0_O)        0.043     3.726 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.726    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_275
    SLICE_X136Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.614     4.411    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X136Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]/C
                         clock pessimism              0.093     4.504    
                         clock uncertainty           -0.035     4.469    
    SLICE_X136Y169       FDRE (Setup_fdre_C_D)        0.066     4.535    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[7]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -3.726    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.352ns (15.115%)  route 1.977ns (84.885%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.207ns = ( 4.407 - 3.200 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.653     1.343    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X125Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y170       FDRE (Prop_fdre_C_Q)         0.223     1.566 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.888     2.454    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[1]
    SLICE_X132Y173       LUT4 (Prop_lut4_I0_O)        0.043     2.497 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.652     3.149    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X130Y176       LUT6 (Prop_lut6_I2_O)        0.043     3.192 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_2__0/O
                         net (fo=1, routed)           0.437     3.629    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_2__0_n_251
    SLICE_X133Y171       LUT6 (Prop_lut6_I0_O)        0.043     3.672 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_1__0/O
                         net (fo=1, routed)           0.000     3.672    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_252
    SLICE_X133Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.610     4.407    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X133Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/C
                         clock pessimism              0.093     4.500    
                         clock uncertainty           -0.035     4.465    
    SLICE_X133Y171       FDRE (Setup_fdre_C_D)        0.034     4.499    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]
  -------------------------------------------------------------------
                         required time                          4.499    
                         arrival time                          -3.672    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.352ns (14.950%)  route 2.003ns (85.050%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 4.406 - 3.200 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.653     1.343    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X125Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y170       FDRE (Prop_fdre_C_Q)         0.223     1.566 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.888     2.454    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[1]
    SLICE_X132Y173       LUT4 (Prop_lut4_I0_O)        0.043     2.497 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.651     3.148    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X130Y176       LUT6 (Prop_lut6_I2_O)        0.043     3.191 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_2__0/O
                         net (fo=1, routed)           0.464     3.655    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_2__0_n_251
    SLICE_X134Y172       LUT6 (Prop_lut6_I0_O)        0.043     3.698 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_1__0/O
                         net (fo=1, routed)           0.000     3.698    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_257
    SLICE_X134Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.609     4.406    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X134Y172       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/C
                         clock pessimism              0.093     4.499    
                         clock uncertainty           -0.035     4.464    
    SLICE_X134Y172       FDRE (Setup_fdre_C_D)        0.066     4.530    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]
  -------------------------------------------------------------------
                         required time                          4.530    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.266ns (11.523%)  route 2.042ns (88.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 4.406 - 3.200 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.653     1.343    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y170       FDRE (Prop_fdre_C_Q)         0.223     1.566 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          2.042     3.608    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/init_r1
    SLICE_X133Y177       LUT5 (Prop_lut5_I2_O)        0.043     3.651 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[20]_i_1__1/O
                         net (fo=1, routed)           0.000     3.651    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[20]_i_1__1_n_251
    SLICE_X133Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.609     4.406    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X133Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[20]/C
                         clock pessimism              0.093     4.499    
                         clock uncertainty           -0.035     4.464    
    SLICE_X133Y177       FDRE (Setup_fdre_C_D)        0.034     4.498    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[20]
  -------------------------------------------------------------------
                         required time                          4.498    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.266ns (11.451%)  route 2.057ns (88.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 4.404 - 3.200 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.653     1.343    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y170       FDRE (Prop_fdre_C_Q)         0.223     1.566 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          2.057     3.623    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/init_r1
    SLICE_X132Y175       LUT6 (Prop_lut6_I2_O)        0.043     3.666 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_2__0/O
                         net (fo=1, routed)           0.000     3.666    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_2__0_n_251
    SLICE_X132Y175       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.607     4.404    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X132Y175       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[6]/C
                         clock pessimism              0.093     4.497    
                         clock uncertainty           -0.035     4.462    
    SLICE_X132Y175       FDRE (Setup_fdre_C_D)        0.065     4.527    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          4.527    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.266ns (11.464%)  route 2.054ns (88.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 4.406 - 3.200 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.653     1.343    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y170       FDRE (Prop_fdre_C_Q)         0.223     1.566 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          2.054     3.620    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/init_r1
    SLICE_X132Y177       LUT6 (Prop_lut6_I2_O)        0.043     3.663 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[11]_i_1__2/O
                         net (fo=1, routed)           0.000     3.663    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[11]_i_1__2_n_251
    SLICE_X132Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.609     4.406    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/RX_CLK_I
    SLICE_X132Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[11]/C
                         clock pessimism              0.093     4.499    
                         clock uncertainty           -0.035     4.464    
    SLICE_X132Y177       FDRE (Setup_fdre_C_D)        0.064     4.528    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                          4.528    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.266ns (11.488%)  route 2.050ns (88.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 4.404 - 3.200 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.653     1.343    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y170       FDRE (Prop_fdre_C_Q)         0.223     1.566 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          2.050     3.616    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/init_r1
    SLICE_X132Y174       LUT6 (Prop_lut6_I2_O)        0.043     3.659 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[5]_i_1__5/O
                         net (fo=1, routed)           0.000     3.659    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[5]_i_1__5_n_251
    SLICE_X132Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.607     4.404    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X132Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]/C
                         clock pessimism              0.093     4.497    
                         clock uncertainty           -0.035     4.462    
    SLICE_X132Y174       FDRE (Setup_fdre_C_D)        0.066     4.528    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          4.528    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.266ns (11.538%)  route 2.040ns (88.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 4.404 - 3.200 ) 
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.653     1.343    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y170       FDRE (Prop_fdre_C_Q)         0.223     1.566 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          2.040     3.606    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/init_r1
    SLICE_X132Y174       LUT6 (Prop_lut6_I2_O)        0.043     3.649 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[4]_i_1__5/O
                         net (fo=1, routed)           0.000     3.649    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[4]_i_1__5_n_251
    SLICE_X132Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.607     4.404    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X132Y174       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[4]/C
                         clock pessimism              0.093     4.497    
                         clock uncertainty           -0.035     4.462    
    SLICE_X132Y174       FDRE (Setup_fdre_C_D)        0.066     4.528    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          4.528    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  0.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.905%)  route 0.061ns (40.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.328     0.496    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X139Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y171       FDRE (Prop_fdre_C_Q)         0.091     0.587 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[26]/Q
                         net (fo=2, routed)           0.061     0.648    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[26]
    SLICE_X138Y171       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.479     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y171       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3/CLK
                         clock pessimism             -0.192     0.507    
    SLICE_X138Y171       SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     0.555    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3
  -------------------------------------------------------------------
                         required time                         -0.555    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.794%)  route 0.070ns (35.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.326     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X137Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y176       FDRE (Prop_fdre_C_Q)         0.100     0.594 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]/Q
                         net (fo=4, routed)           0.070     0.664    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_0_in8_in
    SLICE_X136Y176       LUT2 (Prop_lut2_I0_O)        0.028     0.692 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o[25]_i_1__2/O
                         net (fo=1, routed)           0.000     0.692    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/i_6
    SLICE_X136Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.476     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X136Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[25]/C
                         clock pessimism             -0.191     0.505    
    SLICE_X136Y176       FDRE (Hold_fdre_C_D)         0.087     0.592    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.100     0.568 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.623    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.203     0.468    
    SLICE_X109Y163       FDRE (Hold_fdre_C_D)         0.047     0.515    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.296     0.464    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X101Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y162       FDRE (Prop_fdre_C_Q)         0.100     0.564 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.619    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X101Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.447     0.667    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X101Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.203     0.464    
    SLICE_X101Y162       FDRE (Hold_fdre_C_D)         0.047     0.511    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.337%)  route 0.107ns (47.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.118     0.616 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[10]/Q
                         net (fo=2, routed)           0.107     0.723    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[10]
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.481     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
                         clock pessimism             -0.172     0.529    
    SLICE_X138Y169       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.615    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.411%)  route 0.151ns (58.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.107     0.605 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/Q
                         net (fo=2, routed)           0.151     0.756    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[7]
    SLICE_X138Y168       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.482     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y168       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.172     0.530    
    SLICE_X138Y168       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.646    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.296     0.464    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X101Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y162       FDRE (Prop_fdre_C_Q)         0.100     0.564 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.619    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X101Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.447     0.667    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X101Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.203     0.464    
    SLICE_X101Y162       FDRE (Hold_fdre_C_D)         0.044     0.508    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.091ns (45.308%)  route 0.110ns (54.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.329     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y170       FDRE (Prop_fdre_C_Q)         0.091     0.588 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/Q
                         net (fo=2, routed)           0.110     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[16]
    SLICE_X138Y170       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.480     0.700    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y170       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
                         clock pessimism             -0.172     0.528    
    SLICE_X138Y170       SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.584    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.091ns (44.792%)  route 0.112ns (55.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y169       FDRE (Prop_fdre_C_Q)         0.091     0.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[11]/Q
                         net (fo=2, routed)           0.112     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[11]
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.481     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
                         clock pessimism             -0.172     0.529    
    SLICE_X138Y169       SRL16E (Hold_srl16e_CLK_D)
                                                      0.057     0.586    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[21]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.201%)  route 0.106ns (49.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.329     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y170       FDRE (Prop_fdre_C_Q)         0.107     0.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[21]/Q
                         net (fo=2, routed)           0.106     0.710    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[21]
    SLICE_X138Y170       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[21]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.480     0.700    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y170       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[21]_srl3/CLK
                         clock pessimism             -0.172     0.528    
    SLICE_X138Y170       SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.591    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[21]_srl3
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.200       1.792      BUFHCE_X1Y38        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X133Y175      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X133Y174      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[16]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X135Y175      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[27]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X133Y174      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[28]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X132Y176      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[29]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X130Y175      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[30]/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y168      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y170      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y168      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y168      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y168      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y168      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y168      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y168      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y168      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y168      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X138Y169      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK2
  To Clock:  Q0_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        0.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.362ns (15.291%)  route 2.005ns (84.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.411 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y182       FDRE (Prop_fdre_C_Q)         0.236     1.581 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          2.005     3.586    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X127Y188       LUT5 (Prop_lut5_I2_O)        0.126     3.712 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[5]_i_1__6/O
                         net (fo=1, routed)           0.000     3.712    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[5]_i_1__6_n_251
    SLICE_X127Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.614     4.411    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X127Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]/C
                         clock pessimism              0.093     4.504    
                         clock uncertainty           -0.035     4.469    
    SLICE_X127Y188       FDRE (Setup_fdre_C_D)        0.033     4.502    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          4.502    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.362ns (15.297%)  route 2.004ns (84.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.411 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y182       FDRE (Prop_fdre_C_Q)         0.236     1.581 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          2.004     3.585    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X127Y188       LUT5 (Prop_lut5_I2_O)        0.126     3.711 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[11]_i_1__4/O
                         net (fo=1, routed)           0.000     3.711    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[11]_i_1__4_n_251
    SLICE_X127Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.614     4.411    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X127Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[11]/C
                         clock pessimism              0.093     4.504    
                         clock uncertainty           -0.035     4.469    
    SLICE_X127Y188       FDRE (Setup_fdre_C_D)        0.034     4.503    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[11]
  -------------------------------------------------------------------
                         required time                          4.503    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 1.009ns (48.783%)  route 1.059ns (51.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 4.355 - 3.200 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.835     1.525    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     2.534 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXRESETDONE
                         net (fo=4, routed)           1.059     3.594    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/RXRESETDONE_I
    SLICE_X117Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.558     4.355    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/RX_CLK_I
    SLICE_X117Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/C
                         clock pessimism              0.093     4.448    
                         clock uncertainty           -0.035     4.413    
    SLICE_X117Y177       FDRE (Setup_fdre_C_D)       -0.019     4.394    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg
  -------------------------------------------------------------------
                         required time                          4.394    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.904ns (38.058%)  route 1.471ns (61.942%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 4.414 - 3.200 ) 
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.663     1.353    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y185       FDRE (Prop_fdre_C_Q)         0.259     1.612 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[4]/Q
                         net (fo=5, routed)           0.761     2.373    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1[4]
    SLICE_X131Y183       LUT6 (Prop_lut6_I2_O)        0.043     2.416 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.416    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_3_n_251
    SLICE_X131Y183       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.683 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.683    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_n_251
    SLICE_X131Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.736 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.736    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0_n_251
    SLICE_X131Y185       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.846 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__1/CO[2]
                         net (fo=2, routed)           0.385     3.232    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero15_in
    SLICE_X132Y186       LUT6 (Prop_lut6_I4_O)        0.129     3.361 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_5/O
                         net (fo=1, routed)           0.325     3.685    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_5_n_251
    SLICE_X132Y185       LUT4 (Prop_lut4_I3_O)        0.043     3.728 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.000     3.728    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero0
    SLICE_X132Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.617     4.414    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X132Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.093     4.507    
                         clock uncertainty           -0.035     4.472    
    SLICE_X132Y185       FDRE (Setup_fdre_C_D)        0.064     4.536    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.536    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.362ns (15.908%)  route 1.914ns (84.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 4.412 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y182       FDRE (Prop_fdre_C_Q)         0.236     1.581 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.914     3.495    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X129Y188       LUT5 (Prop_lut5_I2_O)        0.126     3.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[14]_i_1__2/O
                         net (fo=1, routed)           0.000     3.621    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[14]_i_1__2_n_251
    SLICE_X129Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.615     4.412    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X129Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[14]/C
                         clock pessimism              0.093     4.505    
                         clock uncertainty           -0.035     4.470    
    SLICE_X129Y188       FDRE (Setup_fdre_C_D)        0.033     4.503    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                          4.503    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.362ns (15.908%)  route 1.914ns (84.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 4.412 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y182       FDRE (Prop_fdre_C_Q)         0.236     1.581 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.914     3.495    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X129Y188       LUT5 (Prop_lut5_I2_O)        0.126     3.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[10]_i_1__4/O
                         net (fo=1, routed)           0.000     3.621    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[10]_i_1__4_n_251
    SLICE_X129Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.615     4.412    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X129Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]/C
                         clock pessimism              0.093     4.505    
                         clock uncertainty           -0.035     4.470    
    SLICE_X129Y188       FDRE (Setup_fdre_C_D)        0.034     4.504    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                          4.504    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.362ns (15.992%)  route 1.902ns (84.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.411 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y182       FDRE (Prop_fdre_C_Q)         0.236     1.581 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.902     3.483    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X127Y187       LUT5 (Prop_lut5_I2_O)        0.126     3.609 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[9]_i_1__4/O
                         net (fo=1, routed)           0.000     3.609    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[9]_i_1__4_n_251
    SLICE_X127Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.614     4.411    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X127Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[9]/C
                         clock pessimism              0.093     4.504    
                         clock uncertainty           -0.035     4.469    
    SLICE_X127Y187       FDRE (Setup_fdre_C_D)        0.034     4.503    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                          4.503    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.388ns (17.123%)  route 1.878ns (82.877%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 4.365 - 3.200 ) 
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.602     1.292    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X116Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y177       FDRE (Prop_fdre_C_Q)         0.259     1.551 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.756     2.307    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X121Y184       LUT4 (Prop_lut4_I1_O)        0.043     2.350 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.743     3.093    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X122Y188       LUT6 (Prop_lut6_I2_O)        0.043     3.136 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[27]_i_2__0/O
                         net (fo=1, routed)           0.379     3.515    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[27]_i_2__0_n_251
    SLICE_X121Y186       LUT6 (Prop_lut6_I0_O)        0.043     3.558 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[27]_i_1__0/O
                         net (fo=1, routed)           0.000     3.558    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_255
    SLICE_X121Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.568     4.365    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[27]/C
                         clock pessimism              0.093     4.458    
                         clock uncertainty           -0.035     4.423    
    SLICE_X121Y186       FDRE (Setup_fdre_C_D)        0.034     4.457    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[27]
  -------------------------------------------------------------------
                         required time                          4.457    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.362ns (16.198%)  route 1.873ns (83.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 4.413 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y182       FDRE (Prop_fdre_C_Q)         0.236     1.581 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.873     3.454    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X131Y189       LUT5 (Prop_lut5_I2_O)        0.126     3.580 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[25]_i_1__0/O
                         net (fo=1, routed)           0.000     3.580    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[25]_i_1__0_n_251
    SLICE_X131Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.616     4.413    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X131Y189       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[25]/C
                         clock pessimism              0.093     4.506    
                         clock uncertainty           -0.035     4.471    
    SLICE_X131Y189       FDRE (Setup_fdre_C_D)        0.034     4.505    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[25]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.362ns (15.991%)  route 1.902ns (84.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 4.414 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y182       FDRE (Prop_fdre_C_Q)         0.236     1.581 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.902     3.483    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X130Y190       LUT5 (Prop_lut5_I2_O)        0.126     3.609 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[24]_i_1__0/O
                         net (fo=1, routed)           0.000     3.609    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[24]_i_1__0_n_251
    SLICE_X130Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.617     4.414    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X130Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[24]/C
                         clock pessimism              0.093     4.507    
                         clock uncertainty           -0.035     4.472    
    SLICE_X130Y190       FDRE (Setup_fdre_C_D)        0.064     4.536    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[24]
  -------------------------------------------------------------------
                         required time                          4.536    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                  0.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.524%)  route 0.098ns (49.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.331     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X129Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y185       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[17]/Q
                         net (fo=2, routed)           0.098     0.697    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[17]
    SLICE_X130Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.482     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
                         clock pessimism             -0.190     0.512    
    SLICE_X130Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.610    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.905%)  route 0.061ns (40.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.331     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y186       FDRE (Prop_fdre_C_Q)         0.091     0.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[26]/Q
                         net (fo=2, routed)           0.061     0.651    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[26]
    SLICE_X130Y186       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.482     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y186       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3/CLK
                         clock pessimism             -0.192     0.510    
    SLICE_X130Y186       SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     0.558    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.524%)  route 0.098ns (49.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.331     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X129Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y184       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/Q
                         net (fo=2, routed)           0.098     0.697    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[16]
    SLICE_X130Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.482     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
                         clock pessimism             -0.190     0.512    
    SLICE_X130Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.604    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.331     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X129Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y184       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/Q
                         net (fo=2, routed)           0.100     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[14]
    SLICE_X130Y184       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.481     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y184       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
                         clock pessimism             -0.190     0.511    
    SLICE_X130Y184       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.605    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.331     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X129Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y185       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[19]/Q
                         net (fo=2, routed)           0.102     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[19]
    SLICE_X130Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.482     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/CLK
                         clock pessimism             -0.190     0.512    
    SLICE_X130Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.607    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.318%)  route 0.071ns (35.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.332     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X127Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y188       FDRE (Prop_fdre_C_Q)         0.100     0.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[5]/Q
                         net (fo=4, routed)           0.071     0.671    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_0_in8_in
    SLICE_X126Y188       LUT2 (Prop_lut2_I1_O)        0.028     0.699 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o[22]_i_1__3/O
                         net (fo=1, routed)           0.000     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/i_9
    SLICE_X126Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.484     0.704    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X126Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[22]/C
                         clock pessimism             -0.193     0.511    
    SLICE_X126Y188       FDRE (Hold_fdre_C_D)         0.087     0.598    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.331     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X129Y185       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y185       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[18]/Q
                         net (fo=2, routed)           0.102     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[18]
    SLICE_X130Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.482     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
                         clock pessimism             -0.190     0.512    
    SLICE_X130Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.598    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.067%)  route 0.142ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.331     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X129Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y184       FDRE (Prop_fdre_C_Q)         0.091     0.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/Q
                         net (fo=2, routed)           0.142     0.732    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[7]
    SLICE_X130Y183       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.480     0.700    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y183       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.190     0.510    
    SLICE_X130Y183       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.628    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.671%)  route 0.144ns (61.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.331     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X129Y184       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y184       FDRE (Prop_fdre_C_Q)         0.091     0.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/Q
                         net (fo=2, routed)           0.144     0.734    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[23]
    SLICE_X130Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.482     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y185       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/CLK
                         clock pessimism             -0.190     0.512    
    SLICE_X130Y185       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.630    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.299     0.467    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.100     0.567 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.622    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.201     0.467    
    SLICE_X117Y181       FDRE (Hold_fdre_C_D)         0.047     0.514    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.200       1.792      BUFHCE_X1Y39        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X132Y190      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[23]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X132Y190      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[24]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X132Y189      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[25]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X132Y190      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[26]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X132Y189      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[28]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X132Y189      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[29]/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[8]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[9]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y185      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y185      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y183      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y184      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y185      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y185      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y185      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_RXCLK3
  To Clock:  Q0_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 1.009ns (42.830%)  route 1.347ns (57.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 4.364 - 3.200 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.842     1.532    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     2.541 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXRESETDONE
                         net (fo=4, routed)           1.347     3.888    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/RXRESETDONE_I
    SLICE_X113Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.567     4.364    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/RX_CLK_I
    SLICE_X113Y187       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/C
                         clock pessimism              0.093     4.457    
                         clock uncertainty           -0.035     4.422    
    SLICE_X113Y187       FDRE (Setup_fdre_C_D)       -0.022     4.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg
  -------------------------------------------------------------------
                         required time                          4.400    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.777ns (35.792%)  route 1.394ns (64.208%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 4.420 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y195       FDRE (Prop_fdre_C_Q)         0.259     1.619 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[23]/Q
                         net (fo=3, routed)           0.929     2.548    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg_n_251_[23]
    SLICE_X140Y195       LUT6 (Prop_lut6_I0_O)        0.043     2.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.591    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0_i_1_n_251
    SLICE_X140Y195       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     2.784 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.784    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0_n_251
    SLICE_X140Y196       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.894 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__1/CO[2]
                         net (fo=2, routed)           0.237     3.130    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero15_in
    SLICE_X141Y197       LUT6 (Prop_lut6_I4_O)        0.129     3.259 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_3/O
                         net (fo=1, routed)           0.229     3.488    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_3_n_251
    SLICE_X141Y196       LUT4 (Prop_lut4_I1_O)        0.043     3.531 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.000     3.531    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero0
    SLICE_X141Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.623     4.420    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.115     4.535    
                         clock uncertainty           -0.035     4.500    
    SLICE_X141Y196       FDRE (Setup_fdre_C_D)        0.034     4.534    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.534    
                         arrival time                          -3.531    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.388ns (17.817%)  route 1.790ns (82.183%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.259     1.565 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.678     2.243    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X119Y198       LUT4 (Prop_lut4_I1_O)        0.043     2.286 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.692     2.978    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X124Y200       LUT6 (Prop_lut6_I0_O)        0.043     3.021 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_2__0/O
                         net (fo=1, routed)           0.420     3.441    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_2__0_n_251
    SLICE_X129Y193       LUT6 (Prop_lut6_I0_O)        0.043     3.484 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.484    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_282
    SLICE_X129Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X129Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X129Y193       FDRE (Setup_fdre_C_D)        0.034     4.507    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.328ns (14.849%)  route 1.881ns (85.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y193       FDRE (Prop_fdre_C_Q)         0.204     1.511 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.881     3.392    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/init_r1
    SLICE_X134Y196       LUT5 (Prop_lut5_I2_O)        0.124     3.516 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[9]_i_1__3/O
                         net (fo=1, routed)           0.000     3.516    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[9]_i_1__3_n_251
    SLICE_X134Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.622     4.419    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X134Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[9]/C
                         clock pessimism              0.093     4.512    
                         clock uncertainty           -0.035     4.477    
    SLICE_X134Y196       FDRE (Setup_fdre_C_D)        0.066     4.543    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                          4.543    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.388ns (17.902%)  route 1.779ns (82.098%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.259     1.565 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.678     2.243    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X119Y198       LUT4 (Prop_lut4_I1_O)        0.043     2.286 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.644     2.930    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X123Y200       LUT6 (Prop_lut6_I0_O)        0.043     2.973 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_2__0/O
                         net (fo=1, routed)           0.458     3.430    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_2__0_n_251
    SLICE_X123Y195       LUT6 (Prop_lut6_I0_O)        0.043     3.473 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_1__0/O
                         net (fo=1, routed)           0.000     3.473    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_252
    SLICE_X123Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X123Y195       FDRE (Setup_fdre_C_D)        0.034     4.507    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.328ns (14.909%)  route 1.872ns (85.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y193       FDRE (Prop_fdre_C_Q)         0.204     1.511 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.872     3.383    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/init_r1
    SLICE_X132Y196       LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[12]_i_1__3/O
                         net (fo=1, routed)           0.000     3.507    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[12]_i_1__3_n_251
    SLICE_X132Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.622     4.419    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X132Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[12]/C
                         clock pessimism              0.093     4.512    
                         clock uncertainty           -0.035     4.477    
    SLICE_X132Y196       FDRE (Setup_fdre_C_D)        0.064     4.541    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                          4.541    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.328ns (14.936%)  route 1.868ns (85.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y193       FDRE (Prop_fdre_C_Q)         0.204     1.511 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.868     3.379    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/init_r1
    SLICE_X132Y196       LUT5 (Prop_lut5_I2_O)        0.124     3.503 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[13]_i_1__3/O
                         net (fo=1, routed)           0.000     3.503    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[13]_i_1__3_n_251
    SLICE_X132Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.622     4.419    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X132Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[13]/C
                         clock pessimism              0.093     4.512    
                         clock uncertainty           -0.035     4.477    
    SLICE_X132Y196       FDRE (Setup_fdre_C_D)        0.065     4.542    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                          4.542    
                         arrival time                          -3.503    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.388ns (17.767%)  route 1.796ns (82.233%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.259     1.565 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.678     2.243    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X119Y198       LUT4 (Prop_lut4_I1_O)        0.043     2.286 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.692     2.978    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X125Y200       LUT6 (Prop_lut6_I0_O)        0.043     3.021 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[24]_i_2__0/O
                         net (fo=1, routed)           0.426     3.447    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[24]_i_2__0_n_251
    SLICE_X130Y198       LUT6 (Prop_lut6_I0_O)        0.043     3.490 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[24]_i_1__0/O
                         net (fo=1, routed)           0.000     3.490    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_258
    SLICE_X130Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.619     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X130Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[24]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X130Y198       FDRE (Setup_fdre_C_D)        0.064     4.538    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[24]
  -------------------------------------------------------------------
                         required time                          4.538    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.388ns (17.791%)  route 1.793ns (82.209%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.259     1.565 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.679     2.244    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X120Y196       LUT4 (Prop_lut4_I1_O)        0.043     2.287 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.703     2.990    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X125Y200       LUT6 (Prop_lut6_I2_O)        0.043     3.033 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[6]_i_2__0/O
                         net (fo=1, routed)           0.411     3.444    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[6]_i_2__0_n_251
    SLICE_X130Y196       LUT6 (Prop_lut6_I0_O)        0.043     3.487 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.487    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_276
    SLICE_X130Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.619     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X130Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X130Y196       FDRE (Setup_fdre_C_D)        0.066     4.540    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]
  -------------------------------------------------------------------
                         required time                          4.540    
                         arrival time                          -3.487    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.223ns (12.090%)  route 1.621ns (87.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.155ns = ( 4.355 - 3.200 ) 
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     1.307    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X121Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y193       FDRE (Prop_fdre_C_Q)         0.223     1.530 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/Q
                         net (fo=69, routed)          1.621     3.151    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[47]_0
    SLICE_X91Y199        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.558     4.355    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/RX_CLK_I
    SLICE_X91Y199        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[44]/C
                         clock pessimism              0.093     4.448    
                         clock uncertainty           -0.035     4.413    
    SLICE_X91Y199        FDRE (Setup_fdre_C_CE)      -0.201     4.212    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[44]
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -3.151    
  -------------------------------------------------------------------
                         slack                                  1.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.961%)  route 0.113ns (53.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.338     0.506    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y196       FDRE (Prop_fdre_C_Q)         0.100     0.606 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/Q
                         net (fo=2, routed)           0.113     0.719    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[27]
    SLICE_X136Y196       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.491     0.711    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y196       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/CLK
                         clock pessimism             -0.172     0.539    
    SLICE_X136Y196       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.634    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/error_cmp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y195       FDRE (Prop_fdre_C_Q)         0.100     0.601 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/Q
                         net (fo=1, routed)           0.056     0.657    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_expected[30]
    SLICE_X122Y195       LUT2 (Prop_lut2_I0_O)        0.028     0.685 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/error_cmp[30]_i_1/O
                         net (fo=1, routed)           0.000     0.685    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/error_cmp[30]_i_1_n_251
    SLICE_X122Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/error_cmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/error_cmp_reg[30]/C
                         clock pessimism             -0.193     0.512    
    SLICE_X122Y195       FDRE (Hold_fdre_C_D)         0.087     0.599    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/error_cmp_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.731%)  route 0.150ns (62.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.338     0.506    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y196       FDRE (Prop_fdre_C_Q)         0.091     0.597 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/Q
                         net (fo=2, routed)           0.150     0.747    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[31]
    SLICE_X136Y196       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.491     0.711    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y196       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/CLK
                         clock pessimism             -0.172     0.539    
    SLICE_X136Y196       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.657    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y193       FDRE (Prop_fdre_C_Q)         0.100     0.574 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/Q
                         net (fo=1, routed)           0.055     0.629    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init
    SLICE_X119Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.204     0.474    
    SLICE_X119Y193       FDRE (Hold_fdre_C_D)         0.047     0.521    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.295     0.463    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X101Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y186       FDRE (Prop_fdre_C_Q)         0.100     0.563 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.618    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X101Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.446     0.666    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X101Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.203     0.463    
    SLICE_X101Y186       FDRE (Hold_fdre_C_D)         0.047     0.510    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.296     0.464    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X95Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y196        FDRE (Prop_fdre_C_Q)         0.100     0.564 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.619    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X95Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.447     0.667    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X95Y196        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.203     0.464    
    SLICE_X95Y196        FDRE (Hold_fdre_C_D)         0.047     0.511    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.295     0.463    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X101Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y186       FDRE (Prop_fdre_C_Q)         0.100     0.563 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.618    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X101Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.446     0.666    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X101Y186       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.203     0.463    
    SLICE_X101Y186       FDRE (Hold_fdre_C_D)         0.044     0.507    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.132ns (59.424%)  route 0.090ns (40.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X131Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y193       FDRE (Prop_fdre_C_Q)         0.100     0.603 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b_reg[0]/Q
                         net (fo=4, routed)           0.090     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b[0]
    SLICE_X130Y193       LUT4 (Prop_lut4_I1_O)        0.032     0.725 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.725    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i0[1]
    SLICE_X130Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X130Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[1]/C
                         clock pessimism             -0.193     0.514    
    SLICE_X130Y193       FDRE (Hold_fdre_C_D)         0.096     0.610    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.371%)  route 0.148ns (59.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.338     0.506    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y196       FDRE (Prop_fdre_C_Q)         0.100     0.606 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[19]/Q
                         net (fo=2, routed)           0.148     0.754    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[19]
    SLICE_X136Y195       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.491     0.711    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y195       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/CLK
                         clock pessimism             -0.172     0.539    
    SLICE_X136Y195       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.634    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.703%)  route 0.090ns (41.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.710ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.338     0.506    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X135Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y196       FDRE (Prop_fdre_C_Q)         0.100     0.606 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[9]/Q
                         net (fo=3, routed)           0.090     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/Q[9]
    SLICE_X134Y196       LUT5 (Prop_lut5_I0_O)        0.028     0.724 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[9]_i_1__3/O
                         net (fo=1, routed)           0.000     0.724    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[9]_i_1__3_n_251
    SLICE_X134Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.490     0.710    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X134Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[9]/C
                         clock pessimism             -0.193     0.517    
    SLICE_X134Y196       FDRE (Hold_fdre_C_D)         0.087     0.604    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_RXCLK3
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.200       1.792      BUFHCE_X1Y40        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X86Y184       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X103Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/ecr_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X103Y192      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/ecr_dly3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X110Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X110Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X101Y186      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X136Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X136Y195      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X136Y195      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X136Y195      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X136Y195      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X136Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X136Y195      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[20]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X136Y195      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[21]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X136Y195      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[22]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X136Y195      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[23]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[8]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[9]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X136Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X136Y194      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q0_TX0
  To Clock:  Q0_TX0

Setup :            0  Failing Endpoints,  Worst Slack        0.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_TX0 rise@3.200ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.266ns (13.689%)  route 1.677ns (86.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.410 - 3.200 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.651     1.341    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X125Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.223     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          1.383     2.947    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[1]
    SLICE_X140Y178       LUT5 (Prop_lut5_I3_O)        0.043     2.990 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.294     3.284    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X142Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     4.410    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X142Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/C
                         clock pessimism              0.093     4.503    
                         clock uncertainty           -0.035     4.468    
    SLICE_X142Y179       FDRE (Setup_fdre_C_R)       -0.281     4.187    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.187    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_TX0 rise@3.200ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.266ns (13.689%)  route 1.677ns (86.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.410 - 3.200 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.651     1.341    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X125Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.223     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          1.383     2.947    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[1]
    SLICE_X140Y178       LUT5 (Prop_lut5_I3_O)        0.043     2.990 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.294     3.284    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X142Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     4.410    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X142Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/C
                         clock pessimism              0.093     4.503    
                         clock uncertainty           -0.035     4.468    
    SLICE_X142Y179       FDRE (Setup_fdre_C_R)       -0.281     4.187    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                          4.187    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_TX0 rise@3.200ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.266ns (13.689%)  route 1.677ns (86.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.410 - 3.200 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.651     1.341    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X125Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.223     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          1.383     2.947    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[1]
    SLICE_X140Y178       LUT5 (Prop_lut5_I3_O)        0.043     2.990 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.294     3.284    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X142Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     4.410    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X142Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/C
                         clock pessimism              0.093     4.503    
                         clock uncertainty           -0.035     4.468    
    SLICE_X142Y179       FDRE (Setup_fdre_C_R)       -0.281     4.187    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                          4.187    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_TX0 rise@3.200ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.266ns (13.689%)  route 1.677ns (86.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.410 - 3.200 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.651     1.341    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X125Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.223     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          1.383     2.947    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[1]
    SLICE_X140Y178       LUT5 (Prop_lut5_I3_O)        0.043     2.990 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.294     3.284    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X142Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     4.410    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X142Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/C
                         clock pessimism              0.093     4.503    
                         clock uncertainty           -0.035     4.468    
    SLICE_X142Y179       FDRE (Setup_fdre_C_R)       -0.281     4.187    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          4.187    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_TX0 rise@3.200ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.266ns (13.689%)  route 1.677ns (86.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.410 - 3.200 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.651     1.341    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X125Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.223     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          1.383     2.947    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[1]
    SLICE_X140Y178       LUT5 (Prop_lut5_I3_O)        0.043     2.990 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.294     3.284    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X142Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     4.410    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X142Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[5]/C
                         clock pessimism              0.093     4.503    
                         clock uncertainty           -0.035     4.468    
    SLICE_X142Y179       FDRE (Setup_fdre_C_R)       -0.281     4.187    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          4.187    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_TX0 rise@3.200ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.266ns (13.689%)  route 1.677ns (86.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.410 - 3.200 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.651     1.341    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X125Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y178       FDRE (Prop_fdre_C_Q)         0.223     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          1.383     2.947    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[1]
    SLICE_X140Y178       LUT5 (Prop_lut5_I3_O)        0.043     2.990 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.294     3.284    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X142Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.613     4.410    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X142Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[6]/C
                         clock pessimism              0.093     4.503    
                         clock uncertainty           -0.035     4.468    
    SLICE_X142Y179       FDRE (Setup_fdre_C_R)       -0.281     4.187    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          4.187    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_TX0 rise@3.200ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.266ns (14.225%)  route 1.604ns (85.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.615     1.305    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X117Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y160       FDRE (Prop_fdre_C_Q)         0.223     1.528 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.369     2.897    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[3]
    SLICE_X139Y163       LUT5 (Prop_lut5_I1_O)        0.043     2.940 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.235     3.175    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X139Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.619     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X139Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X139Y163       FDRE (Setup_fdre_C_R)       -0.304     4.170    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_TX0 rise@3.200ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.266ns (14.225%)  route 1.604ns (85.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.615     1.305    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X117Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y160       FDRE (Prop_fdre_C_Q)         0.223     1.528 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.369     2.897    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[3]
    SLICE_X139Y163       LUT5 (Prop_lut5_I1_O)        0.043     2.940 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.235     3.175    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X139Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.619     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X139Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X139Y163       FDRE (Setup_fdre_C_R)       -0.304     4.170    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_TX0 rise@3.200ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.266ns (14.225%)  route 1.604ns (85.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.615     1.305    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X117Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y160       FDRE (Prop_fdre_C_Q)         0.223     1.528 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.369     2.897    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[3]
    SLICE_X139Y163       LUT5 (Prop_lut5_I1_O)        0.043     2.940 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.235     3.175    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X139Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.619     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X139Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X139Y163       FDRE (Setup_fdre_C_R)       -0.304     4.170    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_TX0 rise@3.200ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.266ns (14.225%)  route 1.604ns (85.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.615     1.305    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X117Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y160       FDRE (Prop_fdre_C_Q)         0.223     1.528 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.369     2.897    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[3]
    SLICE_X139Y163       LUT5 (Prop_lut5_I1_O)        0.043     2.940 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.235     3.175    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X139Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.619     4.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X139Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X139Y163       FDRE (Setup_fdre_C_R)       -0.304     4.170    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          4.170    
                         arrival time                          -3.175    
  -------------------------------------------------------------------
                         slack                                  0.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.712ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.339     0.507    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X141Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y150       FDRE (Prop_fdre_C_Q)         0.100     0.607 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[24]/Q
                         net (fo=1, routed)           0.055     0.662    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata_i[30]
    SLICE_X141Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.492     0.712    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X141Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[30]/C
                         clock pessimism             -0.205     0.507    
    SLICE_X141Y150       FDRE (Hold_fdre_C_D)         0.047     0.554    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.307     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X117Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y150       FDRE (Prop_fdre_C_Q)         0.100     0.575 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.630    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X117Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X117Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.203     0.475    
    SLICE_X117Y150       FDRE (Hold_fdre_C_D)         0.047     0.522    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.307     0.475    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X117Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y150       FDRE (Prop_fdre_C_Q)         0.100     0.575 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.630    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X117Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.458     0.678    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X117Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.203     0.475    
    SLICE_X117Y150       FDRE (Hold_fdre_C_D)         0.047     0.522    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.300     0.468    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X101Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152       FDRE (Prop_fdre_C_Q)         0.100     0.568 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.623    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X101Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.452     0.672    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X101Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.204     0.468    
    SLICE_X101Y152       FDRE (Hold_fdre_C_D)         0.047     0.515    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.331     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X141Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y181       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[17]/Q
                         net (fo=1, routed)           0.055     0.654    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata_i[21]
    SLICE_X141Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.482     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X141Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[21]/C
                         clock pessimism             -0.203     0.499    
    SLICE_X141Y181       FDRE (Hold_fdre_C_D)         0.047     0.546    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.331     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X141Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y181       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[3]/Q
                         net (fo=1, routed)           0.055     0.654    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata_i[3]
    SLICE_X141Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.482     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X141Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[3]/C
                         clock pessimism             -0.203     0.499    
    SLICE_X141Y181       FDRE (Hold_fdre_C_D)         0.047     0.546    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.289     0.457    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X103Y178       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y178       FDPE (Prop_fdpe_C_Q)         0.100     0.557 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.612    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X103Y178       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.439     0.659    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X103Y178       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.202     0.457    
    SLICE_X103Y178       FDPE (Hold_fdpe_C_D)         0.047     0.504    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.658ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.289     0.457    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X99Y170        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y170        FDRE (Prop_fdre_C_Q)         0.100     0.557 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.612    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X99Y170        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.438     0.658    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X99Y170        FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.201     0.457    
    SLICE_X99Y170        FDRE (Hold_fdre_C_D)         0.047     0.504    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.710ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.337     0.505    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X143Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y190       FDRE (Prop_fdre_C_Q)         0.100     0.605 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[9]/Q
                         net (fo=1, routed)           0.055     0.660    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata_i[11]
    SLICE_X143Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.490     0.710    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X143Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/C
                         clock pessimism             -0.205     0.505    
    SLICE_X143Y190       FDRE (Hold_fdre_C_D)         0.047     0.552    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q0_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q0_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_TX0 rise@0.000ns - Q0_TX0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.298     0.466    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X100Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y192       FDRE (Prop_fdre_C_Q)         0.100     0.566 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.058     0.624    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X100Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.450     0.670    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X100Y192       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.204     0.466    
    SLICE_X100Y192       FDRE (Hold_fdre_C_D)         0.049     0.515    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_TX0
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.200       1.792      BUFHCE_X1Y36        u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X127Y179      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X127Y179      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/data_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X127Y179      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/data_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X138Y164      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[18]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X137Y164      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[21]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X137Y164      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X137Y164      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X138Y164      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/data_o_reg[18]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X140Y164      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/data_o_reg[19]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X140Y164      u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/data_o_reg[23]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X141Y181      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[17]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X141Y181      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[19]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X141Y181      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X142Y181      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[9]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X125Y178      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X125Y178      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X125Y178      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X125Y178      u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X140Y188      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/data_o_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X141Y187      u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/data_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK0
  To Clock:  Q1_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 1.009ns (47.988%)  route 1.094ns (52.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 4.369 - 3.200 ) 
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.841     1.531    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     2.540 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXRESETDONE
                         net (fo=4, routed)           1.094     3.634    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/RXRESETDONE_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.572     4.369    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/C
                         clock pessimism              0.093     4.462    
                         clock uncertainty           -0.035     4.427    
    SLICE_X119Y203       FDRE (Setup_fdre_C_D)       -0.031     4.396    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg
  -------------------------------------------------------------------
                         required time                          4.396    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.883ns (38.722%)  route 1.397ns (61.278%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.218ns = ( 4.418 - 3.200 ) 
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.668     1.358    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y209       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y209       FDRE (Prop_fdre_C_Q)         0.259     1.617 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[1]/Q
                         net (fo=5, routed)           0.738     2.355    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1[1]
    SLICE_X132Y207       LUT6 (Prop_lut6_I2_O)        0.043     2.398 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.398    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_4_n_251
    SLICE_X132Y207       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     2.644 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.644    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_n_251
    SLICE_X132Y208       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.698 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.698    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0_n_251
    SLICE_X132Y209       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.808 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__1/CO[2]
                         net (fo=2, routed)           0.358     3.166    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero15_in
    SLICE_X136Y208       LUT6 (Prop_lut6_I4_O)        0.128     3.294 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_5/O
                         net (fo=1, routed)           0.301     3.595    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_5_n_251
    SLICE_X136Y208       LUT4 (Prop_lut4_I3_O)        0.043     3.638 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.000     3.638    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero0
    SLICE_X136Y208       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.621     4.418    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y208       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.093     4.511    
                         clock uncertainty           -0.035     4.476    
    SLICE_X136Y208       FDRE (Setup_fdre_C_D)        0.064     4.540    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.540    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.388ns (18.172%)  route 1.747ns (81.828%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 4.412 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y208       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y208       FDRE (Prop_fdre_C_Q)         0.259     1.565 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.670     2.235    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X122Y211       LUT4 (Prop_lut4_I1_O)        0.043     2.278 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.634     2.912    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X129Y215       LUT6 (Prop_lut6_I2_O)        0.043     2.955 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_2__0/O
                         net (fo=1, routed)           0.443     3.398    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_2__0_n_251
    SLICE_X129Y211       LUT6 (Prop_lut6_I0_O)        0.043     3.441 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[16]_i_1__0/O
                         net (fo=1, routed)           0.000     3.441    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_266
    SLICE_X129Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.615     4.412    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X129Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/C
                         clock pessimism              0.093     4.505    
                         clock uncertainty           -0.035     4.470    
    SLICE_X129Y211       FDRE (Setup_fdre_C_D)        0.034     4.504    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]
  -------------------------------------------------------------------
                         required time                          4.504    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.388ns (18.380%)  route 1.723ns (81.620%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 4.413 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y209       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y209       FDRE (Prop_fdre_C_Q)         0.259     1.565 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.760     2.325    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X127Y215       LUT4 (Prop_lut4_I0_O)        0.043     2.368 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.511     2.878    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X128Y215       LUT6 (Prop_lut6_I5_O)        0.043     2.921 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[15]_i_2__0/O
                         net (fo=1, routed)           0.452     3.374    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[15]_i_2__0_n_251
    SLICE_X125Y209       LUT6 (Prop_lut6_I0_O)        0.043     3.417 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.417    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_267
    SLICE_X125Y209       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.616     4.413    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X125Y209       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]/C
                         clock pessimism              0.093     4.506    
                         clock uncertainty           -0.035     4.471    
    SLICE_X125Y209       FDRE (Setup_fdre_C_D)        0.033     4.504    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]
  -------------------------------------------------------------------
                         required time                          4.504    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.388ns (18.678%)  route 1.689ns (81.322%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 4.413 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y209       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y209       FDRE (Prop_fdre_C_Q)         0.259     1.565 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.760     2.325    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X127Y215       LUT4 (Prop_lut4_I0_O)        0.043     2.368 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.599     2.966    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X128Y212       LUT6 (Prop_lut6_I5_O)        0.043     3.009 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_2__0/O
                         net (fo=1, routed)           0.331     3.340    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_2__0_n_251
    SLICE_X128Y210       LUT6 (Prop_lut6_I0_O)        0.043     3.383 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.383    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_282
    SLICE_X128Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.616     4.413    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X128Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]/C
                         clock pessimism              0.093     4.506    
                         clock uncertainty           -0.035     4.471    
    SLICE_X128Y210       FDRE (Setup_fdre_C_D)        0.034     4.505    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.388ns (18.700%)  route 1.687ns (81.300%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 4.413 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y209       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y209       FDRE (Prop_fdre_C_Q)         0.259     1.565 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.760     2.325    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X127Y215       LUT4 (Prop_lut4_I0_O)        0.043     2.368 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.597     2.964    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X128Y212       LUT6 (Prop_lut6_I5_O)        0.043     3.007 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[6]_i_2__0/O
                         net (fo=1, routed)           0.331     3.338    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[6]_i_2__0_n_251
    SLICE_X128Y210       LUT6 (Prop_lut6_I0_O)        0.043     3.381 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.381    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_276
    SLICE_X128Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.616     4.413    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X128Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]/C
                         clock pessimism              0.093     4.506    
                         clock uncertainty           -0.035     4.471    
    SLICE_X128Y210       FDRE (Setup_fdre_C_D)        0.034     4.505    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.388ns (19.209%)  route 1.632ns (80.791%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.411 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y208       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y208       FDRE (Prop_fdre_C_Q)         0.259     1.565 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.670     2.235    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X122Y211       LUT4 (Prop_lut4_I1_O)        0.043     2.278 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.597     2.875    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X123Y216       LUT6 (Prop_lut6_I2_O)        0.043     2.918 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_2__0/O
                         net (fo=1, routed)           0.365     3.283    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_2__0_n_251
    SLICE_X123Y211       LUT6 (Prop_lut6_I0_O)        0.043     3.326 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.326    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_270
    SLICE_X123Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.614     4.411    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/C
                         clock pessimism              0.093     4.504    
                         clock uncertainty           -0.035     4.469    
    SLICE_X123Y211       FDRE (Setup_fdre_C_D)        0.033     4.502    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]
  -------------------------------------------------------------------
                         required time                          4.502    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.388ns (19.451%)  route 1.607ns (80.549%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 4.413 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y208       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y208       FDRE (Prop_fdre_C_Q)         0.259     1.565 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.670     2.235    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X122Y211       LUT4 (Prop_lut4_I1_O)        0.043     2.278 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.567     2.845    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X123Y216       LUT6 (Prop_lut6_I2_O)        0.043     2.888 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_2__0/O
                         net (fo=1, routed)           0.370     3.258    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_2__0_n_251
    SLICE_X123Y209       LUT6 (Prop_lut6_I0_O)        0.043     3.301 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_1__0/O
                         net (fo=1, routed)           0.000     3.301    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_252
    SLICE_X123Y209       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.616     4.413    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X123Y209       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/C
                         clock pessimism              0.093     4.506    
                         clock uncertainty           -0.035     4.471    
    SLICE_X123Y209       FDRE (Setup_fdre_C_D)        0.034     4.505    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.388ns (19.530%)  route 1.599ns (80.470%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 4.412 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y209       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y209       FDRE (Prop_fdre_C_Q)         0.259     1.565 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.760     2.325    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[1]
    SLICE_X127Y215       LUT4 (Prop_lut4_I0_O)        0.043     2.368 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.385     2.753    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X125Y215       LUT6 (Prop_lut6_I5_O)        0.043     2.796 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[21]_i_2__0/O
                         net (fo=1, routed)           0.454     3.250    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[21]_i_2__0_n_251
    SLICE_X127Y210       LUT6 (Prop_lut6_I0_O)        0.043     3.293 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[21]_i_1__0/O
                         net (fo=1, routed)           0.000     3.293    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_261
    SLICE_X127Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.615     4.412    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X127Y210       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[21]/C
                         clock pessimism              0.093     4.505    
                         clock uncertainty           -0.035     4.470    
    SLICE_X127Y210       FDRE (Setup_fdre_C_D)        0.033     4.503    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[21]
  -------------------------------------------------------------------
                         required time                          4.503    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.388ns (19.608%)  route 1.591ns (80.392%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.411 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y208       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y208       FDRE (Prop_fdre_C_Q)         0.259     1.565 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.670     2.235    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[0]
    SLICE_X122Y211       LUT4 (Prop_lut4_I1_O)        0.043     2.278 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.647     2.924    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X127Y215       LUT6 (Prop_lut6_I2_O)        0.043     2.967 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[24]_i_2__0/O
                         net (fo=1, routed)           0.274     3.242    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[24]_i_2__0_n_251
    SLICE_X127Y212       LUT6 (Prop_lut6_I0_O)        0.043     3.285 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[24]_i_1__0/O
                         net (fo=1, routed)           0.000     3.285    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_258
    SLICE_X127Y212       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.614     4.411    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X127Y212       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[24]/C
                         clock pessimism              0.093     4.504    
                         clock uncertainty           -0.035     4.469    
    SLICE_X127Y212       FDRE (Setup_fdre_C_D)        0.034     4.503    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[24]
  -------------------------------------------------------------------
                         required time                          4.503    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  1.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (65.063%)  route 0.069ns (34.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.329     0.497    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X123Y213       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y213       FDRE (Prop_fdre_C_Q)         0.100     0.597 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[2]/Q
                         net (fo=17, routed)          0.069     0.666    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/p_1_in
    SLICE_X122Y213       LUT6 (Prop_lut6_I3_O)        0.028     0.694 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.694    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[0]_i_1__1_n_251
    SLICE_X122Y213       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.480     0.700    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X122Y213       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]/C
                         clock pessimism             -0.192     0.508    
    SLICE_X122Y213       FDRE (Hold_fdre_C_D)         0.087     0.595    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.337     0.505    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X135Y208       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y208       FDRE (Prop_fdre_C_Q)         0.100     0.605 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/Q
                         net (fo=2, routed)           0.103     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[16]
    SLICE_X134Y208       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.489     0.709    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y208       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
                         clock pessimism             -0.193     0.516    
    SLICE_X134Y208       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.608    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X127Y207       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y207       FDRE (Prop_fdre_C_Q)         0.100     0.601 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b_reg[0]/Q
                         net (fo=4, routed)           0.072     0.673    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b[0]
    SLICE_X126Y207       LUT6 (Prop_lut6_I0_O)        0.028     0.701 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.701    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i0[2]
    SLICE_X126Y207       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X126Y207       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[2]/C
                         clock pessimism             -0.193     0.512    
    SLICE_X126Y207       FDRE (Hold_fdre_C_D)         0.087     0.599    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X133Y213       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y213       FDRE (Prop_fdre_C_Q)         0.100     0.601 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[29]/Q
                         net (fo=4, routed)           0.072     0.673    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_2_in2_in
    SLICE_X132Y213       LUT2 (Prop_lut2_I1_O)        0.028     0.701 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o[1]_i_1__5/O
                         net (fo=1, routed)           0.000     0.701    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/i_30
    SLICE_X132Y213       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X132Y213       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[1]/C
                         clock pessimism             -0.193     0.512    
    SLICE_X132Y213       FDRE (Hold_fdre_C_D)         0.087     0.599    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.100     0.574 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.629    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.458     0.678    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.204     0.474    
    SLICE_X119Y203       FDRE (Hold_fdre_C_D)         0.047     0.521    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X103Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y200       FDRE (Prop_fdre_C_Q)         0.100     0.568 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.623    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X103Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.452     0.672    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X103Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.204     0.468    
    SLICE_X103Y200       FDRE (Hold_fdre_C_D)         0.047     0.515    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X103Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y200       FDRE (Prop_fdre_C_Q)         0.100     0.568 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.623    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X103Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.452     0.672    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X103Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.204     0.468    
    SLICE_X103Y200       FDRE (Hold_fdre_C_D)         0.044     0.512    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[22]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.324%)  route 0.103ns (46.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.337     0.505    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y209       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y209       FDRE (Prop_fdre_C_Q)         0.118     0.623 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[22]/Q
                         net (fo=2, routed)           0.103     0.726    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[22]
    SLICE_X134Y208       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[22]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.489     0.709    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y208       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[22]_srl3/CLK
                         clock pessimism             -0.190     0.519    
    SLICE_X134Y208       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.613    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[22]_srl3
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.221%)  route 0.155ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.505ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.337     0.505    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X133Y206       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y206       FDRE (Prop_fdre_C_Q)         0.100     0.605 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[20]/Q
                         net (fo=2, routed)           0.155     0.760    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[20]
    SLICE_X134Y208       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.489     0.709    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y208       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[20]_srl3/CLK
                         clock pessimism             -0.172     0.537    
    SLICE_X134Y208       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.639    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[20]_srl3
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.848%)  route 0.066ns (34.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.334     0.502    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y203       FDCE (Prop_fdce_C_Q)         0.100     0.602 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/Q
                         net (fo=2, routed)           0.066     0.668    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg_n_251_[2]
    SLICE_X124Y203       LUT6 (Prop_lut6_I0_O)        0.028     0.696 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.696    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt[3]_i_1_n_251
    SLICE_X124Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.193     0.513    
    SLICE_X124Y203       FDCE (Hold_fdce_C_D)         0.060     0.573    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK0
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.200       1.792      BUFHCE_X1Y49        u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X108Y200      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X112Y203      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/ecr_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X112Y203      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/ecr_dly3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X119Y202      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X119Y202      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X103Y200      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y208      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y208      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y208      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y208      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y208      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y208      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y209      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y209      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[25]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y209      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y209      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y207      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y207      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y207      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y207      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y207      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y207      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y207      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[6]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y207      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y207      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y208      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK1
  To Clock:  Q1_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.009ns (45.210%)  route 1.223ns (54.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 4.359 - 3.200 ) 
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.831     1.521    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     2.530 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXRESETDONE
                         net (fo=4, routed)           1.223     3.753    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/RXRESETDONE_I
    SLICE_X113Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.562     4.359    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/RX_CLK_I
    SLICE_X113Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/C
                         clock pessimism              0.093     4.452    
                         clock uncertainty           -0.035     4.417    
    SLICE_X113Y219       FDRE (Setup_fdre_C_D)       -0.022     4.395    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg
  -------------------------------------------------------------------
                         required time                          4.395    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.259ns (12.655%)  route 1.788ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 4.340 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X122Y217       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y217       FDRE (Prop_fdre_C_Q)         0.259     1.604 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/Q
                         net (fo=69, routed)          1.788     3.392    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[47]_0
    SLICE_X91Y224        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.543     4.340    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/RX_CLK_I
    SLICE_X91Y224        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[32]/C
                         clock pessimism              0.093     4.433    
                         clock uncertainty           -0.035     4.398    
    SLICE_X91Y224        FDRE (Setup_fdre_C_CE)      -0.201     4.197    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[32]
  -------------------------------------------------------------------
                         required time                          4.197    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.259ns (12.655%)  route 1.788ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 4.340 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X122Y217       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y217       FDRE (Prop_fdre_C_Q)         0.259     1.604 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/Q
                         net (fo=69, routed)          1.788     3.392    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[47]_0
    SLICE_X91Y224        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.543     4.340    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/RX_CLK_I
    SLICE_X91Y224        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[33]/C
                         clock pessimism              0.093     4.433    
                         clock uncertainty           -0.035     4.398    
    SLICE_X91Y224        FDRE (Setup_fdre_C_CE)      -0.201     4.197    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[33]
  -------------------------------------------------------------------
                         required time                          4.197    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.259ns (12.655%)  route 1.788ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 4.340 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X122Y217       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y217       FDRE (Prop_fdre_C_Q)         0.259     1.604 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/Q
                         net (fo=69, routed)          1.788     3.392    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[47]_0
    SLICE_X91Y224        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.543     4.340    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/RX_CLK_I
    SLICE_X91Y224        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[34]/C
                         clock pessimism              0.093     4.433    
                         clock uncertainty           -0.035     4.398    
    SLICE_X91Y224        FDRE (Setup_fdre_C_CE)      -0.201     4.197    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[34]
  -------------------------------------------------------------------
                         required time                          4.197    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.259ns (12.655%)  route 1.788ns (87.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 4.340 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X122Y217       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y217       FDRE (Prop_fdre_C_Q)         0.259     1.604 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/Q
                         net (fo=69, routed)          1.788     3.392    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[47]_0
    SLICE_X91Y224        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.543     4.340    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/RX_CLK_I
    SLICE_X91Y224        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[35]/C
                         clock pessimism              0.093     4.433    
                         clock uncertainty           -0.035     4.398    
    SLICE_X91Y224        FDRE (Setup_fdre_C_CE)      -0.201     4.197    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[35]
  -------------------------------------------------------------------
                         required time                          4.197    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.259ns (12.671%)  route 1.785ns (87.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 4.341 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X122Y217       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y217       FDRE (Prop_fdre_C_Q)         0.259     1.604 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/Q
                         net (fo=69, routed)          1.785     3.389    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[47]_0
    SLICE_X91Y223        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.544     4.341    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/RX_CLK_I
    SLICE_X91Y223        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[28]/C
                         clock pessimism              0.093     4.434    
                         clock uncertainty           -0.035     4.399    
    SLICE_X91Y223        FDRE (Setup_fdre_C_CE)      -0.201     4.198    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[28]
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.259ns (12.671%)  route 1.785ns (87.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 4.341 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X122Y217       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y217       FDRE (Prop_fdre_C_Q)         0.259     1.604 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/Q
                         net (fo=69, routed)          1.785     3.389    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[47]_0
    SLICE_X91Y223        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.544     4.341    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/RX_CLK_I
    SLICE_X91Y223        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[29]/C
                         clock pessimism              0.093     4.434    
                         clock uncertainty           -0.035     4.399    
    SLICE_X91Y223        FDRE (Setup_fdre_C_CE)      -0.201     4.198    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[29]
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.259ns (12.671%)  route 1.785ns (87.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 4.341 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X122Y217       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y217       FDRE (Prop_fdre_C_Q)         0.259     1.604 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/Q
                         net (fo=69, routed)          1.785     3.389    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[47]_0
    SLICE_X91Y223        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.544     4.341    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/RX_CLK_I
    SLICE_X91Y223        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[30]/C
                         clock pessimism              0.093     4.434    
                         clock uncertainty           -0.035     4.399    
    SLICE_X91Y223        FDRE (Setup_fdre_C_CE)      -0.201     4.198    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[30]
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.259ns (12.671%)  route 1.785ns (87.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 4.341 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X122Y217       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y217       FDRE (Prop_fdre_C_Q)         0.259     1.604 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/Q
                         net (fo=69, routed)          1.785     3.389    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[47]_0
    SLICE_X91Y223        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.544     4.341    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/RX_CLK_I
    SLICE_X91Y223        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[31]/C
                         clock pessimism              0.093     4.434    
                         clock uncertainty           -0.035     4.399    
    SLICE_X91Y223        FDRE (Setup_fdre_C_CE)      -0.201     4.198    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[31]
  -------------------------------------------------------------------
                         required time                          4.198    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.259ns (12.745%)  route 1.773ns (87.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 4.342 - 3.200 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.655     1.345    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X122Y217       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y217       FDRE (Prop_fdre_C_Q)         0.259     1.604 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/ANY_ONE_O_reg/Q
                         net (fo=69, routed)          1.773     3.377    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[47]_0
    SLICE_X91Y222        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.545     4.342    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/RX_CLK_I
    SLICE_X91Y222        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[24]/C
                         clock pessimism              0.093     4.435    
                         clock uncertainty           -0.035     4.400    
    SLICE_X91Y222        FDRE (Setup_fdre_C_CE)      -0.201     4.199    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/a_reg[24]
  -------------------------------------------------------------------
                         required time                          4.199    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  0.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.107ns (48.433%)  route 0.114ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X132Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y218       FDRE (Prop_fdre_C_Q)         0.107     0.605 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/Q
                         net (fo=2, routed)           0.114     0.719    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[7]
    SLICE_X134Y217       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.482     0.702    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y217       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.172     0.530    
    SLICE_X134Y217       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.646    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.331     0.499    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X135Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y218       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[12]/Q
                         net (fo=2, routed)           0.103     0.702    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[12]
    SLICE_X134Y218       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.481     0.701    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y218       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
                         clock pessimism             -0.191     0.510    
    SLICE_X134Y218       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.612    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.387%)  route 0.062ns (32.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.325     0.493    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X133Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y223       FDRE (Prop_fdre_C_Q)         0.100     0.593 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[22]/Q
                         net (fo=2, routed)           0.062     0.655    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[30]_0[22]
    SLICE_X132Y223       LUT5 (Prop_lut5_I0_O)        0.028     0.683 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[22]_i_1__0/O
                         net (fo=1, routed)           0.000     0.683    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[22]_i_1__0_n_251
    SLICE_X132Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.475     0.695    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X132Y223       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[22]/C
                         clock pessimism             -0.191     0.504    
    SLICE_X132Y223       FDRE (Hold_fdre_C_D)         0.087     0.591    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.331     0.499    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X135Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y218       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[13]/Q
                         net (fo=2, routed)           0.103     0.702    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[13]
    SLICE_X134Y218       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.481     0.701    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y218       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
                         clock pessimism             -0.191     0.510    
    SLICE_X134Y218       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.609    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.331     0.499    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X135Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y218       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/Q
                         net (fo=2, routed)           0.102     0.701    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[0]
    SLICE_X134Y217       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.482     0.702    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y217       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
                         clock pessimism             -0.190     0.512    
    SLICE_X134Y217       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.604    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.261%)  route 0.112ns (48.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X132Y218       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y218       FDRE (Prop_fdre_C_Q)         0.118     0.616 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/Q
                         net (fo=2, routed)           0.112     0.728    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[14]
    SLICE_X134Y218       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.481     0.701    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y218       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
                         clock pessimism             -0.172     0.529    
    SLICE_X134Y218       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.623    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.100     0.566 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.621    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.448     0.668    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.202     0.466    
    SLICE_X119Y219       FDRE (Hold_fdre_C_D)         0.047     0.513    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.296     0.464    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y221       FDRE (Prop_fdre_C_Q)         0.100     0.564 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/Q
                         net (fo=1, routed)           0.055     0.619    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init
    SLICE_X119Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.446     0.666    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X119Y221       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.202     0.464    
    SLICE_X119Y221       FDRE (Hold_fdre_C_D)         0.047     0.511    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.289     0.457    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X101Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y228       FDRE (Prop_fdre_C_Q)         0.100     0.557 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.612    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X101Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.439     0.659    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X101Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.202     0.457    
    SLICE_X101Y228       FDRE (Hold_fdre_C_D)         0.047     0.504    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.289     0.457    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X101Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y228       FDRE (Prop_fdre_C_Q)         0.100     0.557 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.612    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X101Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.439     0.659    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X101Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.202     0.457    
    SLICE_X101Y228       FDRE (Hold_fdre_C_D)         0.047     0.504    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.200       1.792      BUFHCE_X1Y50        u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X84Y211       u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X104Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/ecr_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X104Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/ecr_dly3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X112Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X112Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X101Y228      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y217      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y217      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X134Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y218      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK2
  To Clock:  Q1_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.009ns (48.820%)  route 1.058ns (51.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 4.364 - 3.200 ) 
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.835     1.525    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     2.534 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXRESETDONE
                         net (fo=4, routed)           1.058     3.592    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/RXRESETDONE_I
    SLICE_X113Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.567     4.364    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/RX_CLK_I
    SLICE_X113Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/C
                         clock pessimism              0.093     4.457    
                         clock uncertainty           -0.035     4.422    
    SLICE_X113Y236       FDRE (Setup_fdre_C_D)       -0.022     4.400    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg
  -------------------------------------------------------------------
                         required time                          4.400    
                         arrival time                          -3.592    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.964ns (41.759%)  route 1.345ns (58.241%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.411 - 3.200 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.661     1.351    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y233       FDRE (Prop_fdre_C_Q)         0.236     1.587 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[5]/Q
                         net (fo=5, routed)           0.651     2.238    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1[5]
    SLICE_X131Y230       LUT6 (Prop_lut6_I0_O)        0.126     2.364 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.364    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_3_n_251
    SLICE_X131Y230       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.631 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.631    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_n_251
    SLICE_X131Y231       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.684 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.684    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0_n_251
    SLICE_X131Y232       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.794 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__1/CO[2]
                         net (fo=2, routed)           0.342     3.137    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero15_in
    SLICE_X134Y232       LUT6 (Prop_lut6_I4_O)        0.129     3.266 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_3/O
                         net (fo=1, routed)           0.351     3.617    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_3_n_251
    SLICE_X133Y232       LUT4 (Prop_lut4_I1_O)        0.043     3.660 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.000     3.660    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero0
    SLICE_X133Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.614     4.411    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X133Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.093     4.504    
                         clock uncertainty           -0.035     4.469    
    SLICE_X133Y232       FDRE (Setup_fdre_C_D)        0.034     4.503    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.503    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.450ns (20.483%)  route 1.747ns (79.517%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X118Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y232       FDRE (Prop_fdre_C_Q)         0.236     1.534 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.714     2.248    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X125Y228       LUT4 (Prop_lut4_I1_O)        0.128     2.376 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.665     3.040    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X120Y225       LUT6 (Prop_lut6_I0_O)        0.043     3.083 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_2__0/O
                         net (fo=1, routed)           0.368     3.452    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_2__0_n_251
    SLICE_X121Y230       LUT6 (Prop_lut6_I0_O)        0.043     3.495 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[25]_i_1__0/O
                         net (fo=1, routed)           0.000     3.495    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_257
    SLICE_X121Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X121Y230       FDRE (Setup_fdre_C_D)        0.033     4.472    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[25]
  -------------------------------------------------------------------
                         required time                          4.472    
                         arrival time                          -3.495    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.450ns (20.624%)  route 1.732ns (79.376%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X118Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y232       FDRE (Prop_fdre_C_Q)         0.236     1.534 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.714     2.248    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X125Y228       LUT4 (Prop_lut4_I1_O)        0.128     2.376 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.741     3.117    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X119Y228       LUT6 (Prop_lut6_I0_O)        0.043     3.160 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_2__0/O
                         net (fo=1, routed)           0.277     3.437    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_2__0_n_251
    SLICE_X120Y230       LUT6 (Prop_lut6_I0_O)        0.043     3.480 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[12]_i_1__0/O
                         net (fo=1, routed)           0.000     3.480    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_270
    SLICE_X120Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X120Y230       FDRE (Setup_fdre_C_D)        0.066     4.505    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[12]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.450ns (20.675%)  route 1.727ns (79.325%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X118Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y232       FDRE (Prop_fdre_C_Q)         0.236     1.534 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.714     2.248    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X125Y228       LUT4 (Prop_lut4_I1_O)        0.128     2.376 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.533     2.909    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X124Y224       LUT6 (Prop_lut6_I0_O)        0.043     2.952 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[13]_i_2__0/O
                         net (fo=1, routed)           0.479     3.432    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[13]_i_2__0_n_251
    SLICE_X120Y230       LUT6 (Prop_lut6_I0_O)        0.043     3.475 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.475    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_269
    SLICE_X120Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X120Y230       FDRE (Setup_fdre_C_D)        0.066     4.505    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.413ns (19.012%)  route 1.759ns (80.988%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 4.405 - 3.200 ) 
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.609     1.299    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X117Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y233       FDRE (Prop_fdre_C_Q)         0.204     1.503 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.756     2.259    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[3]
    SLICE_X125Y228       LUT4 (Prop_lut4_I2_O)        0.123     2.382 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.614     2.997    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X127Y224       LUT6 (Prop_lut6_I5_O)        0.043     3.040 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[5]_i_2__0/O
                         net (fo=1, routed)           0.388     3.428    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[5]_i_2__0_n_251
    SLICE_X126Y229       LUT6 (Prop_lut6_I0_O)        0.043     3.471 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.471    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_277
    SLICE_X126Y229       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     4.405    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X126Y229       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[5]/C
                         clock pessimism              0.093     4.498    
                         clock uncertainty           -0.035     4.463    
    SLICE_X126Y229       FDRE (Setup_fdre_C_D)        0.066     4.529    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[5]
  -------------------------------------------------------------------
                         required time                          4.529    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.413ns (19.594%)  route 1.695ns (80.406%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 4.357 - 3.200 ) 
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.609     1.299    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X117Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y233       FDRE (Prop_fdre_C_Q)         0.204     1.503 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.756     2.259    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[3]
    SLICE_X125Y228       LUT4 (Prop_lut4_I2_O)        0.123     2.382 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.506     2.888    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X120Y224       LUT6 (Prop_lut6_I5_O)        0.043     2.931 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[22]_i_2__0/O
                         net (fo=1, routed)           0.432     3.364    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[22]_i_2__0_n_251
    SLICE_X120Y228       LUT6 (Prop_lut6_I0_O)        0.043     3.407 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[22]_i_1__0/O
                         net (fo=1, routed)           0.000     3.407    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_260
    SLICE_X120Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.560     4.357    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X120Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[22]/C
                         clock pessimism              0.093     4.450    
                         clock uncertainty           -0.035     4.415    
    SLICE_X120Y228       FDRE (Setup_fdre_C_D)        0.065     4.480    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[22]
  -------------------------------------------------------------------
                         required time                          4.480    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.450ns (21.384%)  route 1.654ns (78.616%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 4.406 - 3.200 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X118Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y232       FDRE (Prop_fdre_C_Q)         0.236     1.534 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.714     2.248    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X125Y228       LUT4 (Prop_lut4_I1_O)        0.128     2.376 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.511     2.887    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X128Y226       LUT6 (Prop_lut6_I0_O)        0.043     2.930 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_2__0/O
                         net (fo=1, routed)           0.430     3.359    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_2__0_n_251
    SLICE_X125Y230       LUT6 (Prop_lut6_I0_O)        0.043     3.402 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_1__0/O
                         net (fo=1, routed)           0.000     3.402    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_263
    SLICE_X125Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.609     4.406    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X125Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/C
                         clock pessimism              0.093     4.499    
                         clock uncertainty           -0.035     4.464    
    SLICE_X125Y230       FDRE (Setup_fdre_C_D)        0.034     4.498    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]
  -------------------------------------------------------------------
                         required time                          4.498    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.450ns (21.666%)  route 1.627ns (78.334%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 4.405 - 3.200 ) 
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     1.298    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X118Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y232       FDRE (Prop_fdre_C_Q)         0.236     1.534 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[2]/Q
                         net (fo=14, routed)          0.714     2.248    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[2]
    SLICE_X125Y228       LUT4 (Prop_lut4_I1_O)        0.128     2.376 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.527     2.903    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X124Y224       LUT6 (Prop_lut6_I0_O)        0.043     2.946 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[2]_i_2__0/O
                         net (fo=1, routed)           0.386     3.332    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[2]_i_2__0_n_251
    SLICE_X124Y229       LUT6 (Prop_lut6_I0_O)        0.043     3.375 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.375    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_280
    SLICE_X124Y229       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.608     4.405    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y229       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]/C
                         clock pessimism              0.093     4.498    
                         clock uncertainty           -0.035     4.463    
    SLICE_X124Y229       FDRE (Setup_fdre_C_D)        0.034     4.497    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]
  -------------------------------------------------------------------
                         required time                          4.497    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.388ns (18.691%)  route 1.688ns (81.309%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 4.406 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.607     1.297    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X118Y231       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y231       FDRE (Prop_fdre_C_Q)         0.259     1.556 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.559     2.115    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[1]
    SLICE_X119Y228       LUT4 (Prop_lut4_I0_O)        0.043     2.158 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.748     2.906    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X127Y225       LUT6 (Prop_lut6_I2_O)        0.043     2.949 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_2__0/O
                         net (fo=1, routed)           0.381     3.330    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_2__0_n_251
    SLICE_X124Y231       LUT6 (Prop_lut6_I0_O)        0.043     3.373 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[10]_i_1__0/O
                         net (fo=1, routed)           0.000     3.373    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_272
    SLICE_X124Y231       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.609     4.406    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X124Y231       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]/C
                         clock pessimism              0.093     4.499    
                         clock uncertainty           -0.035     4.464    
    SLICE_X124Y231       FDRE (Setup_fdre_C_D)        0.034     4.498    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[10]
  -------------------------------------------------------------------
                         required time                          4.498    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  1.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.601%)  route 0.110ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y233       FDRE (Prop_fdre_C_Q)         0.100     0.598 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[24]/Q
                         net (fo=2, routed)           0.110     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[24]
    SLICE_X126Y233       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.479     0.699    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X126Y233       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/CLK
                         clock pessimism             -0.172     0.527    
    SLICE_X126Y233       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.619    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.182%)  route 0.147ns (61.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y233       FDRE (Prop_fdre_C_Q)         0.091     0.589 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/Q
                         net (fo=2, routed)           0.147     0.736    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[31]
    SLICE_X126Y233       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.479     0.699    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X126Y233       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/CLK
                         clock pessimism             -0.172     0.527    
    SLICE_X126Y233       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.643    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.902%)  route 0.109ns (52.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.697ns
    Source Clock Delay      (SCD):    0.496ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.328     0.496    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X129Y231       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y231       FDRE (Prop_fdre_C_Q)         0.100     0.596 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[18]/Q
                         net (fo=2, routed)           0.109     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[18]
    SLICE_X126Y231       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.477     0.697    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X126Y231       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
                         clock pessimism             -0.172     0.525    
    SLICE_X126Y231       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.611    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.601%)  route 0.110ns (52.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.330     0.498    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y233       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y233       FDRE (Prop_fdre_C_Q)         0.100     0.598 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[26]/Q
                         net (fo=2, routed)           0.110     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[26]
    SLICE_X126Y233       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.479     0.699    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X126Y233       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3/CLK
                         clock pessimism             -0.172     0.527    
    SLICE_X126Y233       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.613    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.318%)  route 0.071ns (35.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.324     0.492    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X131Y227       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y227       FDRE (Prop_fdre_C_Q)         0.100     0.592 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[21]/Q
                         net (fo=4, routed)           0.071     0.663    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_0_in24_in
    SLICE_X130Y227       LUT2 (Prop_lut2_I0_O)        0.028     0.691 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o[9]_i_1__4/O
                         net (fo=1, routed)           0.000     0.691    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/i_22
    SLICE_X130Y227       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.474     0.694    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X130Y227       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[9]/C
                         clock pessimism             -0.191     0.503    
    SLICE_X130Y227       FDRE (Hold_fdre_C_D)         0.087     0.590    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.773%)  route 0.144ns (61.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.697ns
    Source Clock Delay      (SCD):    0.495ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.327     0.495    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X129Y230       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y230       FDRE (Prop_fdre_C_Q)         0.091     0.586 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/Q
                         net (fo=2, routed)           0.144     0.730    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[7]
    SLICE_X130Y230       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.477     0.697    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y230       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.190     0.507    
    SLICE_X130Y230       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.625    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.100     0.568 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.623    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.203     0.468    
    SLICE_X111Y236       FDRE (Hold_fdre_C_D)         0.047     0.515    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.292     0.460    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X95Y235        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y235        FDRE (Prop_fdre_C_Q)         0.100     0.560 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.615    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X95Y235        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.442     0.662    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X95Y235        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.202     0.460    
    SLICE_X95Y235        FDRE (Hold_fdre_C_D)         0.047     0.507    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.672ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X101Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y248       FDRE (Prop_fdre_C_Q)         0.100     0.568 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.623    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X101Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.452     0.672    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X101Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.204     0.468    
    SLICE_X101Y248       FDRE (Hold_fdre_C_D)         0.047     0.515    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.292     0.460    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X95Y235        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y235        FDRE (Prop_fdre_C_Q)         0.100     0.560 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.615    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X95Y235        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.442     0.662    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X95Y235        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.202     0.460    
    SLICE_X95Y235        FDRE (Hold_fdre_C_D)         0.044     0.504    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.200       1.792      BUFHCE_X1Y51        u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X112Y236      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/ecr_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X112Y236      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/ecr_dly3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X113Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X113Y235      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/err_rst_cnt_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X95Y235       u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X95Y235       u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y233      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y233      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[25]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y233      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y233      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y230      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y233      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X126Y233      u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[25]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_RXCLK3
  To Clock:  Q1_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        1.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.953ns (45.267%)  route 1.152ns (54.733%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X136Y244       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y244       FDRE (Prop_fdre_C_Q)         0.236     1.596 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[5]/Q
                         net (fo=5, routed)           0.668     2.264    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1[5]
    SLICE_X132Y242       LUT6 (Prop_lut6_I0_O)        0.126     2.390 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.390    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_i_3_n_251
    SLICE_X132Y242       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.646 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.646    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry_n_251
    SLICE_X132Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.700 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.700    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__0_n_251
    SLICE_X132Y244       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     2.810 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero1_carry__1/CO[2]
                         net (fo=2, routed)           0.237     3.047    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero15_in
    SLICE_X133Y245       LUT6 (Prop_lut6_I4_O)        0.128     3.175 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_5/O
                         net (fo=1, routed)           0.247     3.422    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_5_n_251
    SLICE_X134Y245       LUT4 (Prop_lut4_I3_O)        0.043     3.465 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.000     3.465    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/all_one_or_zero0
    SLICE_X134Y245       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.622     4.419    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X134Y245       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg/C
                         clock pessimism              0.093     4.512    
                         clock uncertainty           -0.035     4.477    
    SLICE_X134Y245       FDRE (Setup_fdre_C_D)        0.064     4.541    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genzero16.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          4.541    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.362ns (17.646%)  route 1.689ns (82.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.411 - 3.200 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.667     1.357    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X130Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y248       FDRE (Prop_fdre_C_Q)         0.236     1.593 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.689     3.282    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/init_r1
    SLICE_X123Y236       LUT6 (Prop_lut6_I2_O)        0.126     3.408 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_2__0/O
                         net (fo=1, routed)           0.000     3.408    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_2__0_n_251
    SLICE_X123Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.614     4.411    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X123Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[6]/C
                         clock pessimism              0.093     4.504    
                         clock uncertainty           -0.035     4.469    
    SLICE_X123Y236       FDRE (Setup_fdre_C_D)        0.034     4.503    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          4.503    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.352ns (17.016%)  route 1.717ns (82.984%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 4.413 - 3.200 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y244       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y244       FDRE (Prop_fdre_C_Q)         0.223     1.531 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.594     2.125    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[0]_0[3]
    SLICE_X121Y240       LUT4 (Prop_lut4_I2_O)        0.043     2.168 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.796     2.965    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_2
    SLICE_X131Y237       LUT6 (Prop_lut6_I2_O)        0.043     3.008 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_2__0/O
                         net (fo=1, routed)           0.326     3.334    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_2__0_n_251
    SLICE_X131Y239       LUT6 (Prop_lut6_I0_O)        0.043     3.377 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_1__0/O
                         net (fo=1, routed)           0.000     3.377    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_263
    SLICE_X131Y239       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     4.413    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X131Y239       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/C
                         clock pessimism              0.093     4.506    
                         clock uncertainty           -0.035     4.471    
    SLICE_X131Y239       FDRE (Setup_fdre_C_D)        0.034     4.505    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]
  -------------------------------------------------------------------
                         required time                          4.505    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.236ns (13.927%)  route 1.459ns (86.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.667     1.357    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X130Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y248       FDRE (Prop_fdre_C_Q)         0.236     1.593 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.459     3.052    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/init_r1
    SLICE_X134Y239       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.619     4.416    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/RX_CLK_I
    SLICE_X134Y239       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[2]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X134Y239       FDRE (Setup_fdre_C_CE)      -0.261     4.213    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          4.213    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.236ns (13.927%)  route 1.459ns (86.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.667     1.357    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X130Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y248       FDRE (Prop_fdre_C_Q)         0.236     1.593 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.459     3.052    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/init_r1
    SLICE_X134Y239       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.619     4.416    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/RX_CLK_I
    SLICE_X134Y239       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[5]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X134Y239       FDRE (Setup_fdre_C_CE)      -0.261     4.213    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[5]
  -------------------------------------------------------------------
                         required time                          4.213    
                         arrival time                          -3.052    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.352ns (17.460%)  route 1.664ns (82.540%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.214ns = ( 4.414 - 3.200 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y244       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y244       FDRE (Prop_fdre_C_Q)         0.223     1.531 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=14, routed)          0.611     2.142    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs_reg[0]_0[0]
    SLICE_X122Y240       LUT4 (Prop_lut4_I3_O)        0.043     2.185 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.626     2.811    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O_reg[31]_5
    SLICE_X126Y236       LUT6 (Prop_lut6_I5_O)        0.043     2.854 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[23]_i_2__0/O
                         net (fo=1, routed)           0.427     3.281    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[23]_i_2__0_n_251
    SLICE_X129Y240       LUT6 (Prop_lut6_I0_O)        0.043     3.324 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[23]_i_1__0/O
                         net (fo=1, routed)           0.000     3.324    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_259
    SLICE_X129Y240       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.617     4.414    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X129Y240       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[23]/C
                         clock pessimism              0.093     4.507    
                         clock uncertainty           -0.035     4.472    
    SLICE_X129Y240       FDRE (Setup_fdre_C_D)        0.034     4.506    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[23]
  -------------------------------------------------------------------
                         required time                          4.506    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.352ns (17.620%)  route 1.646ns (82.380%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 4.412 - 3.200 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y244       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y244       FDRE (Prop_fdre_C_Q)         0.223     1.531 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.589     2.120    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]_0[3]
    SLICE_X121Y240       LUT4 (Prop_lut4_I2_O)        0.043     2.163 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.775     2.938    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X128Y235       LUT6 (Prop_lut6_I0_O)        0.043     2.981 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[9]_i_2__0/O
                         net (fo=1, routed)           0.282     3.263    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[9]_i_2__0_n_251
    SLICE_X128Y238       LUT6 (Prop_lut6_I0_O)        0.043     3.306 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.306    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_273
    SLICE_X128Y238       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.615     4.412    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X128Y238       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]/C
                         clock pessimism              0.093     4.505    
                         clock uncertainty           -0.035     4.470    
    SLICE_X128Y238       FDRE (Setup_fdre_C_D)        0.034     4.504    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]
  -------------------------------------------------------------------
                         required time                          4.504    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.362ns (18.318%)  route 1.614ns (81.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.667     1.357    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X130Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y248       FDRE (Prop_fdre_C_Q)         0.236     1.593 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.614     3.207    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/init_r1
    SLICE_X132Y237       LUT5 (Prop_lut5_I2_O)        0.126     3.333 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[10]_i_1__3/O
                         net (fo=1, routed)           0.000     3.333    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[10]_i_1__3_n_251
    SLICE_X132Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X132Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[10]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X132Y237       FDRE (Setup_fdre_C_D)        0.066     4.539    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                          4.539    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 1.009ns (58.798%)  route 0.707ns (41.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.219ns = ( 4.419 - 3.200 ) 
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.842     1.532    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[0])
                                                      1.009     2.541 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXDATA[0]
                         net (fo=1, routed)           0.707     3.249    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_DATA_I[0]
    SLICE_X133Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.622     4.419    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X133Y246       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[0]/C
                         clock pessimism              0.093     4.512    
                         clock uncertainty           -0.035     4.477    
    SLICE_X133Y246       FDRE (Setup_fdre_C_D)       -0.022     4.455    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.362ns (18.703%)  route 1.573ns (81.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 4.411 - 3.200 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.667     1.357    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X130Y248       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y248       FDRE (Prop_fdre_C_Q)         0.236     1.593 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=89, routed)          1.573     3.166    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/init_r1
    SLICE_X123Y236       LUT6 (Prop_lut6_I2_O)        0.126     3.292 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[5]_i_1__5/O
                         net (fo=1, routed)           0.000     3.292    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[5]_i_1__5_n_251
    SLICE_X123Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.614     4.411    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X123Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]/C
                         clock pessimism              0.093     4.504    
                         clock uncertainty           -0.035     4.469    
    SLICE_X123Y236       FDRE (Setup_fdre_C_D)        0.033     4.502    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          4.502    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  1.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.329     0.497    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X123Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y236       FDRE (Prop_fdre_C_Q)         0.100     0.597 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[5]/Q
                         net (fo=18, routed)          0.062     0.659    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/p_2_in
    SLICE_X122Y236       LUT2 (Prop_lut2_I0_O)        0.028     0.687 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o[8]_i_1__2/O
                         net (fo=1, routed)           0.000     0.687    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/p_0_out[8]
    SLICE_X122Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.480     0.700    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X122Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[8]/C
                         clock pessimism             -0.192     0.508    
    SLICE_X122Y236       FDRE (Hold_fdre_C_D)         0.087     0.595    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.613%)  route 0.115ns (53.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y243       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y243       FDRE (Prop_fdre_C_Q)         0.100     0.603 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[12]/Q
                         net (fo=2, routed)           0.115     0.718    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[12]
    SLICE_X130Y243       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y243       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
                         clock pessimism             -0.193     0.514    
    SLICE_X130Y243       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.616    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.829%)  route 0.109ns (52.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y243       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y243       FDRE (Prop_fdre_C_Q)         0.100     0.603 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[0]/Q
                         net (fo=2, routed)           0.109     0.712    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[0]
    SLICE_X130Y241       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y241       SRL16E                                       r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
                         clock pessimism             -0.190     0.516    
    SLICE_X130Y241       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.608    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X127Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y249       FDRE (Prop_fdre_C_Q)         0.100     0.603 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.658    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X127Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X127Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.204     0.503    
    SLICE_X127Y249       FDRE (Hold_fdre_C_D)         0.047     0.550    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X127Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y249       FDRE (Prop_fdre_C_Q)         0.100     0.603 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.658    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X127Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X127Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.204     0.503    
    SLICE_X127Y249       FDRE (Hold_fdre_C_D)         0.047     0.550    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X127Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y249       FDRE (Prop_fdre_C_Q)         0.100     0.603 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.658    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X127Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X127Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.204     0.503    
    SLICE_X127Y249       FDRE (Hold_fdre_C_D)         0.044     0.547    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (61.086%)  route 0.082ns (38.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.333     0.501    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X133Y235       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y235       FDRE (Prop_fdre_C_Q)         0.100     0.601 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[14]/Q
                         net (fo=4, routed)           0.082     0.683    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_0_in17_in
    SLICE_X132Y235       LUT2 (Prop_lut2_I0_O)        0.028     0.711 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o[16]_i_1__4/O
                         net (fo=1, routed)           0.000     0.711    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/i_15
    SLICE_X132Y235       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.485     0.705    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X132Y235       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[16]/C
                         clock pessimism             -0.193     0.512    
    SLICE_X132Y235       FDRE (Hold_fdre_C_D)         0.087     0.599    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.917%)  route 0.086ns (40.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.700ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.329     0.497    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X123Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y236       FDRE (Prop_fdre_C_Q)         0.100     0.597 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs_reg[6]/Q
                         net (fo=15, routed)          0.086     0.683    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/p_0_in
    SLICE_X122Y236       LUT2 (Prop_lut2_I0_O)        0.028     0.711 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o[21]_i_1__0/O
                         net (fo=1, routed)           0.000     0.711    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/p_0_out[21]
    SLICE_X122Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.480     0.700    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/RX_CLK_I
    SLICE_X122Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[21]/C
                         clock pessimism             -0.192     0.508    
    SLICE_X122Y236       FDRE (Hold_fdre_C_D)         0.087     0.595    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.565%)  route 0.111ns (46.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.503ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.335     0.503    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/RX_CLK_I
    SLICE_X133Y239       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y239       FDRE (Prop_fdre_C_Q)         0.100     0.603 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg[2]/Q
                         net (fo=2, routed)           0.111     0.714    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg_n_251_[2]
    SLICE_X134Y239       LUT1 (Prop_lut1_I0_O)        0.028     0.742 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o[5]_i_1/O
                         net (fo=1, routed)           0.000     0.742    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o[5]_i_1_n_251
    SLICE_X134Y239       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.488     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/RX_CLK_I
    SLICE_X134Y239       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[5]/C
                         clock pessimism             -0.172     0.536    
    SLICE_X134Y239       FDRE (Hold_fdre_C_D)         0.087     0.623    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.334     0.502    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X133Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y237       FDRE (Prop_fdre_C_Q)         0.100     0.602 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/seed_r1_reg[9]/Q
                         net (fo=3, routed)           0.090     0.692    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/Q[9]
    SLICE_X132Y237       LUT5 (Prop_lut5_I0_O)        0.028     0.720 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[9]_i_1__3/O
                         net (fo=1, routed)           0.000     0.720    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[9]_i_1__3_n_251
    SLICE_X132Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X132Y237       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[9]/C
                         clock pessimism             -0.193     0.513    
    SLICE_X132Y237       FDRE (Hold_fdre_C_D)         0.087     0.600    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_RXCLK3
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.200       1.792      BUFHCE_X1Y52        u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X127Y249      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X127Y249      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X127Y249      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X130Y248      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X134Y249      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.200       2.450      SLICE_X134Y245      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y241      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y241      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y241      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y241      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y241      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y241      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y241      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[6]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y241      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.600       0.958      SLICE_X130Y243      u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q1_TX0
  To Clock:  Q1_TX0

Setup :            0  Failing Endpoints,  Worst Slack        0.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.266ns (13.423%)  route 1.716ns (86.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.408 - 3.200 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.614     1.304    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X121Y238       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y238       FDRE (Prop_fdre_C_Q)         0.223     1.527 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.369     2.896    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[3]
    SLICE_X142Y228       LUT5 (Prop_lut5_I1_O)        0.043     2.939 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.346     3.286    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.611     4.408    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/C
                         clock pessimism              0.093     4.501    
                         clock uncertainty           -0.035     4.466    
    SLICE_X143Y228       FDRE (Setup_fdre_C_R)       -0.304     4.162    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.266ns (13.423%)  route 1.716ns (86.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.408 - 3.200 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.614     1.304    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X121Y238       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y238       FDRE (Prop_fdre_C_Q)         0.223     1.527 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.369     2.896    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[3]
    SLICE_X142Y228       LUT5 (Prop_lut5_I1_O)        0.043     2.939 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.346     3.286    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.611     4.408    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/C
                         clock pessimism              0.093     4.501    
                         clock uncertainty           -0.035     4.466    
    SLICE_X143Y228       FDRE (Setup_fdre_C_R)       -0.304     4.162    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.266ns (13.423%)  route 1.716ns (86.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.408 - 3.200 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.614     1.304    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X121Y238       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y238       FDRE (Prop_fdre_C_Q)         0.223     1.527 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.369     2.896    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[3]
    SLICE_X142Y228       LUT5 (Prop_lut5_I1_O)        0.043     2.939 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.346     3.286    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.611     4.408    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/C
                         clock pessimism              0.093     4.501    
                         clock uncertainty           -0.035     4.466    
    SLICE_X143Y228       FDRE (Setup_fdre_C_R)       -0.304     4.162    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.266ns (13.423%)  route 1.716ns (86.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.408 - 3.200 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.614     1.304    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X121Y238       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y238       FDRE (Prop_fdre_C_Q)         0.223     1.527 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.369     2.896    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[3]
    SLICE_X142Y228       LUT5 (Prop_lut5_I1_O)        0.043     2.939 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.346     3.286    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.611     4.408    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/C
                         clock pessimism              0.093     4.501    
                         clock uncertainty           -0.035     4.466    
    SLICE_X143Y228       FDRE (Setup_fdre_C_R)       -0.304     4.162    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.266ns (13.423%)  route 1.716ns (86.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.408 - 3.200 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.614     1.304    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X121Y238       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y238       FDRE (Prop_fdre_C_Q)         0.223     1.527 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.369     2.896    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[3]
    SLICE_X142Y228       LUT5 (Prop_lut5_I1_O)        0.043     2.939 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.346     3.286    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.611     4.408    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[5]/C
                         clock pessimism              0.093     4.501    
                         clock uncertainty           -0.035     4.466    
    SLICE_X143Y228       FDRE (Setup_fdre_C_R)       -0.304     4.162    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.266ns (13.423%)  route 1.716ns (86.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.408 - 3.200 ) 
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.614     1.304    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X121Y238       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y238       FDRE (Prop_fdre_C_Q)         0.223     1.527 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          1.369     2.896    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[3]
    SLICE_X142Y228       LUT5 (Prop_lut5_I1_O)        0.043     2.939 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.346     3.286    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.611     4.408    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[6]/C
                         clock pessimism              0.093     4.501    
                         clock uncertainty           -0.035     4.466    
    SLICE_X143Y228       FDRE (Setup_fdre_C_R)       -0.304     4.162    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.266ns (12.861%)  route 1.802ns (87.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.408 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.607     1.297    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X115Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y232       FDRE (Prop_fdre_C_Q)         0.223     1.520 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/Q
                         net (fo=60, routed)          1.428     2.948    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[2]
    SLICE_X143Y228       LUT4 (Prop_lut4_I3_O)        0.043     2.991 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2/O
                         net (fo=6, routed)           0.374     3.365    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2_n_251
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.611     4.408    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/C
                         clock pessimism              0.093     4.501    
                         clock uncertainty           -0.035     4.466    
    SLICE_X143Y228       FDRE (Setup_fdre_C_CE)      -0.201     4.265    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.265    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.266ns (12.861%)  route 1.802ns (87.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.408 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.607     1.297    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X115Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y232       FDRE (Prop_fdre_C_Q)         0.223     1.520 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/Q
                         net (fo=60, routed)          1.428     2.948    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[2]
    SLICE_X143Y228       LUT4 (Prop_lut4_I3_O)        0.043     2.991 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2/O
                         net (fo=6, routed)           0.374     3.365    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2_n_251
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.611     4.408    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/C
                         clock pessimism              0.093     4.501    
                         clock uncertainty           -0.035     4.466    
    SLICE_X143Y228       FDRE (Setup_fdre_C_CE)      -0.201     4.265    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                          4.265    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.266ns (12.861%)  route 1.802ns (87.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.408 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.607     1.297    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X115Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y232       FDRE (Prop_fdre_C_Q)         0.223     1.520 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/Q
                         net (fo=60, routed)          1.428     2.948    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[2]
    SLICE_X143Y228       LUT4 (Prop_lut4_I3_O)        0.043     2.991 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2/O
                         net (fo=6, routed)           0.374     3.365    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2_n_251
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.611     4.408    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/C
                         clock pessimism              0.093     4.501    
                         clock uncertainty           -0.035     4.466    
    SLICE_X143Y228       FDRE (Setup_fdre_C_CE)      -0.201     4.265    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                          4.265    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_TX0 rise@3.200ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.266ns (12.861%)  route 1.802ns (87.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 4.408 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.607     1.297    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X115Y232       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y232       FDRE (Prop_fdre_C_Q)         0.223     1.520 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[2]/Q
                         net (fo=60, routed)          1.428     2.948    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[2]
    SLICE_X143Y228       LUT4 (Prop_lut4_I3_O)        0.043     2.991 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2/O
                         net (fo=6, routed)           0.374     3.365    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_2_n_251
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.611     4.408    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X143Y228       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/C
                         clock pessimism              0.093     4.501    
                         clock uncertainty           -0.035     4.466    
    SLICE_X143Y228       FDRE (Setup_fdre_C_CE)      -0.201     4.265    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          4.265    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.567%)  route 0.070ns (35.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.336     0.504    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/TX_CLK_I
    SLICE_X137Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y211       FDRE (Prop_fdre_C_Q)         0.100     0.604 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/prbs_reg[14]/Q
                         net (fo=5, routed)           0.070     0.674    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/p_0_in
    SLICE_X136Y211       LUT2 (Prop_lut2_I1_O)        0.028     0.702 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/data_o[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.702    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/p_0_out[8]
    SLICE_X136Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.489     0.709    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/TX_CLK_I
    SLICE_X136Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/data_o_reg[8]/C
                         clock pessimism             -0.194     0.515    
    SLICE_X136Y211       FDRE (Hold_fdre_C_D)         0.087     0.602    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_23bit/bit32.p23_32/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.602    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/TXDATA[30]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.091ns (27.733%)  route 0.237ns (72.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.504ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.336     0.504    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X145Y211       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y211       FDRE (Prop_fdre_C_Q)         0.091     0.595 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[36]/Q
                         net (fo=1, routed)           0.237     0.832    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/txdata_i[30]
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/TXDATA[30]
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.655     0.875    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/TXUSRCLK2_I
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK2
                         clock pessimism             -0.191     0.684    
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[30])
                                                      0.042     0.726    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.338     0.506    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X141Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y203       FDRE (Prop_fdre_C_Q)         0.100     0.606 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[11]/Q
                         net (fo=1, routed)           0.055     0.661    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata_i[13]
    SLICE_X141Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.491     0.711    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X141Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]/C
                         clock pessimism             -0.205     0.506    
    SLICE_X141Y203       FDRE (Hold_fdre_C_D)         0.047     0.553    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.338     0.506    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X137Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y203       FDRE (Prop_fdre_C_Q)         0.100     0.606 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[12]/Q
                         net (fo=1, routed)           0.055     0.661    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata_i[14]
    SLICE_X137Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.491     0.711    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X137Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[14]/C
                         clock pessimism             -0.205     0.506    
    SLICE_X137Y203       FDRE (Hold_fdre_C_D)         0.047     0.553    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.338     0.506    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X141Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y203       FDRE (Prop_fdre_C_Q)         0.100     0.606 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[19]/Q
                         net (fo=1, routed)           0.055     0.661    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata_i[23]
    SLICE_X141Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.491     0.711    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X141Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[23]/C
                         clock pessimism             -0.205     0.506    
    SLICE_X141Y203       FDRE (Hold_fdre_C_D)         0.047     0.553    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.299     0.467    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X101Y205       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y205       FDPE (Prop_fdpe_C_Q)         0.100     0.567 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.622    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X101Y205       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.451     0.671    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X101Y205       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.204     0.467    
    SLICE_X101Y205       FDPE (Hold_fdpe_C_D)         0.047     0.514    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.296     0.464    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X95Y205        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y205        FDRE (Prop_fdre_C_Q)         0.100     0.564 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.619    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X95Y205        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.447     0.667    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X95Y205        FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.203     0.464    
    SLICE_X95Y205        FDRE (Hold_fdre_C_D)         0.047     0.511    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.304     0.472    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X105Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y200       FDRE (Prop_fdre_C_Q)         0.100     0.572 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.627    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X105Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.456     0.676    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X105Y200       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.204     0.472    
    SLICE_X105Y200       FDRE (Hold_fdre_C_D)         0.047     0.519    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.334     0.502    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X145Y214       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y214       FDRE (Prop_fdre_C_Q)         0.100     0.602 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[11]/Q
                         net (fo=1, routed)           0.055     0.657    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata_i[13]
    SLICE_X145Y214       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.486     0.706    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X145Y214       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]/C
                         clock pessimism             -0.204     0.502    
    SLICE_X145Y214       FDRE (Hold_fdre_C_D)         0.047     0.549    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q1_TX0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             Q1_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_TX0 rise@0.000ns - Q1_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.291     0.459    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X101Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y219       FDRE (Prop_fdre_C_Q)         0.100     0.559 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.614    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X101Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q1_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y48         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.441     0.661    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/TXUSRCLK2_I
    SLICE_X101Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.202     0.459    
    SLICE_X101Y219       FDRE (Hold_fdre_C_D)         0.047     0.506    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q1_TX0
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.200       0.098      GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         3.200       0.776      GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.200       1.792      BUFHCE_X1Y48        u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X99Y238       u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X99Y238       u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X98Y238       u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X98Y238       u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X141Y214      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X140Y214      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X138Y214      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X138Y214      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X139Y214      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[27]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.600       1.200      SLICE_X139Y214      u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[30]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X133Y200      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[23]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X131Y201      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X131Y201      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X133Y200      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[31]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X131Y202      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[3]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X131Y202      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[3]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X131Y201      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X131Y201      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X131Y202      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[5]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.600       1.250      SLICE_X131Y202      u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  REFCLK0_0
  To Clock:  REFCLK0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REFCLK0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK0P_I[0] }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period  n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y0   u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtxe2_common/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I            n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y0    u_buf_q0_clk0/I



---------------------------------------------------------------------------------------------------
From Clock:  REFCLK0_1
  To Clock:  REFCLK0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REFCLK0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTREFCLK1P_I[0] }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y7  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y6  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y5  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y3  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y4  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y2  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y1  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y0  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_COMMON/GTREFCLK1   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y1   u_ibert_core/inst/QUAD[1].u_q/u_common/u_gtxe2_common/GTREFCLK1
Min Period  n/a     GTXE2_COMMON/GTREFCLK1   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y0   u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtxe2_common/GTREFCLK1



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       26.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.363ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.352ns (10.470%)  route 3.010ns (89.530%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X73Y308        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y308        FDRE (Prop_fdre_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.465     7.389    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X76Y308        LUT2 (Prop_lut2_I0_O)        0.043     7.432 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_2/O
                         net (fo=8, routed)           0.747     8.179    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X78Y305        LUT6 (Prop_lut6_I0_O)        0.043     8.222 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.646     8.869    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X83Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.912 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.152    10.064    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X69Y301        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X69Y301        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.891    36.640    
                         clock uncertainty           -0.035    36.604    
    SLICE_X69Y301        FDPE (Recov_fdpe_C_PRE)     -0.178    36.426    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         36.426    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 26.363    

Slack (MET) :             26.363ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.352ns (10.470%)  route 3.010ns (89.530%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X73Y308        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y308        FDRE (Prop_fdre_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.465     7.389    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X76Y308        LUT2 (Prop_lut2_I0_O)        0.043     7.432 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_2/O
                         net (fo=8, routed)           0.747     8.179    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X78Y305        LUT6 (Prop_lut6_I0_O)        0.043     8.222 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.646     8.869    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X83Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.912 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.152    10.064    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X69Y301        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X69Y301        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.891    36.640    
                         clock uncertainty           -0.035    36.604    
    SLICE_X69Y301        FDPE (Recov_fdpe_C_PRE)     -0.178    36.426    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         36.426    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                 26.363    

Slack (MET) :             26.449ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.352ns (10.731%)  route 2.928ns (89.269%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X73Y308        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y308        FDRE (Prop_fdre_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.465     7.389    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X76Y308        LUT2 (Prop_lut2_I0_O)        0.043     7.432 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_2/O
                         net (fo=8, routed)           0.747     8.179    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X78Y305        LUT6 (Prop_lut6_I0_O)        0.043     8.222 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.646     8.869    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X83Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.912 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     9.982    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X71Y303        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X71Y303        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X71Y303        FDCE (Recov_fdce_C_CLR)     -0.212    36.431    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 26.449    

Slack (MET) :             26.449ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.352ns (10.731%)  route 2.928ns (89.269%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X73Y308        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y308        FDRE (Prop_fdre_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.465     7.389    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X76Y308        LUT2 (Prop_lut2_I0_O)        0.043     7.432 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_2/O
                         net (fo=8, routed)           0.747     8.179    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X78Y305        LUT6 (Prop_lut6_I0_O)        0.043     8.222 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.646     8.869    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X83Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.912 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     9.982    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X71Y303        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X71Y303        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X71Y303        FDCE (Recov_fdce_C_CLR)     -0.212    36.431    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 26.449    

Slack (MET) :             26.449ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.352ns (10.731%)  route 2.928ns (89.269%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X73Y308        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y308        FDRE (Prop_fdre_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.465     7.389    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X76Y308        LUT2 (Prop_lut2_I0_O)        0.043     7.432 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_2/O
                         net (fo=8, routed)           0.747     8.179    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X78Y305        LUT6 (Prop_lut6_I0_O)        0.043     8.222 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.646     8.869    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X83Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.912 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     9.982    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X71Y303        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X71Y303        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X71Y303        FDCE (Recov_fdce_C_CLR)     -0.212    36.431    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 26.449    

Slack (MET) :             26.449ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.352ns (10.731%)  route 2.928ns (89.269%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X73Y308        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y308        FDRE (Prop_fdre_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.465     7.389    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X76Y308        LUT2 (Prop_lut2_I0_O)        0.043     7.432 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_2/O
                         net (fo=8, routed)           0.747     8.179    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X78Y305        LUT6 (Prop_lut6_I0_O)        0.043     8.222 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.646     8.869    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X83Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.912 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     9.982    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X71Y303        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X71Y303        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X71Y303        FDCE (Recov_fdce_C_CLR)     -0.212    36.431    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         36.431    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 26.449    

Slack (MET) :             26.474ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.352ns (10.731%)  route 2.928ns (89.269%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X73Y308        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y308        FDRE (Prop_fdre_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.465     7.389    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X76Y308        LUT2 (Prop_lut2_I0_O)        0.043     7.432 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_2/O
                         net (fo=8, routed)           0.747     8.179    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X78Y305        LUT6 (Prop_lut6_I0_O)        0.043     8.222 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.646     8.869    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X83Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.912 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     9.982    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X70Y303        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X70Y303        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X70Y303        FDCE (Recov_fdce_C_CLR)     -0.187    36.456    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         36.456    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 26.474    

Slack (MET) :             26.507ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.352ns (10.731%)  route 2.928ns (89.269%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X73Y308        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y308        FDRE (Prop_fdre_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.465     7.389    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X76Y308        LUT2 (Prop_lut2_I0_O)        0.043     7.432 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_2/O
                         net (fo=8, routed)           0.747     8.179    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X78Y305        LUT6 (Prop_lut6_I0_O)        0.043     8.222 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.646     8.869    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X83Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.912 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     9.982    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X70Y303        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X70Y303        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X70Y303        FDCE (Recov_fdce_C_CLR)     -0.154    36.489    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         36.489    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 26.507    

Slack (MET) :             26.507ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.352ns (10.731%)  route 2.928ns (89.269%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X73Y308        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y308        FDRE (Prop_fdre_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.465     7.389    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X76Y308        LUT2 (Prop_lut2_I0_O)        0.043     7.432 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_2/O
                         net (fo=8, routed)           0.747     8.179    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X78Y305        LUT6 (Prop_lut6_I0_O)        0.043     8.222 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.646     8.869    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X83Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.912 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     9.982    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X70Y303        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X70Y303        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X70Y303        FDCE (Recov_fdce_C_CLR)     -0.154    36.489    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         36.489    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 26.507    

Slack (MET) :             26.507ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.352ns (10.731%)  route 2.928ns (89.269%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 35.749 - 30.000 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           5.682     5.682    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     5.996 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.706     6.702    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X73Y308        FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y308        FDRE (Prop_fdre_C_Q)         0.223     6.925 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.465     7.389    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X76Y308        LUT2 (Prop_lut2_I0_O)        0.043     7.432 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_2/O
                         net (fo=8, routed)           0.747     8.179    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X78Y305        LUT6 (Prop_lut6_I0_O)        0.043     8.222 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.646     8.869    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X83Y303        LUT2 (Prop_lut2_I0_O)        0.043     8.912 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     9.982    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X70Y303        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           4.816    34.816    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289    35.105 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.644    35.749    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CONTROL_IN_I[0]
    SLICE_X70Y303        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                         clock pessimism              0.930    36.679    
                         clock uncertainty           -0.035    36.643    
    SLICE_X70Y303        FDCE (Recov_fdce_C_CLR)     -0.154    36.489    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         36.489    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 26.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.030%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X74Y304        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X74Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X74Y304        FDCE (Remov_fdce_C_CLR)     -0.050     3.652    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.030%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X74Y304        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X74Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X74Y304        FDCE (Remov_fdce_C_CLR)     -0.050     3.652    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.652    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.030%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X74Y304        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X74Y304        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X74Y304        FDPE (Remov_fdpe_C_PRE)     -0.052     3.650    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.030%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X74Y304        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X74Y304        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X74Y304        FDPE (Remov_fdpe_C_PRE)     -0.052     3.650    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.077%)  route 0.094ns (50.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X69Y301        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y301        FDPE (Prop_fdpe_C_Q)         0.091     3.751 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.094     3.845    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X68Y302        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X68Y302        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.549     3.674    
    SLICE_X68Y302        FDPE (Remov_fdpe_C_PRE)     -0.110     3.564    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.564    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.030%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X75Y304        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X75Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X75Y304        FDCE (Remov_fdce_C_CLR)     -0.069     3.633    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.633    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.030%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X75Y304        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X75Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X75Y304        FDCE (Remov_fdce_C_CLR)     -0.069     3.633    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.633    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.030%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X75Y304        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X75Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X75Y304        FDCE (Remov_fdce_C_CLR)     -0.069     3.633    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.633    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.030%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X75Y304        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X75Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X75Y304        FDCE (Remov_fdce_C_CLR)     -0.069     3.633    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.633    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.030%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.219     3.219    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     3.309 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.351     3.660    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X73Y306        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y306        FDPE (Prop_fdpe_C_Q)         0.100     3.760 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.156     3.916    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X75Y304        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           3.737     3.737    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     3.830 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=287, routed)         0.393     4.223    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X75Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.521     3.702    
    SLICE_X75Y304        FDCE (Remov_fdce_C_CLR)     -0.069     3.633    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.633    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK0
  To Clock:  Q0_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        2.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.204ns (32.199%)  route 0.430ns (67.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.204     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.430     1.994    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X124Y152       FDCE (Recov_fdce_C_CLR)     -0.295     4.178    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.204ns (32.199%)  route 0.430ns (67.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.204     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.430     1.994    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X124Y152       FDCE (Recov_fdce_C_CLR)     -0.295     4.178    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.204ns (32.306%)  route 0.427ns (67.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.204     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.427     1.991    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X125Y152       FDCE (Recov_fdce_C_CLR)     -0.295     4.178    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.204ns (32.306%)  route 0.427ns (67.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.204     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.427     1.991    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X125Y152       FDCE (Recov_fdce_C_CLR)     -0.295     4.178    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.204ns (32.306%)  route 0.427ns (67.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.204     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.427     1.991    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X125Y152       FDCE (Recov_fdce_C_CLR)     -0.295     4.178    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.204ns (32.306%)  route 0.427ns (67.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.204     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.427     1.991    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X125Y152       FDCE (Recov_fdce_C_CLR)     -0.295     4.178    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.204ns (32.199%)  route 0.430ns (67.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.204     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.430     1.994    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y152       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y152       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X124Y152       FDPE (Recov_fdpe_C_PRE)     -0.261     4.212    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK0 rise@3.200ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.204ns (32.306%)  route 0.427ns (67.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.204     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.427     1.991    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y152       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y152       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X125Y152       FDPE (Recov_fdpe_C_PRE)     -0.261     4.212    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -1.991    
  -------------------------------------------------------------------
                         slack                                  2.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.495%)  route 0.252ns (73.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.091     0.598 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.252     0.850    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.172     0.535    
    SLICE_X125Y152       FDCE (Remov_fdce_C_CLR)     -0.107     0.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.495%)  route 0.252ns (73.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.091     0.598 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.252     0.850    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.172     0.535    
    SLICE_X125Y152       FDCE (Remov_fdce_C_CLR)     -0.107     0.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.495%)  route 0.252ns (73.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.091     0.598 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.252     0.850    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.172     0.535    
    SLICE_X125Y152       FDCE (Remov_fdce_C_CLR)     -0.107     0.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.495%)  route 0.252ns (73.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.091     0.598 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.252     0.850    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.172     0.535    
    SLICE_X125Y152       FDCE (Remov_fdce_C_CLR)     -0.107     0.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.091ns (26.334%)  route 0.255ns (73.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.091     0.598 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.255     0.853    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.172     0.535    
    SLICE_X124Y152       FDCE (Remov_fdce_C_CLR)     -0.107     0.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.091ns (26.334%)  route 0.255ns (73.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.091     0.598 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.255     0.853    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y152       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y152       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.172     0.535    
    SLICE_X124Y152       FDCE (Remov_fdce_C_CLR)     -0.107     0.428    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.091ns (26.495%)  route 0.252ns (73.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.091     0.598 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.252     0.850    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y152       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y152       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.172     0.535    
    SLICE_X125Y152       FDPE (Remov_fdpe_C_PRE)     -0.110     0.425    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK0 rise@0.000ns - Q0_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.091ns (26.334%)  route 0.255ns (73.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X135Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y150       FDRE (Prop_fdre_C_Q)         0.091     0.598 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.255     0.853    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y152       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.487     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y152       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.172     0.535    
    SLICE_X124Y152       FDPE (Remov_fdpe_C_PRE)     -0.110     0.425    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK1
  To Clock:  Q0_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        2.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.107%)  route 0.412ns (66.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 4.361 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.412     1.917    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X112Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.564     4.361    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X112Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.093     4.454    
                         clock uncertainty           -0.035     4.419    
    SLICE_X112Y166       FDCE (Recov_fdce_C_CLR)     -0.295     4.124    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.107%)  route 0.412ns (66.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 4.361 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.412     1.917    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X112Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.564     4.361    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X112Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.093     4.454    
                         clock uncertainty           -0.035     4.419    
    SLICE_X112Y166       FDCE (Recov_fdce_C_CLR)     -0.295     4.124    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.204ns (33.107%)  route 0.412ns (66.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 4.361 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.412     1.917    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X112Y166       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.564     4.361    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X112Y166       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.093     4.454    
                         clock uncertainty           -0.035     4.419    
    SLICE_X112Y166       FDPE (Recov_fdpe_C_PRE)     -0.261     4.158    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.158    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.204ns (33.979%)  route 0.396ns (66.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.396     1.901    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X111Y166       FDCE (Recov_fdce_C_CLR)     -0.295     4.144    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.204ns (33.979%)  route 0.396ns (66.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.396     1.901    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X111Y166       FDCE (Recov_fdce_C_CLR)     -0.295     4.144    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.204ns (33.979%)  route 0.396ns (66.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.396     1.901    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X111Y166       FDCE (Recov_fdce_C_CLR)     -0.295     4.144    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.204ns (33.979%)  route 0.396ns (66.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.396     1.901    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X111Y166       FDCE (Recov_fdce_C_CLR)     -0.295     4.144    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK1 rise@3.200ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.204ns (33.979%)  route 0.396ns (66.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.396     1.901    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y166       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y166       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X111Y166       FDPE (Recov_fdpe_C_PRE)     -0.261     4.178    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                  2.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.252%)  route 0.200ns (68.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.200     0.759    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X112Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.450     0.670    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X112Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.172     0.498    
    SLICE_X112Y166       FDCE (Remov_fdce_C_CLR)     -0.107     0.391    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.252%)  route 0.200ns (68.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.200     0.759    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X112Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.450     0.670    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X112Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.172     0.498    
    SLICE_X112Y166       FDCE (Remov_fdce_C_CLR)     -0.107     0.391    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.091ns (31.252%)  route 0.200ns (68.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.200     0.759    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X112Y166       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.450     0.670    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X112Y166       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.172     0.498    
    SLICE_X112Y166       FDPE (Remov_fdpe_C_PRE)     -0.110     0.388    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.091ns (32.457%)  route 0.189ns (67.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.189     0.748    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.190     0.479    
    SLICE_X111Y166       FDCE (Remov_fdce_C_CLR)     -0.107     0.372    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.091ns (32.457%)  route 0.189ns (67.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.189     0.748    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.190     0.479    
    SLICE_X111Y166       FDCE (Remov_fdce_C_CLR)     -0.107     0.372    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.091ns (32.457%)  route 0.189ns (67.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.189     0.748    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.190     0.479    
    SLICE_X111Y166       FDCE (Remov_fdce_C_CLR)     -0.107     0.372    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.091ns (32.457%)  route 0.189ns (67.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.189     0.748    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.190     0.479    
    SLICE_X111Y166       FDCE (Remov_fdce_C_CLR)     -0.107     0.372    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK1 rise@0.000ns - Q0_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.091ns (32.457%)  route 0.189ns (67.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X109Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.189     0.748    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y166       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y166       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.190     0.479    
    SLICE_X111Y166       FDPE (Remov_fdpe_C_PRE)     -0.110     0.369    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK2
  To Clock:  Q0_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        2.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.204ns (25.936%)  route 0.583ns (74.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 4.403 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.607     1.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.204     1.501 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.583     2.084    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     4.403    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.093     4.496    
                         clock uncertainty           -0.035     4.461    
    SLICE_X123Y178       FDCE (Recov_fdce_C_CLR)     -0.295     4.166    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.166    
                         arrival time                          -2.084    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.204ns (25.936%)  route 0.583ns (74.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 4.403 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.607     1.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.204     1.501 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.583     2.084    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     4.403    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.093     4.496    
                         clock uncertainty           -0.035     4.461    
    SLICE_X123Y178       FDCE (Recov_fdce_C_CLR)     -0.295     4.166    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.166    
                         arrival time                          -2.084    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.204ns (25.936%)  route 0.583ns (74.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 4.403 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.607     1.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.204     1.501 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.583     2.084    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y178       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     4.403    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y178       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.093     4.496    
                         clock uncertainty           -0.035     4.461    
    SLICE_X122Y178       FDPE (Recov_fdpe_C_PRE)     -0.270     4.191    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.191    
                         arrival time                          -2.084    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.204ns (25.936%)  route 0.583ns (74.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 4.403 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.607     1.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.204     1.501 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.583     2.084    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     4.403    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.093     4.496    
                         clock uncertainty           -0.035     4.461    
    SLICE_X122Y178       FDCE (Recov_fdce_C_CLR)     -0.270     4.191    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                          4.191    
                         arrival time                          -2.084    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.204ns (25.936%)  route 0.583ns (74.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 4.403 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.607     1.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.204     1.501 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.583     2.084    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y178       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     4.403    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y178       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.093     4.496    
                         clock uncertainty           -0.035     4.461    
    SLICE_X123Y178       FDPE (Recov_fdpe_C_PRE)     -0.261     4.200    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.200    
                         arrival time                          -2.084    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.204ns (25.936%)  route 0.583ns (74.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 4.403 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.607     1.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.204     1.501 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.583     2.084    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     4.403    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.093     4.496    
                         clock uncertainty           -0.035     4.461    
    SLICE_X122Y178       FDCE (Recov_fdce_C_CLR)     -0.237     4.224    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.224    
                         arrival time                          -2.084    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.204ns (25.936%)  route 0.583ns (74.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 4.403 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.607     1.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.204     1.501 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.583     2.084    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     4.403    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.093     4.496    
                         clock uncertainty           -0.035     4.461    
    SLICE_X122Y178       FDCE (Recov_fdce_C_CLR)     -0.237     4.224    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.224    
                         arrival time                          -2.084    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK2 rise@3.200ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.204ns (25.936%)  route 0.583ns (74.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.203ns = ( 4.403 - 3.200 ) 
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.607     1.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.204     1.501 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.583     2.084    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.606     4.403    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.093     4.496    
                         clock uncertainty           -0.035     4.461    
    SLICE_X122Y178       FDCE (Recov_fdce_C_CLR)     -0.237     4.224    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.224    
                         arrival time                          -2.084    
  -------------------------------------------------------------------
                         slack                                  2.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.091ns (22.439%)  route 0.315ns (77.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.299     0.467    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.091     0.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.315     0.873    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.473     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.172     0.521    
    SLICE_X122Y178       FDCE (Remov_fdce_C_CLR)     -0.088     0.433    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.091ns (22.439%)  route 0.315ns (77.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.299     0.467    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.091     0.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.315     0.873    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.473     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.172     0.521    
    SLICE_X122Y178       FDCE (Remov_fdce_C_CLR)     -0.088     0.433    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.091ns (22.439%)  route 0.315ns (77.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.299     0.467    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.091     0.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.315     0.873    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.473     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.172     0.521    
    SLICE_X122Y178       FDCE (Remov_fdce_C_CLR)     -0.088     0.433    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.091ns (22.439%)  route 0.315ns (77.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.299     0.467    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.091     0.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.315     0.873    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.473     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.172     0.521    
    SLICE_X122Y178       FDCE (Remov_fdce_C_CLR)     -0.088     0.433    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.433    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.091ns (22.439%)  route 0.315ns (77.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.299     0.467    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.091     0.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.315     0.873    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X122Y178       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.473     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X122Y178       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.172     0.521    
    SLICE_X122Y178       FDPE (Remov_fdpe_C_PRE)     -0.090     0.431    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.091ns (22.439%)  route 0.315ns (77.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.299     0.467    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.091     0.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.315     0.873    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.473     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.172     0.521    
    SLICE_X123Y178       FDCE (Remov_fdce_C_CLR)     -0.107     0.414    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.091ns (22.439%)  route 0.315ns (77.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.299     0.467    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.091     0.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.315     0.873    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y178       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.473     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y178       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.172     0.521    
    SLICE_X123Y178       FDCE (Remov_fdce_C_CLR)     -0.107     0.414    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK2 rise@0.000ns - Q0_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.091ns (22.439%)  route 0.315ns (77.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.693ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.299     0.467    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X117Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y181       FDRE (Prop_fdre_C_Q)         0.091     0.558 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.315     0.873    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X123Y178       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.473     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X123Y178       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.172     0.521    
    SLICE_X123Y178       FDPE (Remov_fdpe_C_PRE)     -0.110     0.411    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.411    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q0_RXCLK3
  To Clock:  Q0_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        2.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.236ns (30.862%)  route 0.529ns (69.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 4.365 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.236     1.542 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.529     2.071    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y189       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.568     4.365    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y189       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.093     4.458    
                         clock uncertainty           -0.035     4.423    
    SLICE_X113Y189       FDCE (Recov_fdce_C_CLR)     -0.292     4.131    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.236ns (30.862%)  route 0.529ns (69.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 4.365 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.236     1.542 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.529     2.071    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y189       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.568     4.365    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y189       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.093     4.458    
                         clock uncertainty           -0.035     4.423    
    SLICE_X113Y189       FDCE (Recov_fdce_C_CLR)     -0.292     4.131    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.236ns (30.862%)  route 0.529ns (69.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.165ns = ( 4.365 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.236     1.542 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.529     2.071    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y189       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.568     4.365    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y189       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.093     4.458    
                         clock uncertainty           -0.035     4.423    
    SLICE_X113Y189       FDCE (Recov_fdce_C_CLR)     -0.292     4.131    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.236ns (40.252%)  route 0.350ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 4.366 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.236     1.542 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.350     1.892    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.569     4.366    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.093     4.459    
                         clock uncertainty           -0.035     4.424    
    SLICE_X113Y190       FDCE (Recov_fdce_C_CLR)     -0.292     4.132    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.132    
                         arrival time                          -1.892    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.236ns (40.252%)  route 0.350ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 4.366 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.236     1.542 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.350     1.892    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.569     4.366    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.093     4.459    
                         clock uncertainty           -0.035     4.424    
    SLICE_X113Y190       FDCE (Recov_fdce_C_CLR)     -0.292     4.132    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.132    
                         arrival time                          -1.892    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.236ns (40.252%)  route 0.350ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 4.366 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.236     1.542 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.350     1.892    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.569     4.366    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.093     4.459    
                         clock uncertainty           -0.035     4.424    
    SLICE_X113Y190       FDCE (Recov_fdce_C_CLR)     -0.292     4.132    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                          4.132    
                         arrival time                          -1.892    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.236ns (40.252%)  route 0.350ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 4.366 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.236     1.542 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.350     1.892    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.569     4.366    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.093     4.459    
                         clock uncertainty           -0.035     4.424    
    SLICE_X113Y190       FDPE (Recov_fdpe_C_PRE)     -0.258     4.166    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.166    
                         arrival time                          -1.892    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q0_RXCLK3 rise@3.200ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.236ns (40.252%)  route 0.350ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.166ns = ( 4.366 - 3.200 ) 
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.616     1.306    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.236     1.542 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.350     1.892    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.569     4.366    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.093     4.459    
                         clock uncertainty           -0.035     4.424    
    SLICE_X113Y190       FDPE (Recov_fdpe_C_PRE)     -0.258     4.166    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.166    
                         arrival time                          -1.892    
  -------------------------------------------------------------------
                         slack                                  2.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.107ns (39.151%)  route 0.166ns (60.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.304     0.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.107     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.166     0.745    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.172     0.504    
    SLICE_X113Y190       FDCE (Remov_fdce_C_CLR)     -0.105     0.399    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.107ns (39.151%)  route 0.166ns (60.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.304     0.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.107     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.166     0.745    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.172     0.504    
    SLICE_X113Y190       FDCE (Remov_fdce_C_CLR)     -0.105     0.399    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.107ns (39.151%)  route 0.166ns (60.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.304     0.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.107     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.166     0.745    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.172     0.504    
    SLICE_X113Y190       FDCE (Remov_fdce_C_CLR)     -0.105     0.399    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.107ns (39.151%)  route 0.166ns (60.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.304     0.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.107     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.166     0.745    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.172     0.504    
    SLICE_X113Y190       FDPE (Remov_fdpe_C_PRE)     -0.108     0.396    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.107ns (39.151%)  route 0.166ns (60.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.676ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.304     0.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.107     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.166     0.745    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y190       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.456     0.676    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y190       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.172     0.504    
    SLICE_X113Y190       FDPE (Remov_fdpe_C_PRE)     -0.108     0.396    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.107ns (29.340%)  route 0.258ns (70.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.304     0.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.107     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.258     0.837    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y189       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.455     0.675    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y189       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.172     0.503    
    SLICE_X113Y189       FDCE (Remov_fdce_C_CLR)     -0.105     0.398    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.107ns (29.340%)  route 0.258ns (70.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.304     0.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.107     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.258     0.837    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y189       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.455     0.675    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y189       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.172     0.503    
    SLICE_X113Y189       FDCE (Remov_fdce_C_CLR)     -0.105     0.398    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q0_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_RXCLK3 rise@0.000ns - Q0_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.107ns (29.340%)  route 0.258ns (70.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.304     0.472    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X110Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y195       FDRE (Prop_fdre_C_Q)         0.107     0.579 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.258     0.837    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X113Y189       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q0_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y3   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.455     0.675    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X113Y189       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.172     0.503    
    SLICE_X113Y189       FDCE (Remov_fdce_C_CLR)     -0.105     0.398    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.439    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK0
  To Clock:  Q1_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        2.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.382%)  route 0.301ns (59.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.301     1.813    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y203       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X124Y203       FDCE (Recov_fdce_C_CLR)     -0.295     4.178    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.382%)  route 0.301ns (59.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.301     1.813    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y203       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X124Y203       FDCE (Recov_fdce_C_CLR)     -0.295     4.178    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.382%)  route 0.301ns (59.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.301     1.813    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y203       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X124Y203       FDCE (Recov_fdce_C_CLR)     -0.295     4.178    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.551%)  route 0.299ns (59.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.299     1.811    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y203       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X125Y203       FDCE (Recov_fdce_C_CLR)     -0.295     4.178    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.551%)  route 0.299ns (59.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.299     1.811    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y203       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X125Y203       FDCE (Recov_fdce_C_CLR)     -0.295     4.178    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.551%)  route 0.299ns (59.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.299     1.811    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y203       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X125Y203       FDCE (Recov_fdce_C_CLR)     -0.295     4.178    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.382%)  route 0.301ns (59.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.301     1.813    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y203       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y203       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X124Y203       FDPE (Recov_fdpe_C_PRE)     -0.261     4.212    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK0 rise@3.200ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.551%)  route 0.299ns (59.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.215ns = ( 4.415 - 3.200 ) 
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     1.308    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.204     1.512 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.299     1.811    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y203       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.618     4.415    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y203       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.093     4.508    
                         clock uncertainty           -0.035     4.473    
    SLICE_X125Y203       FDPE (Recov_fdpe_C_PRE)     -0.261     4.212    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                  2.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.091ns (34.856%)  route 0.170ns (65.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.170     0.735    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y203       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.172     0.534    
    SLICE_X125Y203       FDCE (Remov_fdce_C_CLR)     -0.107     0.427    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.091ns (34.856%)  route 0.170ns (65.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.170     0.735    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y203       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.172     0.534    
    SLICE_X125Y203       FDCE (Remov_fdce_C_CLR)     -0.107     0.427    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.091ns (34.856%)  route 0.170ns (65.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.170     0.735    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y203       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.172     0.534    
    SLICE_X125Y203       FDCE (Remov_fdce_C_CLR)     -0.107     0.427    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.578%)  route 0.172ns (65.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.172     0.737    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y203       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.172     0.534    
    SLICE_X124Y203       FDCE (Remov_fdce_C_CLR)     -0.107     0.427    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.578%)  route 0.172ns (65.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.172     0.737    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y203       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.172     0.534    
    SLICE_X124Y203       FDCE (Remov_fdce_C_CLR)     -0.107     0.427    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.578%)  route 0.172ns (65.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.172     0.737    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y203       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y203       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.172     0.534    
    SLICE_X124Y203       FDCE (Remov_fdce_C_CLR)     -0.107     0.427    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.091ns (34.856%)  route 0.170ns (65.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.170     0.735    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X125Y203       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X125Y203       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.172     0.534    
    SLICE_X125Y203       FDPE (Remov_fdpe_C_PRE)     -0.110     0.424    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK0  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK0 rise@0.000ns - Q1_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.578%)  route 0.172ns (65.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.306     0.474    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y203       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y203       FDRE (Prop_fdre_C_Q)         0.091     0.565 f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.172     0.737    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X124Y203       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y49         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.486     0.706    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X124Y203       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.172     0.534    
    SLICE_X124Y203       FDPE (Remov_fdpe_C_PRE)     -0.110     0.424    u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.313    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK1
  To Clock:  Q1_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        2.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.361%)  route 0.314ns (60.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.814    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X119Y218       FDCE (Recov_fdce_C_CLR)     -0.295     4.144    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.361%)  route 0.314ns (60.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.814    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X119Y218       FDCE (Recov_fdce_C_CLR)     -0.295     4.144    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.361%)  route 0.314ns (60.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.814    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X118Y218       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X118Y218       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X118Y218       FDPE (Recov_fdpe_C_PRE)     -0.270     4.169    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.169    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.361%)  route 0.314ns (60.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.814    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X118Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X118Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X118Y218       FDCE (Recov_fdce_C_CLR)     -0.270     4.169    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                          4.169    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.361%)  route 0.314ns (60.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.814    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y218       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y218       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X119Y218       FDPE (Recov_fdpe_C_PRE)     -0.261     4.178    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.361%)  route 0.314ns (60.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.814    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X118Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X118Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X118Y218       FDCE (Recov_fdce_C_CLR)     -0.237     4.202    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.202    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.361%)  route 0.314ns (60.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.814    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X118Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X118Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X118Y218       FDCE (Recov_fdce_C_CLR)     -0.237     4.202    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.202    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK1 rise@3.200ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.361%)  route 0.314ns (60.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.160ns = ( 4.360 - 3.200 ) 
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.606     1.296    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.204     1.500 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.814    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X118Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.563     4.360    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X118Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.114     4.474    
                         clock uncertainty           -0.035     4.439    
    SLICE_X118Y218       FDCE (Recov_fdce_C_CLR)     -0.237     4.202    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.202    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  2.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.560%)  route 0.151ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X118Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X118Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.190     0.479    
    SLICE_X118Y218       FDCE (Remov_fdce_C_CLR)     -0.088     0.391    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.560%)  route 0.151ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X118Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X118Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.190     0.479    
    SLICE_X118Y218       FDCE (Remov_fdce_C_CLR)     -0.088     0.391    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.560%)  route 0.151ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X118Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X118Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.190     0.479    
    SLICE_X118Y218       FDCE (Remov_fdce_C_CLR)     -0.088     0.391    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.560%)  route 0.151ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X118Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X118Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.190     0.479    
    SLICE_X118Y218       FDCE (Remov_fdce_C_CLR)     -0.088     0.391    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.560%)  route 0.151ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X118Y218       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X118Y218       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.190     0.479    
    SLICE_X118Y218       FDPE (Remov_fdpe_C_PRE)     -0.090     0.389    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.389    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.560%)  route 0.151ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.190     0.479    
    SLICE_X119Y218       FDCE (Remov_fdce_C_CLR)     -0.107     0.372    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.560%)  route 0.151ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y218       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y218       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.190     0.479    
    SLICE_X119Y218       FDCE (Remov_fdce_C_CLR)     -0.107     0.372    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK1  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK1 rise@0.000ns - Q1_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.560%)  route 0.151ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.466ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.298     0.466    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X119Y219       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y219       FDRE (Prop_fdre_C_Q)         0.091     0.557 f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y218       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y50         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.449     0.669    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y218       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.190     0.479    
    SLICE_X119Y218       FDPE (Remov_fdpe_C_PRE)     -0.110     0.369    u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK2
  To Clock:  Q1_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        2.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.355%)  route 0.314ns (60.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 4.362 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.819    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y235       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.565     4.362    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y235       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.114     4.476    
                         clock uncertainty           -0.035     4.441    
    SLICE_X111Y235       FDCE (Recov_fdce_C_CLR)     -0.295     4.146    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.146    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.355%)  route 0.314ns (60.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 4.362 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.819    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y235       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.565     4.362    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y235       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.114     4.476    
                         clock uncertainty           -0.035     4.441    
    SLICE_X111Y235       FDCE (Recov_fdce_C_CLR)     -0.295     4.146    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.146    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.355%)  route 0.314ns (60.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 4.362 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.819    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X110Y235       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.565     4.362    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X110Y235       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.114     4.476    
                         clock uncertainty           -0.035     4.441    
    SLICE_X110Y235       FDPE (Recov_fdpe_C_PRE)     -0.270     4.171    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.171    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.355%)  route 0.314ns (60.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 4.362 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.819    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X110Y235       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.565     4.362    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X110Y235       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.114     4.476    
                         clock uncertainty           -0.035     4.441    
    SLICE_X110Y235       FDCE (Recov_fdce_C_CLR)     -0.270     4.171    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                          4.171    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.355%)  route 0.314ns (60.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 4.362 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.819    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y235       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.565     4.362    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y235       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.114     4.476    
                         clock uncertainty           -0.035     4.441    
    SLICE_X111Y235       FDPE (Recov_fdpe_C_PRE)     -0.261     4.180    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.180    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.355%)  route 0.314ns (60.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 4.362 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.819    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X110Y235       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.565     4.362    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X110Y235       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.114     4.476    
                         clock uncertainty           -0.035     4.441    
    SLICE_X110Y235       FDCE (Recov_fdce_C_CLR)     -0.237     4.204    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.355%)  route 0.314ns (60.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 4.362 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.819    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X110Y235       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.565     4.362    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X110Y235       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.114     4.476    
                         clock uncertainty           -0.035     4.441    
    SLICE_X110Y235       FDCE (Recov_fdce_C_CLR)     -0.237     4.204    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK2 rise@3.200ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.355%)  route 0.314ns (60.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 4.362 - 3.200 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.611     1.301    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.204     1.505 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.314     1.819    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X110Y235       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.565     4.362    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X110Y235       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.114     4.476    
                         clock uncertainty           -0.035     4.441    
    SLICE_X110Y235       FDCE (Recov_fdce_C_CLR)     -0.237     4.204    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -1.819    
  -------------------------------------------------------------------
                         slack                                  2.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.548%)  route 0.151ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X110Y235       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X110Y235       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.190     0.481    
    SLICE_X110Y235       FDCE (Remov_fdce_C_CLR)     -0.088     0.393    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.548%)  route 0.151ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X110Y235       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X110Y235       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.190     0.481    
    SLICE_X110Y235       FDCE (Remov_fdce_C_CLR)     -0.088     0.393    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.548%)  route 0.151ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X110Y235       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X110Y235       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.190     0.481    
    SLICE_X110Y235       FDCE (Remov_fdce_C_CLR)     -0.088     0.393    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.548%)  route 0.151ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X110Y235       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X110Y235       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.190     0.481    
    SLICE_X110Y235       FDCE (Remov_fdce_C_CLR)     -0.088     0.393    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.548%)  route 0.151ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X110Y235       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X110Y235       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.190     0.481    
    SLICE_X110Y235       FDPE (Remov_fdpe_C_PRE)     -0.090     0.391    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.548%)  route 0.151ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y235       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y235       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.190     0.481    
    SLICE_X111Y235       FDCE (Remov_fdce_C_CLR)     -0.107     0.374    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.374    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.548%)  route 0.151ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y235       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y235       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.190     0.481    
    SLICE_X111Y235       FDCE (Remov_fdce_C_CLR)     -0.107     0.374    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.374    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK2 rise@0.000ns - Q1_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.548%)  route 0.151ns (62.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.300     0.468    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X111Y236       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y236       FDRE (Prop_fdre_C_Q)         0.091     0.559 f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.151     0.710    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X111Y235       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y51         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.451     0.671    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X111Y235       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.190     0.481    
    SLICE_X111Y235       FDPE (Remov_fdpe_C_PRE)     -0.110     0.371    u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q1_RXCLK3
  To Clock:  Q1_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        2.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.236ns (38.435%)  route 0.378ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.236     1.596 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.378     1.974    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X131Y249       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.619     4.416    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y249       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X131Y249       FDCE (Recov_fdce_C_CLR)     -0.292     4.182    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.236ns (38.435%)  route 0.378ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.236     1.596 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.378     1.974    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X131Y249       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.619     4.416    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y249       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X131Y249       FDCE (Recov_fdce_C_CLR)     -0.292     4.182    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.236ns (38.435%)  route 0.378ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.236     1.596 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.378     1.974    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X131Y249       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.619     4.416    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y249       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X131Y249       FDCE (Recov_fdce_C_CLR)     -0.292     4.182    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.236ns (38.435%)  route 0.378ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.236     1.596 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.378     1.974    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y249       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.619     4.416    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y249       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X130Y249       FDPE (Recov_fdpe_C_PRE)     -0.267     4.207    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.207    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.236ns (38.435%)  route 0.378ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.236     1.596 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.378     1.974    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X131Y249       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.619     4.416    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y249       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X131Y249       FDPE (Recov_fdpe_C_PRE)     -0.258     4.216    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.216    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.236ns (38.435%)  route 0.378ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.236     1.596 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.378     1.974    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y249       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.619     4.416    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y249       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X130Y249       FDCE (Recov_fdce_C_CLR)     -0.234     4.240    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.236ns (38.435%)  route 0.378ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.236     1.596 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.378     1.974    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y249       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.619     4.416    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y249       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X130Y249       FDCE (Recov_fdce_C_CLR)     -0.234     4.240    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (Q1_RXCLK3 rise@3.200ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.236ns (38.435%)  route 0.378ns (61.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 4.416 - 3.200 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.103     0.690 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.670     1.360    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.236     1.596 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.378     1.974    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y249       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      3.200     3.200 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     3.200 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.531     3.731    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.066     3.797 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.619     4.416    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y249       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.093     4.509    
                         clock uncertainty           -0.035     4.474    
    SLICE_X130Y249       FDCE (Recov_fdce_C_CLR)     -0.234     4.240    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.240    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                  2.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.182%)  route 0.206ns (65.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.107     0.614 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.206     0.820    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y249       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.488     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y249       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.172     0.536    
    SLICE_X130Y249       FDCE (Remov_fdce_C_CLR)     -0.086     0.450    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.450    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.182%)  route 0.206ns (65.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.107     0.614 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.206     0.820    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y249       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.488     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y249       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.172     0.536    
    SLICE_X130Y249       FDCE (Remov_fdce_C_CLR)     -0.086     0.450    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.450    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.182%)  route 0.206ns (65.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.107     0.614 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.206     0.820    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y249       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.488     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y249       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.172     0.536    
    SLICE_X130Y249       FDCE (Remov_fdce_C_CLR)     -0.086     0.450    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.450    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.182%)  route 0.206ns (65.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.107     0.614 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.206     0.820    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y249       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.488     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y249       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.172     0.536    
    SLICE_X130Y249       FDPE (Remov_fdpe_C_PRE)     -0.088     0.448    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.182%)  route 0.206ns (65.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.107     0.614 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.206     0.820    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X131Y249       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.488     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y249       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.172     0.536    
    SLICE_X131Y249       FDCE (Remov_fdce_C_CLR)     -0.105     0.431    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.182%)  route 0.206ns (65.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.107     0.614 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.206     0.820    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X131Y249       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.488     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y249       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.172     0.536    
    SLICE_X131Y249       FDCE (Remov_fdce_C_CLR)     -0.105     0.431    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.182%)  route 0.206ns (65.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.107     0.614 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.206     0.820    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X131Y249       FDCE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.488     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y249       FDCE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.172     0.536    
    SLICE_X131Y249       FDCE (Remov_fdce_C_CLR)     -0.105     0.431    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.431    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q1_RXCLK3  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q1_RXCLK3 rise@0.000ns - Q1_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.182%)  route 0.206ns (65.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.023     0.168 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.339     0.507    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X134Y249       FDRE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.107     0.614 f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.206     0.820    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X131Y249       FDPE                                         f  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q1_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y52         BUFH (Prop_bufh_I_O)         0.045     0.220 r  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.488     0.708    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X131Y249       FDPE                                         r  u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.172     0.536    
    SLICE_X131Y249       FDPE (Remov_fdpe_C_PRE)     -0.108     0.428    u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.223ns (8.477%)  route 2.408ns (91.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.526ns = ( 18.526 - 10.000 ) 
    Source Clock Delay      (SCD):    9.387ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.542     9.387    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X85Y301        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y301        FDRE (Prop_fdre_C_Q)         0.223     9.610 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.408    12.018    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y282       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.220    18.526    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y282       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.583    19.108    
                         clock uncertainty           -0.066    19.042    
    SLICE_X109Y282       FDCE (Recov_fdce_C_CLR)     -0.212    18.830    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.223ns (8.477%)  route 2.408ns (91.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.526ns = ( 18.526 - 10.000 ) 
    Source Clock Delay      (SCD):    9.387ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.542     9.387    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X85Y301        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y301        FDRE (Prop_fdre_C_Q)         0.223     9.610 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.408    12.018    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y282       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.220    18.526    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y282       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.583    19.108    
                         clock uncertainty           -0.066    19.042    
    SLICE_X109Y282       FDCE (Recov_fdce_C_CLR)     -0.212    18.830    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.223ns (8.477%)  route 2.408ns (91.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.526ns = ( 18.526 - 10.000 ) 
    Source Clock Delay      (SCD):    9.387ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.542     9.387    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X85Y301        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y301        FDRE (Prop_fdre_C_Q)         0.223     9.610 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.408    12.018    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y282       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.220    18.526    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y282       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]/C
                         clock pessimism              0.583    19.108    
                         clock uncertainty           -0.066    19.042    
    SLICE_X109Y282       FDCE (Recov_fdce_C_CLR)     -0.212    18.830    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[4]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[5]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.223ns (8.477%)  route 2.408ns (91.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.526ns = ( 18.526 - 10.000 ) 
    Source Clock Delay      (SCD):    9.387ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.542     9.387    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X85Y301        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y301        FDRE (Prop_fdre_C_Q)         0.223     9.610 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.408    12.018    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y282       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.220    18.526    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y282       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[5]/C
                         clock pessimism              0.583    19.108    
                         clock uncertainty           -0.066    19.042    
    SLICE_X109Y282       FDCE (Recov_fdce_C_CLR)     -0.212    18.830    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[5]
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.223ns (8.477%)  route 2.408ns (91.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.526ns = ( 18.526 - 10.000 ) 
    Source Clock Delay      (SCD):    9.387ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.542     9.387    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X85Y301        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y301        FDRE (Prop_fdre_C_Q)         0.223     9.610 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.408    12.018    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X108Y282       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.220    18.526    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X108Y282       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.583    19.108    
                         clock uncertainty           -0.066    19.042    
    SLICE_X108Y282       FDCE (Recov_fdce_C_CLR)     -0.154    18.888    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.223ns (8.477%)  route 2.408ns (91.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.526ns = ( 18.526 - 10.000 ) 
    Source Clock Delay      (SCD):    9.387ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.542     9.387    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X85Y301        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y301        FDRE (Prop_fdre_C_Q)         0.223     9.610 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.408    12.018    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X108Y282       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.220    18.526    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X108Y282       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.583    19.108    
                         clock uncertainty           -0.066    19.042    
    SLICE_X108Y282       FDCE (Recov_fdce_C_CLR)     -0.154    18.888    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.223ns (8.477%)  route 2.408ns (91.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.526ns = ( 18.526 - 10.000 ) 
    Source Clock Delay      (SCD):    9.387ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.542     9.387    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X85Y301        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y301        FDRE (Prop_fdre_C_Q)         0.223     9.610 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.408    12.018    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X108Y282       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.220    18.526    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X108Y282       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/C
                         clock pessimism              0.583    19.108    
                         clock uncertainty           -0.066    19.042    
    SLICE_X108Y282       FDCE (Recov_fdce_C_CLR)     -0.154    18.888    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[5]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.223ns (8.477%)  route 2.408ns (91.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.526ns = ( 18.526 - 10.000 ) 
    Source Clock Delay      (SCD):    9.387ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.542     9.387    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X85Y301        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y301        FDRE (Prop_fdre_C_Q)         0.223     9.610 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.408    12.018    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X108Y282       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.220    18.526    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X108Y282       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[5]/C
                         clock pessimism              0.583    19.108    
                         clock uncertainty           -0.066    19.042    
    SLICE_X108Y282       FDCE (Recov_fdce_C_CLR)     -0.154    18.888    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[5]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.223ns (8.747%)  route 2.327ns (91.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.527ns = ( 18.527 - 10.000 ) 
    Source Clock Delay      (SCD):    9.387ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.542     9.387    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X85Y301        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y301        FDRE (Prop_fdre_C_Q)         0.223     9.610 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.327    11.937    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y283       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.221    18.527    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y283       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              0.583    19.109    
                         clock uncertainty           -0.066    19.043    
    SLICE_X109Y283       FDCE (Recov_fdce_C_CLR)     -0.212    18.831    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  6.894    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.223ns (8.747%)  route 2.327ns (91.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.527ns = ( 18.527 - 10.000 ) 
    Source Clock Delay      (SCD):    9.387ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufgds/O
                         net (fo=1, routed)           2.299     3.177    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.270 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.936     5.206    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.283 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.469     7.752    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.845 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.542     9.387    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X85Y301        FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y301        FDRE (Prop_fdre_C_Q)         0.223     9.610 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=206, routed)         2.327    11.937    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X109Y283       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AB11                                              0.000    10.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000    10.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782    10.782 r  u_ibufgds/O
                         net (fo=1, routed)           2.173    12.955    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.038 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.776    14.814    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.887 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.336    17.223    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.306 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       1.221    18.527    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X109Y283       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/C
                         clock pessimism              0.583    19.109    
                         clock uncertainty           -0.066    19.043    
    SLICE_X109Y283       FDCE (Recov_fdce_C_CLR)     -0.212    18.831    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  6.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.387%)  route 0.148ns (55.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.610     4.097    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X82Y297        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y297        FDPE (Prop_fdpe_C_Q)         0.118     4.215 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     4.363    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X78Y297        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.830     4.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X78Y297        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.527     4.289    
    SLICE_X78Y297        FDCE (Remov_fdce_C_CLR)     -0.050     4.239    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.387%)  route 0.148ns (55.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.610     4.097    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X82Y297        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y297        FDPE (Prop_fdpe_C_Q)         0.118     4.215 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.148     4.363    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X78Y297        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.830     4.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X78Y297        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.527     4.289    
    SLICE_X78Y297        FDCE (Remov_fdce_C_CLR)     -0.050     4.239    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.363    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.351%)  route 0.148ns (55.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.609     4.096    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X82Y296        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y296        FDPE (Prop_fdpe_C_Q)         0.118     4.214 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.148     4.362    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0[0]
    SLICE_X78Y296        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.829     4.814    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X78Y296        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.527     4.288    
    SLICE_X78Y296        FDCE (Remov_fdce_C_CLR)     -0.050     4.238    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.362    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.351%)  route 0.148ns (55.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.609     4.096    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X82Y296        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y296        FDPE (Prop_fdpe_C_Q)         0.118     4.214 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.148     4.362    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0[0]
    SLICE_X78Y296        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.829     4.814    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X78Y296        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.527     4.288    
    SLICE_X78Y296        FDCE (Remov_fdce_C_CLR)     -0.050     4.238    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.362    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.351%)  route 0.148ns (55.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.609     4.096    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X82Y296        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y296        FDPE (Prop_fdpe_C_Q)         0.118     4.214 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.148     4.362    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0[0]
    SLICE_X78Y296        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.829     4.814    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X78Y296        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.527     4.288    
    SLICE_X78Y296        FDCE (Remov_fdce_C_CLR)     -0.050     4.238    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.362    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.351%)  route 0.148ns (55.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.814ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.609     4.096    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X82Y296        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y296        FDPE (Prop_fdpe_C_Q)         0.118     4.214 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.148     4.362    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0[0]
    SLICE_X78Y296        FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.829     4.814    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/MA_DCLK_I
    SLICE_X78Y296        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.527     4.288    
    SLICE_X78Y296        FDPE (Remov_fdpe_C_PRE)     -0.052     4.236    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.236    
                         arrival time                           4.362    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.118ns (31.000%)  route 0.263ns (69.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.610     4.097    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X82Y297        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y297        FDPE (Prop_fdpe_C_Q)         0.118     4.215 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.263     4.477    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X78Y304        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.929     4.914    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/MA_DCLK_I
    SLICE_X78Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.527     4.388    
    SLICE_X78Y304        FDCE (Remov_fdce_C_CLR)     -0.050     4.338    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.477    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.118ns (31.000%)  route 0.263ns (69.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.610     4.097    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X82Y297        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y297        FDPE (Prop_fdpe_C_Q)         0.118     4.215 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.263     4.477    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X78Y304        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.929     4.914    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/MA_DCLK_I
    SLICE_X78Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.527     4.388    
    SLICE_X78Y304        FDCE (Remov_fdce_C_CLR)     -0.050     4.338    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.477    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.118ns (31.000%)  route 0.263ns (69.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.610     4.097    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X82Y297        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y297        FDPE (Prop_fdpe_C_Q)         0.118     4.215 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.263     4.477    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X78Y304        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.929     4.914    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X78Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.527     4.388    
    SLICE_X78Y304        FDCE (Remov_fdce_C_CLR)     -0.050     4.338    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.477    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.118ns (31.000%)  route 0.263ns (69.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufgds/O
                         net (fo=1, routed)           1.083     1.497    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.523 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.761     2.284    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.334 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.127     3.461    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.487 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.610     4.097    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X82Y297        FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y297        FDPE (Prop_fdpe_C_Q)         0.118     4.215 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.263     4.477    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X78Y304        FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  SYSCLKP_I (IN)
                         net (fo=0)                   0.000     0.000    SYSCLKP_I
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufgds/O
                         net (fo=1, routed)           1.154     1.646    u_ibert_core/inst/SYSCLK_I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.676 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.030     2.706    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.759 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.196     3.955    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.985 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=17561, routed)       0.929     4.914    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X78Y304        FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.527     4.388    
    SLICE_X78Y304        FDCE (Remov_fdce_C_CLR)     -0.050     4.338    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.477    
  -------------------------------------------------------------------
                         slack                                  0.140    





