Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\work\z8t\boardout_fiber\Z8t_out_fiberx2_1.120_2.80_20230506_both_testversion16\src\param_tx\shuttersync\shuttersync_data86016x16.ip --block-symbol-file --output-directory=F:\work\z8t\boardout_fiber\Z8t_out_fiberx2_1.120_2.80_20230506_both_testversion16\src\param_tx\shuttersync\shuttersync_data86016x16 --family="Arria 10" --part=10AX032H4F34E3SG
: shuttersync_data86016x16.ram_2port_0: Targeting device family: Arria 10.
: shuttersync_data86016x16.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: shuttersync_data86016x16.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\work\z8t\boardout_fiber\Z8t_out_fiberx2_1.120_2.80_20230506_both_testversion16\src\param_tx\shuttersync\shuttersync_data86016x16.ip --synthesis=VERILOG --output-directory=F:\work\z8t\boardout_fiber\Z8t_out_fiberx2_1.120_2.80_20230506_both_testversion16\src\param_tx\shuttersync\shuttersync_data86016x16 --family="Arria 10" --part=10AX032H4F34E3SG
: shuttersync_data86016x16.ram_2port_0: Targeting device family: Arria 10.
: shuttersync_data86016x16.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: shuttersync_data86016x16.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: shuttersync_data86016x16: "Transforming system: shuttersync_data86016x16"
Info: shuttersync_data86016x16: "Naming system components in system: shuttersync_data86016x16"
Info: shuttersync_data86016x16: "Processing generation queue"
Info: shuttersync_data86016x16: "Generating: shuttersync_data86016x16"
Info: shuttersync_data86016x16: "Generating: shuttersync_data86016x16_ram_2port_181_veihjgi"
Info: shuttersync_data86016x16: Done "shuttersync_data86016x16" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in shuttersync_data86016x16. No files generated.
Info: Finished: Generate IP Core Documentation
