// Seed: 679495329
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge 1'b0) begin : LABEL_0
    id_2 = 1'b0;
  end
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    output uwire id_6
);
  tri0 id_8;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
