Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o J:/Courses/ECEN_320/Lab 4/Lab4/tb_seven_segment_control_isim_beh.exe -prj J:/Courses/ECEN_320/Lab 4/Lab4/tb_seven_segment_control_beh.prj work.tb_seven_segment_control 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 24
Turning on mult-threading, number of parallel sub-compilation jobs: 48 
Determining compilation order of HDL files
Parsing VHDL file "J:/Courses/ECEN_320/Lab 4/Lab4/seven_segment_control.vhd" into library work
Parsing VHDL file "J:/Courses/ECEN_320/Lab 4/Lab4/tb_seven_segment_control.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 143852 KB
Fuse CPU Usage: 639 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package numeric_std
Compiling architecture behavioral of entity seven_segment_control [\seven_segment_control(15)\]
Compiling architecture testbench of entity tb_seven_segment_control
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable J:/Courses/ECEN_320/Lab 4/Lab4/tb_seven_segment_control_isim_beh.exe
Fuse Memory Usage: 190364 KB
Fuse CPU Usage: 1200 ms
