/*
 * Copyright 2023, UNSW
 *
 * SPDX-License-Identifier: BSD-2-Clause
 */

// i2c-odroid-c4.c
// Implementation of the i2c driver targeting the ODROID C4.
// Each instance of this driver corresponds to one of the four
// available i2c master interfaces on the device.
// Matt Rossouw (matthew.rossouw@unsw.edu.au)
// 08/2023


#include <sel4cp.h>
#include "i2c-driver.h"
#include "i2c.h"
#include "odroidc4-i2c-mem.h"
#include "i2c-transport.h"
#include "gpio.h"
#include "clk.h"
#include <stdint.h>
#include "printf.h"
#include "fence.h"

typedef volatile struct {
    uint32_t ctl;
    uint32_t addr;
    uint32_t tk_list[2];
    uint32_t wdata[2];
    uint32_t rdata[2];
} i2c_if_t;

// Hardware memory
uintptr_t i2c;
uintptr_t gpio;
uintptr_t clk;

// Actual interfaces. Note that address here must match the one in i2c.system defined for `i2c` memory region.
// Hardcoded because the C compiler cannot handle the non-constant symbol `uinptr_t i2c`, which is added by the
// elf patcher.
volatile i2c_if_t *if_m2 = (void *)(uintptr_t)(0x3000000 + 0x1000);
volatile i2c_if_t *if_m3 = (void *)(uintptr_t)(0x3000000);


// Driver state
typedef struct _i2c_ifState {
    req_buf_ptr_t current_req; // Pointer to current request.
    ret_buf_ptr_t current_ret; // Pointer to current return buf.
    int current_req_len;        // Number of bytes in current request.
    size_t remaining;              // Number of bytes remaining to dispatch.
    int notified;               // Flag indicating that there is more work waiting.
    int ddr;                    // Data direction. 0 = write, 1 = read.
} i2c_ifState_t;

typedef struct ctrl_reg {
    uint8_t man;
    uint8_t rd_cnt;
    uint8_t curr_tk;
    uint8_t err;
    uint8_t status;
    uint8_t start;
} ctrl_reg_t;

static inline void getCtrl(ctrl_reg_t *ctrl, int bus) {
    volatile uint32_t ctl = (bus == 2) ? if_m2->ctl : if_m3->ctl;
    ctrl->man = (ctl & REG_CTRL_MANUAL) ? 1 : 0;
    ctrl->rd_cnt = (ctl & REG_CTRL_RD_CNT) >> 8;
    ctrl->curr_tk = (ctl & REG_CTRL_CURR_TK) >> 4;
    ctrl->err = (ctl & REG_CTRL_ERROR) ? 1 : 0;
    ctrl->status = (ctl & REG_CTRL_STATUS) ? 1 : 0;
    ctrl->start = (ctl & REG_CTRL_START) ? 1 : 0;
}

static inline void printCtrl(ctrl_reg_t *ctrl) {
    // Print all fields of ctrl struct
    printf("MANUAL: %x\nRD_CNTR %u\nCURR_TK %x\nERR %x\nSTATUS %x\nSTART %x\n", ctrl->man, ctrl->rd_cnt, ctrl->err, ctrl->status, ctrl->start);
}

// Driver state for each interface
i2c_ifState_t i2c_ifState[4];


/**
 * Initialise the i2c master interfaces.
*/
static inline void setupi2c(void) {
    printf("driver: initialising i2c master interfaces...\n");
    // Set up pinmux
    volatile uint32_t *pinmux5_ptr = (volatile uint32_t *)(gpio + GPIO_OFFSET + GPIO_PINMUX_5 * 4);
    volatile uint32_t *pinmuxE_ptr = (volatile uint32_t *)(gpio + GPIO_OFFSET + GPIO_PINMUX_E * 4);
    volatile uint32_t *clk81_ptr = (volatile uint32_t *)(clk + I2C_CLK_OFFSET);

    // Read existing register values
    uint32_t pinmux5 = *pinmux5_ptr;
    uint32_t pinmuxE = *pinmuxE_ptr;
    uint32_t clk81 = *clk81_ptr;

    // Enable i2cm2 -> pinmux 5
    uint8_t pinfunc = GPIO_PM5_X_I2C;
    pinmux5 |= (pinfunc << 4) | (pinfunc << 8);
    *pinmux5_ptr = pinmux5;

    // Enable i2cm3 -> pinmux E
    pinfunc = GPIO_PE_A_I2C;
    pinmuxE |= (pinfunc << 24) | (pinfunc << 28);
    *pinmuxE_ptr = pinmuxE;

    // Enable by removing clock gate
    clk81 |= (I2C_CLK81_BIT);
    *clk81_ptr = clk81;

    // Check that registers actually changed
    if (!(*clk81_ptr & I2C_CLK81_BIT)) {
        printf("driver: failed to toggle clock!\n");
    }
    if (!(*pinmux5_ptr & (GPIO_PM5_X18 | GPIO_PM5_X17))) {
        printf("driver: failed to set pinmux5!\n");
    }


    // Initialise fields
    if_m2->ctl = if_m2->ctl & ~(REG_CTRL_MANUAL);   // Disable manual mode
    if_m3->ctl = if_m3->ctl & ~(REG_CTRL_MANUAL);

    if_m2->ctl = if_m2->ctl | ((uint8_t)322 << REG_CTRL_CLKDIV_SHIFT);   // Set quarter clock delay to default clock speed
    if_m3->ctl = if_m3->ctl | ((uint8_t)322 << REG_CTRL_CLKDIV_SHIFT);
    if_m2->ctl = if_m2->ctl & ~(REG_CTRL_ACK_IGNORE);   // Disable ACK IGNORE
    if_m3->ctl = if_m3->ctl & ~(REG_CTRL_ACK_IGNORE);
    // if_m2->ctl = if_m2->ctl | (REG_CTRL_CNTL_JIC);      // Bypass dynamic clock gating
    // if_m3->ctl = if_m3->ctl | (REG_CTRL_CNTL_JIC);

    // Handle clocking
    // Stolen from Linux Kernel's amlogic driver
    /*
    * According to I2C-BUS Spec 2.1, in FAST-MODE, LOW period should be at
    * least 1.3uS, and HIGH period should be at lease 0.6. HIGH to LOW
    * ratio as 2 to 5 is more safe.
    * Duty  = H/(H + L) = 2/5	-- duty 40%%   H/L = 2/3
    * Fast Mode : 400k
    * High Mode : 3400k
    */
    // const uint32_t clk_rate = 166666666; // 166.666MHz -> clk81
    // const uint32_t freq = 400000; // 400kHz
    // const uint32_t delay_adjust = 0;
    // uint32_t div_temp = (clk_rate * 2)/(freq * 5);
	// uint32_t div_h = div_temp - delay_adjust;
	// uint32_t div_l = (clk_rate * 3)/(freq * 10);

    // Duty cycle slightly high with this - should adjust (47% instead of 40%)
    uint32_t div_h = 154;
    uint32_t div_l = 116;

    if_m2->ctl &= ~(REG_CTRL_CLKDIV_MASK);
    if_m3->ctl &= ~(REG_CTRL_CLKDIV_MASK);
    if_m2->ctl |= (div_h << REG_CTRL_CLKDIV_SHIFT);
    if_m3->ctl |= (div_h << REG_CTRL_CLKDIV_SHIFT);

    // Set SCL filtering
    if_m2->addr &= ~(REG_ADDR_SCLFILTER);
    if_m3->addr &= ~(REG_ADDR_SCLFILTER);
    if_m2->addr |= (0x7 << 11);
    if_m3->addr |= (0x7 << 11);

    // Set SDA filtering
    if_m2->addr &= ~(REG_ADDR_SDAFILTER);
    if_m3->addr &= ~(REG_ADDR_SDAFILTER);
    if_m2->addr |= (0x7 << 8);
    if_m3->addr |= (0x7 << 8);

    // Set clock delay levels
    // Field has 9 bits: clear then shift in div_l
    if_m2->addr &= ~(0x1FF << REG_ADDR_SCLDELAY_SHFT);
    if_m3->addr &= ~(0x1FF << REG_ADDR_SCLDELAY_SHFT);
    if_m2->addr |= (div_l << REG_ADDR_SCLDELAY_SHFT);
    if_m3->addr |= (div_l << REG_ADDR_SCLDELAY_SHFT);

    // Enable low delay time adjustment
    if_m2->addr |= REG_ADDR_SCLDELAY_ENABLE;
    if_m3->addr |= REG_ADDR_SCLDELAY_ENABLE;
}

/**
 * Given a bus number, retrieve the error code stored in the control register
 * associated.
 * @param bus i2c EE-domain master interface to check
 * @return int error number - non-negative numbers are a success with n. bytes read / 0 if writing,
 *         while a negative value corresponds to a bus NACK at a token of value -(ret).
 *         e.g. if NACK on a ADDRW (0x3) the return value will be -3.
 */
static inline int i2cGetError(int bus) {
    // Index into ctl register - i2c base + address of appropriate register
    volatile uint32_t ctl = (bus == 2) ? if_m2->ctl : if_m3->ctl;
    uint8_t err = ctl & 0x80;   // bit 3 -> set if error
    uint8_t rd = ctl & 0xF00; // bits 8-11 -> number of bytes read
    uint8_t tok = ctl & 0xF0; // bits 4-7 -> curr token

    if (err) {
        return -tok;
    } else {
        return rd;
    }
}



static inline int i2cLoadTokens(int bus) {
    sel4cp_dbg_puts("driver: starting token load\n");
    i2c_token_t * tokens = (i2c_token_t *)i2c_ifState[bus].current_req;
    printf("Tokens remaining in this req: %d\n", i2c_ifState[bus].remaining);
    
    // Extract second byte: address
    uint8_t addr = tokens[1];
    if (addr > 0x7F) {
        sel4cp_dbg_puts("i2c: attempted to write to address > 7-bit range!\n");
        return -1;
    }
    COMPILER_MEMORY_FENCE();
    volatile i2c_if_t *interface = (bus == 2) ? if_m2 : if_m3;
    interface->ctl = interface->ctl & ~0x1;
    if (interface->ctl & 0x1) {
        sel4cp_dbg_puts("i2c: failed to clear start bit!\n");
        return -1;
    }

    // Load address into address register


    // Address goes into low 7 bits of address register
    interface->addr = interface->addr & ~(0x7F);
    interface->addr = interface->addr | ((addr << 1) & 0x7f);  // i2c hardware expects that the 7-bit address is shifted left by 1
    // Print address from reg, to validate
    printf("Address in : 0x%x -- Address stored: 0x%x\n",addr, (interface->addr) & 0x7F);


    // Load tokens into token registers, data into data registers

    // reg0: tokens 0-7, reg1: tokens 8-15
    // Load next 16 tokens based upon number of tokens left in current req.
    int num_tokens = i2c_ifState[bus].current_req_len;

    // Clear token buffer registers
    interface->tk_list[0] = 0x0;
    interface->tk_list[1] = 0x0;
    interface->wdata[0] = 0x0;
    interface->wdata[1] = 0x0;
    uint32_t tk_offset = 0;
    uint32_t wdat_offset = 0;


    for (int i = 0; i < 16 && i < i2c_ifState[bus].remaining; i++) {
        // Skip first two: client id and addr
        i2c_token_t tok = tokens[2 + i];
        uint32_t odroid_tok = 0x0;
        // Translate token to ODROID token
        switch (tok) {
            case I2C_TK_END:
                odroid_tok = OC4_I2C_TK_END;
                break;
            case I2C_TK_START:
                odroid_tok = OC4_I2C_TK_START;
                break;
            case I2C_TK_ADDRW:
                odroid_tok = OC4_I2C_TK_ADDRW;
                i2c_ifState[bus].ddr = 0;
                break;
            case I2C_TK_ADDRR:
                odroid_tok = OC4_I2C_TK_ADDRR;
                i2c_ifState[bus].ddr = 1;
                break;
            case I2C_TK_DAT:
                odroid_tok = OC4_I2C_TK_DATA;
                break;
            case I2C_TK_STOP:
                odroid_tok = OC4_I2C_TK_STOP;
                break;
            default:
                printf("i2c: invalid data token in request! \"%x\"\n", tok);
                return -1;
        }
        printf("Loading token %d: %d\n", i, odroid_tok);

        if (tk_offset < 8) {
            interface->tk_list[0] |= ((odroid_tok & 0xF) << (tk_offset * 4));
            // printf("(odroid_tok << (tk_offset * 4)) == 0x%x\n", (odroid_tok << (tk_offset * 4)));
            // printf("Token %d: %x\n", i, (interface->tk_list[0] >> (tk_offset * 4)) & 0xF);
            // printf("Raw: 0x%x\n", interface->tk_list[0]);
            tk_offset++;
        } else {
            interface->tk_list[1] = interface->tk_list[1] | (odroid_tok << ((tk_offset -8) * 4));
            // printf("Token %d: %x\n", i, (interface->tk_list[1] >> ((tk_offset - 8) * 4)) & 0xF);
            // printf("Raw: 0x%x\n", interface->tk_list[1]);
            tk_offset++;
        }
        // If data token and we are writing, load data into wbuf registers
        if (odroid_tok == OC4_I2C_TK_DATA && !i2c_ifState[bus].ddr) {
            if (wdat_offset < 4) {
                interface->wdata[0] = interface->wdata[0] | (tokens[2 + i + 1] << (wdat_offset * 8));
                wdat_offset++;
            } else {
                interface->wdata[1] = interface->wdata[1] | (tokens[2 + i + 1] << ((wdat_offset - 4) * 8));
                wdat_offset++;
            }
            // Since we grabbed the next token in the chain, increment offset
            i++;
            printf("DATA: %x\n", tokens[2 + i]);
        }
    }
    // Sanity check: iterate over hardware lists to make sure they were set appropriately
    for (int i = 0; i < 16; i++) {
        if (i < 8) {
            printf("Token %d: %x\n", i, (interface->tk_list[0] >> (i * 4)) & 0xF);
        } else {
            printf("Token %d: %x\n", i, (interface->tk_list[1] >> ((i - 8) * 4)) & 0xF);
        }
    }

    for (int i = 0; i < 8; i++) {
        if (i < 4) {
            printf("Wdata %d: %x\n", i, (interface->wdata[0] >> (i * 8)) & 0xFF);
        } else {
            printf("Wdata %d: %x\n", i, (interface->wdata[1] >> ((i - 4) * 8)) & 0xFF);
        }
    }

    // Data loaded. Update remaining tokens indicator and start list processor
    i2c_ifState[bus].remaining = (i2c_ifState[bus].remaining >= 16) ?
            (i2c_ifState[bus].remaining - 16) : 0;
    printf("driver: Tokens loaded: %u remain for this request\n", i2c_ifState[bus].remaining);
    // Start list processor
    ctrl_reg_t ctrl;
    getCtrl(&ctrl, bus);
    printCtrl(&ctrl);

    interface->ctl &= ~0x1;
    interface->ctl |= 0x1;
    if (!(interface->ctl & 0x1)) {
        sel4cp_dbg_puts("i2c: failed to set start bit!\n");
        return -1;
    }
    COMPILER_MEMORY_FENCE();

    return 0;
}



void init(void) {
    setupi2c();
    i2cTransportInit(0);
    // Set up driver state
    for (int i = 2; i < 4; i++) {
        i2c_ifState[i].current_req = NULL;
        i2c_ifState[i].current_ret = NULL;
        i2c_ifState[i].current_req_len = 0;
        i2c_ifState[i].remaining = 0;
        i2c_ifState[i].notified = 0;
    }
    sel4cp_dbg_puts("Driver initialised.\n");
}

/**
 * Check if there is work to do for a given bus and dispatch it if so.
*/
static inline void checkBuf(int bus) {
    sel4cp_dbg_puts("driver: checking bus ");
    sel4cp_dbg_putc((char)bus + '0');
    sel4cp_dbg_puts("\n");

    if (!reqBufEmpty(bus)) {
        // If this interface is busy, skip notification and
        // set notified flag for later processing
        if (i2c_ifState[bus].current_req) {
            sel4cp_dbg_puts("driver: request in progress, deferring notification\n");
            i2c_ifState[bus].notified = 1;
            return;
        }
        sel4cp_dbg_puts("driver: starting work for bus\n");
        // Otherwise, begin work. Start by extracting the request

        size_t sz;
        uint8_t *req = popReqBuf(bus, &sz);

        if (!req) {
            return;   // If request was invalid, run away.
        }

        uint8_t *ret = getRetBuf(bus);
        // Load bookkeeping data into return buffer
        // Set client PD

        // print pointers
        printf("req: %p\n", req);
        printf("ret: %p\n", ret);

        ret[2] = req[0];      // Client PD
        // Set targeted i2c address
        ret[3] = req[1];      // Address

        i2c_ifState[bus].current_req = req;
        i2c_ifState[bus].current_req_len = sz - 2;
        i2c_ifState[bus].remaining = sz - 2;    // Ignore client PD and address
        i2c_ifState[bus].notified = 0;
        i2c_ifState[bus].current_ret = ret;
        if (!i2c_ifState[bus].current_ret) {
            sel4cp_dbg_puts("i2c: no ret buf!\n");
        }

        // Bytes 0 and 1 are for error code / location respectively and are set later

        // Trigger work start
        i2cLoadTokens(bus);
    } else {
        sel4cp_dbg_puts("driver: called but no work available: resetting notified flag\n");
        // If nothing needs to be done, clear notified flag if it was set.
        i2c_ifState[bus].notified = 0;
    }
}

/**
 * Handling for notifications from the server. Responsible for
 * checking ring buffers and dispatching requests to appropriate
 * interfaces.
*/
static inline void serverNotify(void) {
    // If we are notified, data should be available.
    // Check if the server has deposited something in the request rings
    // - note that we individually check each interface's ring since
    // they operate in parallel and notifications carry no other info.
    
    // If there is work to do, attempt to do it
    sel4cp_dbg_puts("i2c: driver notified!\n");
    for (int i = 2; i < 4; i++) {
        checkBuf(i);
    }
}

/**
 * IRQ handler for an i2c interface.
 * @param bus The bus that triggered the IRQ
 * @param timeout Whether the IRQ was triggered by a timeout. 0 if not, 1 if so.
*/
static inline void i2cirq(int bus, int timeout) {
    printf("i2c: driver irq for bus %d\n", bus);

    ctrl_reg_t ctrl;
    getCtrl(&ctrl, bus);
    printCtrl(&ctrl);

    
    // IRQ landed: i2c transaction has either completed or timed out.
    if (timeout) {
        sel4cp_dbg_puts("i2c: timeout!\n");
    }

    volatile i2c_if_t *interface = (bus == 2) ? if_m2 : if_m3;

    // Get result
    int err = i2cGetError(bus);

    // If error is 0, successful write. If error >0, successful read of err bytes.
    // Prepare to extract data from the interface.
    ret_buf_ptr_t * ret = i2c_ifState[bus].current_ret;

    // If there was an error, cancel the rest of this transaction and load the
    // error information into the return buffer.
    if (err < 0) {
        sel4cp_dbg_puts("i2c: error!\n");
        uint8_t code;
        if (timeout) 
            code = I2C_ERR_TIMEOUT;
        else if (err == -I2C_TK_ADDRR)
            code = I2C_ERR_NOREAD;
        else
            code = I2C_ERR_NACK;
        ret[0] = code;   // Error code
        ret[1] = -err;   // Token that caused error
    } else {
        // If there was a read, extract the data from the interface
        // FIXME: this is obviously sus
        if (err > 0) {
            // Get read data

            // Copy data into return buffer
            for (int i = 0; i < err; i++) {
                ret[4+i] = (uint8_t)((interface->rdata[i] & 0xFF000000) >> 24);
            }
        }

        ret[0] = I2C_ERR_OK;    // Error code
        ret[1] = 0x0;           // Token that caused error
    }

    // If request is completed or there was an error, return data to server and notify.
    if (err < 0 || !i2c_ifState[bus].remaining) {
        pushRetBuf(bus, i2c_ifState[bus].current_ret, i2c_ifState[bus].current_req_len);
        i2c_ifState[bus].current_ret = NULL;
        releaseReqBuf(bus, i2c_ifState[bus].current_req);
        i2c_ifState[bus].current_req = 0x0;
        i2c_ifState[bus].current_req_len = 0;
        sel4cp_notify(SERVER_NOTIFY_ID);
    }

    // If the driver was notified while this transaction was in progress, immediately start working on the next one.
    // NOTE: this incurs more stack depth than needed; could use flag instead?
    if (i2c_ifState[bus].notified) {
        checkBuf(bus);
    }
}



void notified(sel4cp_channel c) {
    switch (c) {
        case SERVER_NOTIFY_ID:
            serverNotify();
            break;
        case IRQ_I2C_M2:
            i2cirq(2,0);
            break;
        case IRQ_I2C_M2_TO:
            i2cirq(2,1);
            break;
        case IRQ_I2C_M3:
            i2cirq(3,0);
            break;
        case IRQ_I2C_M3_TO:
            i2cirq(3,1);
            break;
        default:
            sel4cp_dbg_puts("DRIVER|ERROR: unexpected notification!\n");
    }
}