Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jun  2 10:21:02 2022
| Host         : Titania running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zybo_7_wrapper_timing_summary_routed.rpt -pb zybo_7_wrapper_timing_summary_routed.pb -rpx zybo_7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zybo_7_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.375     -485.515                    555                 2960        0.042        0.000                      0                 2960        1.520        0.000                       0                  1276  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.375     -485.515                    555                 2960        0.042        0.000                      0                 2960        1.520        0.000                       0                  1276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          555  Failing Endpoints,  Worst Slack       -4.375ns,  Total Violation     -485.515ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.375ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 4.599ns (49.232%)  route 4.742ns (50.768%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/Q
                         net (fo=2, routed)           0.873     4.359    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.483 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.647     5.130    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.254 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.552     5.806    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.827     6.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X16Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.880 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.880    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4_n_1
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.256 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.579 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.568     8.147    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.299     8.446 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.708     9.154    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y32         LUT4 (Prop_lut4_I3_O)        0.331     9.485 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.485    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000     9.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.100 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/O[2]
                         net (fo=2, routed)           0.568    10.668    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[9]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.301    10.969 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.969    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.519 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.519    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.633    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.747    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.975    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.309 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    12.309    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[29]
    SLICE_X17Y40         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.498     7.690    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y40         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]/C
                         clock pessimism              0.265     7.955    
                         clock uncertainty           -0.083     7.872    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.062     7.934    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[29]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                 -4.375    

Slack (VIOLATED) :        -4.354ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 4.578ns (49.118%)  route 4.742ns (50.882%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/Q
                         net (fo=2, routed)           0.873     4.359    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.483 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.647     5.130    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.254 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.552     5.806    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.827     6.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X16Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.880 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.880    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4_n_1
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.256 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.579 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.568     8.147    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.299     8.446 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.708     9.154    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y32         LUT4 (Prop_lut4_I3_O)        0.331     9.485 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.485    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000     9.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.100 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/O[2]
                         net (fo=2, routed)           0.568    10.668    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[9]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.301    10.969 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.969    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.519 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.519    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.633    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.747    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.975    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.288 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__6/O[3]
                         net (fo=1, routed)           0.000    12.288    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[31]
    SLICE_X17Y40         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.498     7.690    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y40         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]/C
                         clock pessimism              0.265     7.955    
                         clock uncertainty           -0.083     7.872    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.062     7.934    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[31]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                 -4.354    

Slack (VIOLATED) :        -4.280ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 4.504ns (48.711%)  route 4.742ns (51.289%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/Q
                         net (fo=2, routed)           0.873     4.359    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.483 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.647     5.130    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.254 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.552     5.806    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.827     6.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X16Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.880 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.880    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4_n_1
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.256 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.579 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.568     8.147    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.299     8.446 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.708     9.154    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y32         LUT4 (Prop_lut4_I3_O)        0.331     9.485 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.485    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000     9.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.100 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/O[2]
                         net (fo=2, routed)           0.568    10.668    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[9]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.301    10.969 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.969    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.519 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.519    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.633    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.747    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.975    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.214 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    12.214    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[30]
    SLICE_X17Y40         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.498     7.690    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y40         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[30]/C
                         clock pessimism              0.265     7.955    
                         clock uncertainty           -0.083     7.872    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.062     7.934    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[30]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                 -4.280    

Slack (VIOLATED) :        -4.264ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 4.488ns (48.622%)  route 4.742ns (51.378%))
  Logic Levels:           17  (CARRY4=10 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/Q
                         net (fo=2, routed)           0.873     4.359    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.483 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.647     5.130    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.254 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.552     5.806    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.827     6.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X16Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.880 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.880    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4_n_1
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.256 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.579 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.568     8.147    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.299     8.446 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.708     9.154    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y32         LUT4 (Prop_lut4_I3_O)        0.331     9.485 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.485    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000     9.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.100 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/O[2]
                         net (fo=2, routed)           0.568    10.668    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[9]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.301    10.969 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.969    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.519 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.519    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.633    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.747    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.975 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.975    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.198 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    12.198    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[28]
    SLICE_X17Y40         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.498     7.690    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y40         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]/C
                         clock pessimism              0.265     7.955    
                         clock uncertainty           -0.083     7.872    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)        0.062     7.934    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[28]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                         -12.198    
  -------------------------------------------------------------------
                         slack                                 -4.264    

Slack (VIOLATED) :        -4.261ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 4.485ns (48.605%)  route 4.742ns (51.395%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/Q
                         net (fo=2, routed)           0.873     4.359    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.483 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.647     5.130    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.254 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.552     5.806    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.827     6.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X16Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.880 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.880    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4_n_1
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.256 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.579 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.568     8.147    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.299     8.446 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.708     9.154    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y32         LUT4 (Prop_lut4_I3_O)        0.331     9.485 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.485    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000     9.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.100 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/O[2]
                         net (fo=2, routed)           0.568    10.668    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[9]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.301    10.969 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.969    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.519 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.519    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.633    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.747    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.195 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    12.195    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[25]
    SLICE_X17Y39         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.498     7.690    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y39         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]/C
                         clock pessimism              0.265     7.955    
                         clock uncertainty           -0.083     7.872    
    SLICE_X17Y39         FDRE (Setup_fdre_C_D)        0.062     7.934    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[25]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                 -4.261    

Slack (VIOLATED) :        -4.240ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 4.464ns (48.488%)  route 4.742ns (51.512%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/Q
                         net (fo=2, routed)           0.873     4.359    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.483 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.647     5.130    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.254 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.552     5.806    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.827     6.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X16Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.880 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.880    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4_n_1
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.256 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.579 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.568     8.147    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.299     8.446 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.708     9.154    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y32         LUT4 (Prop_lut4_I3_O)        0.331     9.485 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.485    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000     9.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.100 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/O[2]
                         net (fo=2, routed)           0.568    10.668    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[9]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.301    10.969 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.969    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.519 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.519    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.633    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.747    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.174 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    12.174    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[27]
    SLICE_X17Y39         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.498     7.690    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y39         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]/C
                         clock pessimism              0.265     7.955    
                         clock uncertainty           -0.083     7.872    
    SLICE_X17Y39         FDRE (Setup_fdre_C_D)        0.062     7.934    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[27]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                         -12.174    
  -------------------------------------------------------------------
                         slack                                 -4.240    

Slack (VIOLATED) :        -4.166ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 4.390ns (48.071%)  route 4.742ns (51.929%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/Q
                         net (fo=2, routed)           0.873     4.359    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.483 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.647     5.130    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.254 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.552     5.806    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.827     6.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X16Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.880 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.880    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4_n_1
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.256 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.579 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.568     8.147    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.299     8.446 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.708     9.154    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y32         LUT4 (Prop_lut4_I3_O)        0.331     9.485 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.485    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000     9.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.100 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/O[2]
                         net (fo=2, routed)           0.568    10.668    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[9]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.301    10.969 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.969    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.519 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.519    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.633    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.747    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.100 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000    12.100    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[26]
    SLICE_X17Y39         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.498     7.690    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y39         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[26]/C
                         clock pessimism              0.265     7.955    
                         clock uncertainty           -0.083     7.872    
    SLICE_X17Y39         FDRE (Setup_fdre_C_D)        0.062     7.934    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[26]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                 -4.166    

Slack (VIOLATED) :        -4.150ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 4.374ns (47.979%)  route 4.742ns (52.021%))
  Logic Levels:           16  (CARRY4=9 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/Q
                         net (fo=2, routed)           0.873     4.359    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.483 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.647     5.130    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.254 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.552     5.806    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.827     6.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X16Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.880 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.880    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4_n_1
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.256 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.579 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.568     8.147    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.299     8.446 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.708     9.154    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y32         LUT4 (Prop_lut4_I3_O)        0.331     9.485 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.485    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000     9.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.100 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/O[2]
                         net (fo=2, routed)           0.568    10.668    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[9]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.301    10.969 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.969    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.519 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.519    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.633    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.747    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.084 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000    12.084    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[24]
    SLICE_X17Y39         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.498     7.690    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y39         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[24]/C
                         clock pessimism              0.265     7.955    
                         clock uncertainty           -0.083     7.872    
    SLICE_X17Y39         FDRE (Setup_fdre_C_D)        0.062     7.934    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[24]
  -------------------------------------------------------------------
                         required time                          7.934    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                 -4.150    

Slack (VIOLATED) :        -4.148ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 4.371ns (47.962%)  route 4.742ns (52.038%))
  Logic Levels:           15  (CARRY4=8 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/Q
                         net (fo=2, routed)           0.873     4.359    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.483 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.647     5.130    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.254 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.552     5.806    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.827     6.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X16Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.880 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.880    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4_n_1
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.256 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.579 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.568     8.147    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.299     8.446 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.708     9.154    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y32         LUT4 (Prop_lut4_I3_O)        0.331     9.485 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.485    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000     9.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.100 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/O[2]
                         net (fo=2, routed)           0.568    10.668    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[9]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.301    10.969 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.969    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.519 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.519    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.633    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.747    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.081 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    12.081    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[21]
    SLICE_X17Y38         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.497     7.689    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y38         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[21]/C
                         clock pessimism              0.265     7.954    
                         clock uncertainty           -0.083     7.871    
    SLICE_X17Y38         FDRE (Setup_fdre_C_D)        0.062     7.933    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[21]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                 -4.148    

Slack (VIOLATED) :        -4.127ns  (required time - arrival time)
  Source:                 zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 4.350ns (47.842%)  route 4.742ns (52.158%))
  Logic Levels:           15  (CARRY4=8 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 7.689 - 5.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.660     2.968    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y28         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.518     3.486 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]/Q
                         net (fo=2, routed)           0.873     4.359    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/table1_reg[3][3]
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.124     4.483 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23/O
                         net (fo=1, routed)           0.647     5.130    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_23_n_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.124     5.254 f  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12/O
                         net (fo=17, routed)          0.552     5.806    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_i_12_n_1
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12/O
                         net (fo=2, routed)           0.827     6.756    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_12_n_1
    SLICE_X16Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.880 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.880    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_i_4_n_1
    SLICE_X16Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.256 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry_n_1
    SLICE_X16Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.579 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.568     8.147    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__0_carry__0_n_7
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.299     8.446 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1/O
                         net (fo=2, routed)           0.708     9.154    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_1_n_1
    SLICE_X16Y32         LUT4 (Prop_lut4_I3_O)        0.331     9.485 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4/O
                         net (fo=1, routed)           0.000     9.485    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_i_4_n_1
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.861 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry/CO[3]
                         net (fo=1, routed)           0.000     9.861    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry_n_1
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.100 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp__86_carry__0/O[2]
                         net (fo=2, routed)           0.568    10.668    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/multOp[9]
    SLICE_X17Y35         LUT2 (Prop_lut2_I0_O)        0.301    10.969 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    10.969    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_i_3_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.519 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.519    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__1_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.633 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.633    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__2_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.747 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.747    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__3_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.060 r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp_carry__4/O[3]
                         net (fo=1, routed)           0.000    12.060    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/plusOp[23]
    SLICE_X17Y38         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     6.192 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        1.497     7.689    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y38         FDRE                                         r  zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[23]/C
                         clock pessimism              0.265     7.954    
                         clock uncertainty           -0.083     7.871    
    SLICE_X17Y38         FDRE (Setup_fdre_C_D)        0.062     7.933    zybo_7_i/macc_ip_0/U0/macc_ip_v1_0_S00_AXI_inst/resultat_reg[23]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                 -4.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.116%)  route 0.203ns (57.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.585     0.926    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y45          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.148     1.074 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.203     1.277    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X4Y50          SRL16E                                       r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.853     1.223    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.235    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.192%)  route 0.219ns (60.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.583     0.924    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.219     1.283    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.893     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    zybo_7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.909%)  route 0.193ns (60.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.582     0.923    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.193     1.243    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.893     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    zybo_7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.743%)  route 0.194ns (60.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.582     0.923    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.245    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.893     1.263    zybo_7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    zybo_7_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zybo_7_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.321ns (69.626%)  route 0.140ns (30.374%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.567     0.908    zybo_7_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  zybo_7_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 f  zybo_7_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/Q
                         net (fo=5, routed)           0.140     1.189    zybo_7_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/counterReg_DBus_32[26]
    SLICE_X12Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.234 r  zybo_7_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.234    zybo_7_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/s_axi_rdata_i_reg[26]_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.369 r  zybo_7_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.369    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[26]
    SLICE_X12Y50         FDRE                                         r  zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.834     1.204    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y50         FDRE                                         r  zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.129     1.304    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.148ns (36.715%)  route 0.255ns (63.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.585     0.926    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y45          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.148     1.074 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.255     1.329    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X4Y50          SRL16E                                       r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.853     1.223    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.054     1.248    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.611%)  route 0.162ns (53.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.584     0.925    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y42          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.162     1.227    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y43          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.851     1.221    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.566     0.907    zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y43          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.143     1.191    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X8Y41          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.833     1.203    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 zybo_7_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/rst_ps7_0_50M/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.335%)  route 0.264ns (58.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.558     0.899    zybo_7_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y53         FDRE                                         r  zybo_7_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 f  zybo_7_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.264     1.304    zybo_7_i/rst_ps7_0_50M/U0/SEQ/p_0_in
    SLICE_X21Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.349 r  zybo_7_i/rst_ps7_0_50M/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.349    zybo_7_i/rst_ps7_0_50M/U0/SEQ/Core_i_1_n_0
    SLICE_X21Y53         FDSE                                         r  zybo_7_i/rst_ps7_0_50M/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.829     1.199    zybo_7_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X21Y53         FDSE                                         r  zybo_7_i/rst_ps7_0_50M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y53         FDSE (Hold_fdse_C_D)         0.091     1.256    zybo_7_i/rst_ps7_0_50M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.631%)  route 0.272ns (59.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.581     0.922    zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y53          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.272     1.334    zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X1Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.379 r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.379    zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X1Y49          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1276, routed)        0.852     1.222    zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y49          FDRE                                         r  zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    zybo_7_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y15  zybo_7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         5.000       4.000      SLICE_X13Y53    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X12Y53    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X13Y53    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X13Y53    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X13Y55    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X12Y55    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X12Y55    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X12Y55    zybo_7_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X12Y45    zybo_7_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y46     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y46     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y43     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y50     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y45     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y42     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y50     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X4Y50     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y46     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y46     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y41     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y43     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y40     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y41     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y41     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y45     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y42     zybo_7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK



