#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 24 17:38:58 2019
# Process ID: 7392
# Current directory: D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.runs/synth_1
# Command line: vivado.exe -log DDU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DDU.tcl
# Log file: D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.runs/synth_1/DDU.vds
# Journal file: D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DDU.tcl -notrace
Command: synth_design -top DDU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 442.621 ; gain = 96.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DDU' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Multicycle_MIPS_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'state_control' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:23]
	Parameter IF bound to: 4'b0000 
	Parameter ID bound to: 4'b0001 
	Parameter EXC_LS bound to: 4'b0010 
	Parameter EXC_R bound to: 4'b0011 
	Parameter EXC_BEQ bound to: 4'b0100 
	Parameter EXC_BNE bound to: 4'b0101 
	Parameter EXC_J bound to: 4'b0110 
	Parameter EXC_Itype bound to: 4'b1011 
	Parameter MEM_LW bound to: 4'b0111 
	Parameter MEM_SW bound to: 4'b1000 
	Parameter REG_R bound to: 4'b1001 
	Parameter REG_LW bound to: 4'b1010 
	Parameter REG_Itype bound to: 4'b1100 
	Parameter Rtype bound to: 6'b000000 
	Parameter lw bound to: 6'b100011 
	Parameter sw bound to: 6'b101011 
	Parameter beq bound to: 6'b000100 
	Parameter bne bound to: 6'b000101 
	Parameter jump bound to: 6'b000010 
	Parameter addi bound to: 6'b001000 
	Parameter andi bound to: 6'b001100 
	Parameter ori bound to: 6'b001101 
	Parameter xori bound to: 6'b001110 
	Parameter slti bound to: 6'b001010 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:109]
INFO: [Synth 8-6155] done synthesizing module 'state_control' (2#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_MEM' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_MEM' (4#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ins_Reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Ins_Reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR_Decoder' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/IR_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR_Decoder' (5#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/IR_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ins_Reg' (6#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Ins_Reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_write_register' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Mux_write_register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_write_register' (7#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Mux_write_register.v:23]
INFO: [Synth 8-6157] synthesizing module 'Registers' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (8#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Registers.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterA' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/RegisterA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterA' (9#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/RegisterA.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterB' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/RegisterB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterB' (10#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/RegisterB.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_ALUout' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Reg_ALUaout.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reg_ALUout' (11#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Reg_ALUaout.v:23]
INFO: [Synth 8-6157] synthesizing module 'Reg_MEM' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Reg_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Reg_MEM' (12#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Reg_MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_4to1' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_4to1' (13#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/ALU.v:23]
	Parameter addi bound to: 6'b001000 
	Parameter andi bound to: 6'b001100 
	Parameter ori bound to: 6'b001101 
	Parameter xori bound to: 6'b001110 
	Parameter slti bound to: 6'b001010 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/ALU.v:71]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_3to1' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_3to1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_3to1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'MUX_3to1' (15#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_3to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (16#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_ctrl' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/seg_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg_ctrl' (17#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/seg_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.runs/synth_1/.Xil/Vivado-7392-LAPTOP-8P9O5NTA/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (18#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.runs/synth_1/.Xil/Vivado-7392-LAPTOP-8P9O5NTA/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DDU' (19#1) [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Multicycle_MIPS_CPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 497.305 ; gain = 151.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 497.305 ; gain = 151.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 497.305 ; gain = 151.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'U3'
Finished Parsing XDC File [d:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'U3'
Parsing XDC File [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/constrs_1/imports/COD_lab/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/constrs_1/imports/COD_lab/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/constrs_1/imports/COD_lab/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DDU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DDU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 853.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 853.457 ; gain = 507.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 853.457 ; gain = 507.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 853.457 ; gain = 507.805
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currentstate_reg' in module 'state_control'
INFO: [Synth 8-5544] ROM "MemRead" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUSrcA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IorD" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCSource" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCWriteCond1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCWriteCond2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MemWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RegWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RegDst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ALUout" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:78]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      IF |                    0000000000001 |                             0000
                      ID |                    0000000000010 |                             0001
                   EXC_R |                    0000000000100 |                             0011
                   REG_R |                    0000000001000 |                             1001
                  EXC_LS |                    0000000010000 |                             0010
                  MEM_SW |                    0000000100000 |                             1000
                  MEM_LW |                    0000001000000 |                             0111
                  REG_LW |                    0000010000000 |                             1010
                 EXC_BEQ |                    0000100000000 |                             0100
                 EXC_BNE |                    0001000000000 |                             0101
                   EXC_J |                    0010000000000 |                             0110
               EXC_Itype |                    0100000000000 |                             1011
               REG_Itype |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentstate_reg' using encoding 'one-hot' in module 'state_control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'PCWriteCond1_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'PCWriteCond2_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'IorD_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:161]
WARNING: [Synth 8-327] inferring latch for variable 'PCWrite_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:117]
WARNING: [Synth 8-327] inferring latch for variable 'IRWrite_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:161]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'PCSource_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'ALUout_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/ALU.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_3to1.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 853.457 ; gain = 507.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 40    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 101   
	   4 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input     13 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 103   
	   4 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 18    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module state_control 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input     13 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 18    
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module MUX_MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Ins_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module MUX_write_register 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 96    
Module RegisterA 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module RegisterB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Reg_ALUout 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Reg_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module MUX_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module MUX_3to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module seg_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U1/A0/" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/A0/nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U1/A9/Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'U0/cnt_reg[27]' (FDC) to 'U0/cnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/cnt_reg[28]' (FDC) to 'U0/cnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/cnt_reg[25]' (FDC) to 'U0/cnt_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/cnt_reg[26]' (FDC) to 'U0/cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/cnt_reg[29]' (FDC) to 'U0/cnt_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/cnt_reg[31]' (FDC) to 'U0/cnt_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/cnt_reg[30]' (FDC) to 'U2/cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'U2/cnt_reg[31]' (FDC) to 'U2/cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'U2/cnt_reg[30]' (FDC) to 'U2/cnt_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/cnt_reg[29] )
WARNING: [Synth 8-3332] Sequential element (U1/A0/MemRead_reg) is unused and will be removed from module DDU.
WARNING: [Synth 8-3332] Sequential element (U2/cnt_reg[29]) is unused and will be removed from module DDU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 853.457 ; gain = 507.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 853.457 ; gain = 507.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 853.457 ; gain = 507.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 882.723 ; gain = 537.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 882.723 ; gain = 537.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 882.723 ; gain = 537.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 882.723 ; gain = 537.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 882.723 ; gain = 537.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 882.723 ; gain = 537.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 882.723 ; gain = 537.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |     4|
|3     |CARRY4         |    33|
|4     |LUT2           |    50|
|5     |LUT3           |    74|
|6     |LUT4           |    73|
|7     |LUT5           |   281|
|8     |LUT6           |  1177|
|9     |MUXF7          |   400|
|10    |MUXF8          |    64|
|11    |FDCE           |    99|
|12    |FDPE           |     1|
|13    |FDRE           |  1186|
|14    |LD             |    94|
|15    |IBUF           |    13|
|16    |OBUF           |    32|
+------+---------------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |  3645|
|2     |  U0      |clk_div       |    63|
|3     |  U1      |CPU           |  3396|
|4     |    A0    |state_control |   227|
|5     |    A1    |PC            |    32|
|6     |    A10   |MUX_3to1      |    32|
|7     |    A3    |Ins_Reg       |   443|
|8     |    A5    |Registers     |  2363|
|9     |    A9    |ALU           |    52|
|10    |    ALU   |Reg_ALUout    |    40|
|11    |    ALU_A |RegisterA     |    79|
|12    |    ALU_B |RegisterB     |    32|
|13    |    mdr   |Reg_MEM       |    96|
|14    |  U2      |seg_ctrl      |    73|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 882.723 ; gain = 537.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 882.723 ; gain = 180.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 882.723 ; gain = 537.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 604 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 94 instances were transformed.
  LD => LDCE: 94 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 882.723 ; gain = 548.543
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.runs/synth_1/DDU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DDU_utilization_synth.rpt -pb DDU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 882.723 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 24 17:40:09 2019...
