#source:examples/prob_examples/public_examples/EventBPrologPackages/Deploy/SignalControl-110527.zip_unpacked/SignalControl-110527/s2_mch5_signal_actuator.bcm
1.7668058185E10,1.8662639526666667E9,-1.0,2.926099983333333E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE)) => not((in_switch_sig=TRUE))
5.275368886333333E9,3.284173707E9,-1.0,1.9400714266666666E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE)) & (in_switch_sig=TRUE)
4.323095835E9,9.351888626E9,-1.0,7.272649662333333E9:(OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE) & not((t:dom(POS)) & (POS(t)=ext_pnt))
4.3681811666666664E7,1.034625656E9,-1.0,6.854885203333334E8:not((t:dom(POS)) & (POS(t)=ext_pnt)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE)
-1.0,3.748876633333333E8,-1.0,-1.0:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE)) & (EXIT_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=OUT_SWITCH) & (out_signal_act=FALSE)
1.1646934933333333E8,7.406221133333333E7,-1.0,1.8182484433333334E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE)) => not((out_signal_act=TRUE))
1.0326620433333333E8,2.2853145866666666E8,-1.0,1.1854701166666667E8:not((out_signal_act=TRUE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE)
7.4992567E7,6.4081496E7,-1.0,1.5216672E8:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE)) & (out_signal_act=TRUE)
2.3968397166666666E8,5.9850394666666664E7,-1.0,1.17924982E8:not((out_switch_sig=TRUE)) => (OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE)
5.5677029E7,1.3775776466666666E8,-1.0,5.587799256666666E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE))) => (out_switch_sig=TRUE)
-1.0,6.4494560666666664E7,-1.0,-1.0:not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE)) & (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)
3.56115514E8,1.6707634433333334E8,-1.0,4.064810663333333E8:not(not((OCC<:BLOCK) & (IN_SWITCH:PLATFORM) & (OUT_SWITCH:PLATFORM) & (ENTRY_SIGNAL:ACCESS) & (EXIT_SIGNAL:ACCESS) & (ENTRY_SIGNAL/=allowed or IN_SWITCH/:OCC) & (EXIT_SIGNAL/=allowed or ext_pnt/:OCC) & (POS:TRAIN +-> BLOCK) & (ran(POS)=OCC) & (!t1 oftype TRAIN,t2 oftype TRAIN.t1:dom(POS)&t2:dom(POS)&POS(t1)=POS(t2)=>t1=t2) & (in_switch_act:PLATFORM) & (out_switch_act:PLATFORM) & (in_switch_sig=TRUE=>ENTRY_SIGNAL=forbidden) & (out_switch_sig=TRUE=>EXIT_SIGNAL=forbidden) & (in_signal_act:BOOL) & (out_signal_act:BOOL) & (in_signal_act=FALSE or IN_SWITCH/:ran(POS)) & (out_signal_act=FALSE or ext_pnt/:ran(POS)) & (in_signal_act=FALSE or in_switch_sig=FALSE) & (out_signal_act=FALSE or out_switch_sig=FALSE))) => (ENTRY_SIGNAL=allowed) & (t:dom(POS)) & (POS(t)=ent_pnt) & (in_signal_act=FALSE)
