Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 08:36:20 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_463_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.029ns (31.334%)  route 2.255ns (68.666%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.398ns = ( 6.398 - 4.000 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.783ns, distribution 1.073ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.712ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=36156, routed)       1.856     2.807    Delay1No17_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X133Y557       FDCE                                         r  Delay1No17_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y557       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.885 r  Delay1No17_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.820     3.705    Delay1No16_instance/Y_reg[33]_0[2]
    SLICE_X145Y602       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.805 r  Delay1No16_instance/geqOp_carry_i_15__1/O
                         net (fo=1, routed)           0.016     3.821    Sum10_2_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X145Y602       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.011 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.037    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X145Y603       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.052 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.078    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X145Y604       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.130 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.287     4.417    Delay1No17_instance/CO[0]
    SLICE_X145Y605       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.483 r  Delay1No17_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.136     4.619    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X145Y604       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     4.718 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.192     4.910    Delay1No16_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X144Y605       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     4.945 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.321     5.266    Delay1No17_instance/shiftVal__5[0]
    SLICE_X146Y600       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     5.389 r  Delay1No17_instance/shiftedFracY_d1[17]_i_2__1/O
                         net (fo=5, routed)           0.320     5.709    Delay1No17_instance/shiftedFracY_d1_reg[38][0]
    SLICE_X148Y606       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.832 r  Delay1No17_instance/shiftedFracY_d1[5]_i_1__1/O
                         net (fo=2, routed)           0.062     5.894    Delay1No16_instance/Y_reg[26]_0[1]
    SLICE_X148Y606       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     6.042 r  Delay1No16_instance/shiftedFracY_d1[21]_i_1__1/O
                         net (fo=1, routed)           0.049     6.091    Sum10_2_impl_instance/FPAddSubOp_instance/D[10]
    SLICE_X148Y606       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=36156, routed)       1.738     6.398    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X148Y606       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.362     6.760    
                         clock uncertainty           -0.035     6.725    
    SLICE_X148Y606       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.750    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.750    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  0.659    




