module and_gate_tb;
reg a;
reg b;
wire y;
andgate dut(
    .a(a),
    .b(b),
    .y(y)
);
initial begin
    $dumpfile("andgate.vcd");
    $dumpvars(0, and_gate_tb);
    $monitor("Time=%0t | a=%b  | b=%b | y=%b",$time,a,b,y);
    a=0;
    b=0;
    #10;


    a=0;
    b=1;
    #10;


    a=1;
    b=0;
    #10;



    a=1;
    b=1;
    #10;

    $finish;
end
endmodule