
optiboot_atmega644.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  0000fdce  00000242  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000001ce  0000fc00  0000fc00  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .version      00000002  0000fffe  0000fffe  00000242  2**0
                  CONTENTS, READONLY
  3 .comment      00000011  00000000  00000000  00000244  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000028  00000000  00000000  00000255  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000041f  00000000  00000000  0000027d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000001cb  00000000  00000000  0000069c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000190  00000000  00000000  00000867  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000094  00000000  00000000  000009f8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000121  00000000  00000000  00000a8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000023b  00000000  00000000  00000bad  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  00000de8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0000fc00 <main>:
# define UART_SRL UBRR3L
# define UART_UDR UDR3
#endif

/* main program starts here */
int main(void) {
    fc00:	1f 92       	push	r1
    fc02:	cd b7       	in	r28, 0x3d	; 61
    fc04:	de b7       	in	r29, 0x3e	; 62
  //  SP points to RAMEND
  //  r1 contains zero
  //
  // If not, uncomment the following instructions:
  // cli();
  asm volatile ("clr __zero_reg__");
    fc06:	11 24       	eor	r1, r1
#if defined(__AVR_ATmega8__) || defined (__AVR_ATmega32__)
  SP=RAMEND;  // This is done by hardware reset
#endif

  // Adaboot no-wait mod
  ch = MCUSR;
    fc08:	84 b7       	in	r24, 0x34	; 52
  MCUSR = 0;
    fc0a:	14 be       	out	0x34, r1	; 52
  if (!(ch & _BV(EXTRF))) appStart(ch);
    fc0c:	81 ff       	sbrs	r24, 1
    fc0e:	d9 d0       	rcall	.+434    	; 0xfdc2 <appStart>

#if LED_START_FLASHES > 0
  // Set up Timer 1 for timeout counter
  TCCR1B = _BV(CS12) | _BV(CS10); // div 1024
    fc10:	85 e0       	ldi	r24, 0x05	; 5
    fc12:	80 93 81 00 	sts	0x0081, r24
  UCSRA = _BV(U2X); //Double speed mode USART
  UCSRB = _BV(RXEN) | _BV(TXEN);  // enable Rx & Tx
  UCSRC = _BV(URSEL) | _BV(UCSZ1) | _BV(UCSZ0);  // config USART; 8N1
  UBRRL = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
#else
  UART_SRA = _BV(U2X0); //Double speed mode USART0
    fc16:	82 e0       	ldi	r24, 0x02	; 2
    fc18:	80 93 c0 00 	sts	0x00C0, r24
  UART_SRB = _BV(RXEN0) | _BV(TXEN0);
    fc1c:	88 e1       	ldi	r24, 0x18	; 24
    fc1e:	80 93 c1 00 	sts	0x00C1, r24
  UART_SRC = _BV(UCSZ00) | _BV(UCSZ01);
    fc22:	86 e0       	ldi	r24, 0x06	; 6
    fc24:	80 93 c2 00 	sts	0x00C2, r24
  UART_SRL = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
    fc28:	80 e1       	ldi	r24, 0x10	; 16
    fc2a:	80 93 c4 00 	sts	0x00C4, r24
#endif
#endif

  // Set up watchdog to trigger after 500ms
  watchdogConfig(WATCHDOG_1S);
    fc2e:	8e e0       	ldi	r24, 0x0E	; 14
    fc30:	b3 d0       	rcall	.+358    	; 0xfd98 <watchdogConfig>

#if (LED_START_FLASHES > 0) || defined(LED_DATA_FLASH)
  /* Set LED pin as output */
  LED_DDR |= _BV(LED);
    fc32:	24 9a       	sbi	0x04, 4	; 4
    fc34:	26 e0       	ldi	r18, 0x06	; 6
}

#if LED_START_FLASHES > 0
void flash_led(uint8_t count) {
  do {
    TCNT1 = -(F_CPU/(1024*16));
    fc36:	88 e1       	ldi	r24, 0x18	; 24
    fc38:	9e ef       	ldi	r25, 0xFE	; 254
    TIFR1 = _BV(TOV1);
    fc3a:	31 e0       	ldi	r19, 0x01	; 1
}

#if LED_START_FLASHES > 0
void flash_led(uint8_t count) {
  do {
    TCNT1 = -(F_CPU/(1024*16));
    fc3c:	90 93 85 00 	sts	0x0085, r25
    fc40:	80 93 84 00 	sts	0x0084, r24
    TIFR1 = _BV(TOV1);
    fc44:	36 bb       	out	0x16, r19	; 22
    while(!(TIFR1 & _BV(TOV1)));
    fc46:	b0 9b       	sbis	0x16, 0	; 22
    fc48:	fe cf       	rjmp	.-4      	; 0xfc46 <main+0x46>
#if defined(__AVR_ATmega8__)  || defined (__AVR_ATmega32__)
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
    fc4a:	1c 9a       	sbi	0x03, 4	; 3
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    fc4c:	a8 95       	wdr
    fc4e:	21 50       	subi	r18, 0x01	; 1
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
#endif
    watchdogReset();
  } while (--count);
    fc50:	a9 f7       	brne	.-22     	; 0xfc3c <main+0x3c>
    fc52:	81 2c       	mov	r8, r1
    fc54:	91 2c       	mov	r9, r1
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
        a |= (*bufPtr++) << 8;
        __boot_page_fill_short((uint16_t)(void*)addrPtr,a);
    fc56:	ee 24       	eor	r14, r14
    fc58:	e3 94       	inc	r14
        addrPtr += 2;
      } while (--ch);

      // Write from programming buffer
      __boot_page_write_short((uint16_t)(void*)address);
    fc5a:	95 e0       	ldi	r25, 0x05	; 5
    fc5c:	d9 2e       	mov	r13, r25
      boot_spm_busy_wait();

#if defined(RWWSRE)
      // Reenable read access to flash
      boot_rww_enable();
    fc5e:	21 e1       	ldi	r18, 0x11	; 17
    fc60:	c2 2e       	mov	r12, r18

      // If we are in NRWW section, page erase has to be delayed until now.
      // Todo: Take RAMPZ into account (not doing so just means that we will
      //  treat the top of both "pages" of flash as NRWW, for a slight speed
      //  decrease, so fixing this is not urgent.)
      if (address >= NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
    fc62:	33 e0       	ldi	r19, 0x03	; 3
    fc64:	f3 2e       	mov	r15, r19
#endif

  /* Forever loop */
  for (;;) {
    /* get character from UART */
    ch = getch();
    fc66:	8c d0       	rcall	.+280    	; 0xfd80 <getch>

    if(ch == STK_GET_PARAMETER) {
    fc68:	81 34       	cpi	r24, 0x41	; 65
    fc6a:	71 f4       	brne	.+28     	; 0xfc88 <main+0x88>
      unsigned char which = getch();
    fc6c:	89 d0       	rcall	.+274    	; 0xfd80 <getch>
      verifySpace();
    fc6e:	89 83       	std	Y+1, r24	; 0x01
    fc70:	99 d0       	rcall	.+306    	; 0xfda4 <verifySpace>
      if (which == 0x82) {
    fc72:	89 81       	ldd	r24, Y+1	; 0x01
    fc74:	82 38       	cpi	r24, 0x82	; 130
    fc76:	09 f4       	brne	.+2      	; 0xfc7a <main+0x7a>
    fc78:	1e c0       	rjmp	.+60     	; 0xfcb6 <main+0xb6>
	/*
	 * Send optiboot version as "minor SW version"
	 */
	putch(OPTIBOOT_MINVER);
      } else if (which == 0x81) {
    fc7a:	81 38       	cpi	r24, 0x81	; 129
    fc7c:	11 f4       	brne	.+4      	; 0xfc82 <main+0x82>
	  putch(OPTIBOOT_MAJVER);
    fc7e:	85 e0       	ldi	r24, 0x05	; 5
    fc80:	01 c0       	rjmp	.+2      	; 0xfc84 <main+0x84>
      } else {
	/*
	 * GET PARAMETER returns a generic 0x03 reply for
         * other parameters - enough to keep Avrdude happy
	 */
	putch(0x03);
    fc82:	83 e0       	ldi	r24, 0x03	; 3
    fc84:	76 d0       	rcall	.+236    	; 0xfd72 <putch>
    fc86:	72 c0       	rjmp	.+228    	; 0xfd6c <main+0x16c>
      }
    }
    else if(ch == STK_SET_DEVICE) {
    fc88:	82 34       	cpi	r24, 0x42	; 66
    fc8a:	11 f4       	brne	.+4      	; 0xfc90 <main+0x90>
      // SET DEVICE is ignored
      getNch(20);
    fc8c:	84 e1       	ldi	r24, 0x14	; 20
    fc8e:	03 c0       	rjmp	.+6      	; 0xfc96 <main+0x96>
    }
    else if(ch == STK_SET_DEVICE_EXT) {
    fc90:	85 34       	cpi	r24, 0x45	; 69
    fc92:	19 f4       	brne	.+6      	; 0xfc9a <main+0x9a>
      // SET DEVICE EXT is ignored
      getNch(5);
    fc94:	85 e0       	ldi	r24, 0x05	; 5
    fc96:	8e d0       	rcall	.+284    	; 0xfdb4 <getNch>
    fc98:	69 c0       	rjmp	.+210    	; 0xfd6c <main+0x16c>
    }
    else if(ch == STK_LOAD_ADDRESS) {
    fc9a:	85 35       	cpi	r24, 0x55	; 85
    fc9c:	41 f4       	brne	.+16     	; 0xfcae <main+0xae>
      // LOAD ADDRESS
      uint16_t newAddress;
      newAddress = getch();
    fc9e:	70 d0       	rcall	.+224    	; 0xfd80 <getch>
    fca0:	88 2e       	mov	r8, r24
      newAddress = (newAddress & 0xff) | (getch() << 8);
    fca2:	6e d0       	rcall	.+220    	; 0xfd80 <getch>
    fca4:	91 2c       	mov	r9, r1
    fca6:	98 2a       	or	r9, r24
#ifdef RAMPZ
      // Transfer top bit to RAMPZ
      RAMPZ = (newAddress & 0x8000) ? 1 : 0;
#endif
      newAddress += newAddress; // Convert from word address to byte address
    fca8:	88 0c       	add	r8, r8
    fcaa:	99 1c       	adc	r9, r9
    fcac:	5e c0       	rjmp	.+188    	; 0xfd6a <main+0x16a>
      address = newAddress;
      verifySpace();
    }
    else if(ch == STK_UNIVERSAL) {
    fcae:	86 35       	cpi	r24, 0x56	; 86
    fcb0:	21 f4       	brne	.+8      	; 0xfcba <main+0xba>
      // UNIVERSAL command is ignored
      getNch(4);
    fcb2:	84 e0       	ldi	r24, 0x04	; 4
    fcb4:	7f d0       	rcall	.+254    	; 0xfdb4 <getNch>
      putch(0x00);
    fcb6:	80 e0       	ldi	r24, 0x00	; 0
    fcb8:	e5 cf       	rjmp	.-54     	; 0xfc84 <main+0x84>
    }
    /* Write memory, length is big endian and is in bytes */
    else if(ch == STK_PROG_PAGE) {
    fcba:	84 36       	cpi	r24, 0x64	; 100
    fcbc:	09 f0       	breq	.+2      	; 0xfcc0 <main+0xc0>
    fcbe:	3a c0       	rjmp	.+116    	; 0xfd34 <main+0x134>
      // PROGRAM PAGE - we support flash programming only, not EEPROM
      uint8_t *bufPtr;
      uint16_t addrPtr;

      getch();			/* getlen() */
    fcc0:	5f d0       	rcall	.+190    	; 0xfd80 <getch>
      length = getch();
    fcc2:	5e d0       	rcall	.+188    	; 0xfd80 <getch>
    fcc4:	b8 2e       	mov	r11, r24
      getch();
    fcc6:	5c d0       	rcall	.+184    	; 0xfd80 <getch>

      // If we are in RWW section, immediately start page erase
      if (address < NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
    fcc8:	81 14       	cp	r8, r1
    fcca:	80 ee       	ldi	r24, 0xE0	; 224
    fccc:	98 06       	cpc	r9, r24
    fcce:	18 f4       	brcc	.+6      	; 0xfcd6 <main+0xd6>
    fcd0:	f4 01       	movw	r30, r8
    fcd2:	f7 be       	out	0x37, r15	; 55
    fcd4:	e8 95       	spm
    fcd6:	00 e0       	ldi	r16, 0x00	; 0
    fcd8:	11 e0       	ldi	r17, 0x01	; 1

      // While that is going on, read in page contents
      bufPtr = buff;
      do *bufPtr++ = getch();
    fcda:	52 d0       	rcall	.+164    	; 0xfd80 <getch>
    fcdc:	f8 01       	movw	r30, r16
    fcde:	81 93       	st	Z+, r24
    fce0:	8f 01       	movw	r16, r30
      while (--length);
    fce2:	be 12       	cpse	r11, r30
    fce4:	fa cf       	rjmp	.-12     	; 0xfcda <main+0xda>

      // If we are in NRWW section, page erase has to be delayed until now.
      // Todo: Take RAMPZ into account (not doing so just means that we will
      //  treat the top of both "pages" of flash as NRWW, for a slight speed
      //  decrease, so fixing this is not urgent.)
      if (address >= NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
    fce6:	81 14       	cp	r8, r1
    fce8:	f0 ee       	ldi	r31, 0xE0	; 224
    fcea:	9f 06       	cpc	r9, r31
    fcec:	18 f0       	brcs	.+6      	; 0xfcf4 <main+0xf4>
    fcee:	f4 01       	movw	r30, r8
    fcf0:	f7 be       	out	0x37, r15	; 55
    fcf2:	e8 95       	spm

      // Read command terminator, start reply
      verifySpace();
    fcf4:	57 d0       	rcall	.+174    	; 0xfda4 <verifySpace>

      // If only a partial page is to be programmed, the erase might not be complete.
      // So check that here
      boot_spm_busy_wait();
    fcf6:	07 b6       	in	r0, 0x37	; 55
    fcf8:	00 fc       	sbrc	r0, 0
    fcfa:	fd cf       	rjmp	.-6      	; 0xfcf6 <main+0xf6>
    fcfc:	f4 01       	movw	r30, r8
    fcfe:	a0 e0       	ldi	r26, 0x00	; 0
    fd00:	b1 e0       	ldi	r27, 0x01	; 1
      bufPtr = buff;
      addrPtr = (uint16_t)(void*)address;
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
    fd02:	8c 91       	ld	r24, X
        a |= (*bufPtr++) << 8;
    fd04:	11 96       	adiw	r26, 0x01	; 1
    fd06:	2c 91       	ld	r18, X
    fd08:	11 97       	sbiw	r26, 0x01	; 1
    fd0a:	90 e0       	ldi	r25, 0x00	; 0
    fd0c:	92 2b       	or	r25, r18
# define UART_SRL UBRR3L
# define UART_UDR UDR3
#endif

/* main program starts here */
int main(void) {
    fd0e:	12 96       	adiw	r26, 0x02	; 2
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
        a |= (*bufPtr++) << 8;
        __boot_page_fill_short((uint16_t)(void*)addrPtr,a);
    fd10:	0c 01       	movw	r0, r24
    fd12:	e7 be       	out	0x37, r14	; 55
    fd14:	e8 95       	spm
    fd16:	11 24       	eor	r1, r1
        addrPtr += 2;
    fd18:	32 96       	adiw	r30, 0x02	; 2
      } while (--ch);
    fd1a:	a1 15       	cp	r26, r1
    fd1c:	82 e0       	ldi	r24, 0x02	; 2
    fd1e:	b8 07       	cpc	r27, r24
    fd20:	81 f7       	brne	.-32     	; 0xfd02 <main+0x102>

      // Write from programming buffer
      __boot_page_write_short((uint16_t)(void*)address);
    fd22:	f4 01       	movw	r30, r8
    fd24:	d7 be       	out	0x37, r13	; 55
    fd26:	e8 95       	spm
      boot_spm_busy_wait();
    fd28:	07 b6       	in	r0, 0x37	; 55
    fd2a:	00 fc       	sbrc	r0, 0
    fd2c:	fd cf       	rjmp	.-6      	; 0xfd28 <main+0x128>

#if defined(RWWSRE)
      // Reenable read access to flash
      boot_rww_enable();
    fd2e:	c7 be       	out	0x37, r12	; 55
    fd30:	e8 95       	spm
    fd32:	1c c0       	rjmp	.+56     	; 0xfd6c <main+0x16c>
#endif

    }
    /* Read memory block mode, length is big endian.  */
    else if(ch == STK_READ_PAGE) {
    fd34:	84 37       	cpi	r24, 0x74	; 116
    fd36:	61 f4       	brne	.+24     	; 0xfd50 <main+0x150>
      // READ PAGE - we only read flash
      getch();			/* getlen() */
    fd38:	23 d0       	rcall	.+70     	; 0xfd80 <getch>
      length = getch();
    fd3a:	22 d0       	rcall	.+68     	; 0xfd80 <getch>
    fd3c:	18 2f       	mov	r17, r24
      getch();
    fd3e:	20 d0       	rcall	.+64     	; 0xfd80 <getch>

      verifySpace();
    fd40:	31 d0       	rcall	.+98     	; 0xfda4 <verifySpace>
        __asm__ ("elpm %0,Z+\n" : "=r" (ch), "=z" (address): "1" (address));
#else
        // read a Flash byte and increment the address
        __asm__ ("lpm %0,Z+\n" : "=r" (ch), "=z" (address): "1" (address));
#endif
        putch(ch);
    fd42:	f4 01       	movw	r30, r8
    fd44:	85 91       	lpm	r24, Z+
    fd46:	4f 01       	movw	r8, r30
    fd48:	14 d0       	rcall	.+40     	; 0xfd72 <putch>
      } while (--length);
    fd4a:	11 50       	subi	r17, 0x01	; 1
    fd4c:	d1 f7       	brne	.-12     	; 0xfd42 <main+0x142>
    fd4e:	0e c0       	rjmp	.+28     	; 0xfd6c <main+0x16c>
    }

    /* Get device signature bytes  */
    else if(ch == STK_READ_SIGN) {
    fd50:	85 37       	cpi	r24, 0x75	; 117
    fd52:	39 f4       	brne	.+14     	; 0xfd62 <main+0x162>
      // READ SIGN - return what Avrdude wants to hear
      verifySpace();
    fd54:	27 d0       	rcall	.+78     	; 0xfda4 <verifySpace>
      putch(SIGNATURE_0);
    fd56:	8e e1       	ldi	r24, 0x1E	; 30
    fd58:	0c d0       	rcall	.+24     	; 0xfd72 <putch>
      putch(SIGNATURE_1);
    fd5a:	86 e9       	ldi	r24, 0x96	; 150
    fd5c:	0a d0       	rcall	.+20     	; 0xfd72 <putch>
      putch(SIGNATURE_2);
    fd5e:	89 e0       	ldi	r24, 0x09	; 9
    fd60:	91 cf       	rjmp	.-222    	; 0xfc84 <main+0x84>
    }
    else if (ch == STK_LEAVE_PROGMODE) { /* 'Q' */
    fd62:	81 35       	cpi	r24, 0x51	; 81
    fd64:	11 f4       	brne	.+4      	; 0xfd6a <main+0x16a>
      // Adaboot no-wait mod
      watchdogConfig(WATCHDOG_16MS);
    fd66:	88 e0       	ldi	r24, 0x08	; 8
    fd68:	17 d0       	rcall	.+46     	; 0xfd98 <watchdogConfig>
      verifySpace();
    }
    else {
      // This covers the response to commands like STK_ENTER_PROGMODE
      verifySpace();
    fd6a:	1c d0       	rcall	.+56     	; 0xfda4 <verifySpace>
    }
    putch(STK_OK);
    fd6c:	80 e1       	ldi	r24, 0x10	; 16
    fd6e:	01 d0       	rcall	.+2      	; 0xfd72 <putch>
  }
    fd70:	7a cf       	rjmp	.-268    	; 0xfc66 <main+0x66>

0000fd72 <putch>:
}

void putch(char ch) {
#ifndef SOFT_UART
  while (!(UART_SRA & _BV(UDRE0)));
    fd72:	90 91 c0 00 	lds	r25, 0x00C0
    fd76:	95 ff       	sbrs	r25, 5
    fd78:	fc cf       	rjmp	.-8      	; 0xfd72 <putch>
  UART_UDR = ch;
    fd7a:	80 93 c6 00 	sts	0x00C6, r24
    fd7e:	08 95       	ret

0000fd80 <getch>:
      [uartBit] "I" (UART_RX_BIT)
    :
      "r25"
);
#else
  while(!(UART_SRA & _BV(RXC0)))
    fd80:	80 91 c0 00 	lds	r24, 0x00C0
    fd84:	87 ff       	sbrs	r24, 7
    fd86:	fc cf       	rjmp	.-8      	; 0xfd80 <getch>
    ;
  if (!(UART_SRA & _BV(FE0))) {
    fd88:	80 91 c0 00 	lds	r24, 0x00C0
    fd8c:	84 fd       	sbrc	r24, 4
    fd8e:	01 c0       	rjmp	.+2      	; 0xfd92 <getch+0x12>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    fd90:	a8 95       	wdr
       * don't care that an invalid char is returned...)
       */
    watchdogReset();
  }
  
  ch = UART_UDR;
    fd92:	80 91 c6 00 	lds	r24, 0x00C6
  LED_PIN |= _BV(LED);
#endif
#endif

  return ch;
}
    fd96:	08 95       	ret

0000fd98 <watchdogConfig>:
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
    fd98:	e0 e6       	ldi	r30, 0x60	; 96
    fd9a:	f0 e0       	ldi	r31, 0x00	; 0
    fd9c:	98 e1       	ldi	r25, 0x18	; 24
    fd9e:	90 83       	st	Z, r25
  WDTCSR = x;
    fda0:	80 83       	st	Z, r24
    fda2:	08 95       	ret

0000fda4 <verifySpace>:
  do getch(); while (--count);
  verifySpace();
}

void verifySpace() {
  if (getch() != CRC_EOP) {
    fda4:	ed df       	rcall	.-38     	; 0xfd80 <getch>
    fda6:	80 32       	cpi	r24, 0x20	; 32
    fda8:	19 f0       	breq	.+6      	; 0xfdb0 <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
    fdaa:	88 e0       	ldi	r24, 0x08	; 8
    fdac:	f5 df       	rcall	.-22     	; 0xfd98 <watchdogConfig>
    fdae:	ff cf       	rjmp	.-2      	; 0xfdae <verifySpace+0xa>
    while (1)			      // and busy-loop so that WD causes
      ;				      //  a reset and app start.
  }
  putch(STK_INSYNC);
    fdb0:	84 e1       	ldi	r24, 0x14	; 20
    fdb2:	df cf       	rjmp	.-66     	; 0xfd72 <putch>

0000fdb4 <getNch>:
    ::[count] "M" (UART_B_VALUE)
  );
}
#endif

void getNch(uint8_t count) {
    fdb4:	cf 93       	push	r28
    fdb6:	c8 2f       	mov	r28, r24
  do getch(); while (--count);
    fdb8:	e3 df       	rcall	.-58     	; 0xfd80 <getch>
    fdba:	c1 50       	subi	r28, 0x01	; 1
    fdbc:	e9 f7       	brne	.-6      	; 0xfdb8 <getNch+0x4>
  verifySpace();
}
    fdbe:	cf 91       	pop	r28
}
#endif

void getNch(uint8_t count) {
  do getch(); while (--count);
  verifySpace();
    fdc0:	f1 cf       	rjmp	.-30     	; 0xfda4 <verifySpace>

0000fdc2 <appStart>:

void appStart(uint8_t rstFlags) {
  // save the reset flags in the designated register
  //  This can be saved in a main program by putting code in .init0 (which
  //  executes before normal c init code) to save R2 to a global variable.
  __asm__ __volatile__ ("mov r2, %0\n" :: "r" (rstFlags));
    fdc2:	28 2e       	mov	r2, r24

  watchdogConfig(WATCHDOG_OFF);
    fdc4:	80 e0       	ldi	r24, 0x00	; 0
    fdc6:	e8 df       	rcall	.-48     	; 0xfd98 <watchdogConfig>
  __asm__ __volatile__ (
    fdc8:	ee 27       	eor	r30, r30
    fdca:	ff 27       	eor	r31, r31
    fdcc:	09 94       	ijmp
