`timescale 1ns / 1ps

module Johnson_counter(
input clk,rst,
output reg [3:0] q);
always@(posedge clk)
begin
if(rst)
begin
q<=4'b0000;
end
else begin
q<={~q[0],q[3:1]};
end
end
endmodule
`timescale 1ns / 1ps

module johnson_counter_tb;
reg clk,rst;
wire [3:0] q;

Johnson_counter dut(clk,rst,q);
always #5 clk=~clk;
initial begin
clk=0;
rst=1;
#10;
rst=0;
#200 $stop;
end

endmodule
