INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.srcs/sources_1/new/numarator_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_59
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.srcs/sources_1/new/PoartaOr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PoartaOr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.srcs/sources_1/new/PoartaAnd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PoartaAnd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.srcs/sources_1/new/bin2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.ip_user_files/bd/schema/ip/schema_numarator_59_0_2/sim/schema_numarator_59_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module schema_numarator_59_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.ip_user_files/bd/schema/ip/schema_PoartaOr_0_2/sim/schema_PoartaOr_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module schema_PoartaOr_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.ip_user_files/bd/schema/ip/schema_PoartaAnd_0_2/sim/schema_PoartaAnd_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module schema_PoartaAnd_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.ip_user_files/bd/schema/ip/schema_numarator_59_1_1/sim/schema_numarator_59_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module schema_numarator_59_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.ip_user_files/bd/schema/ip/schema_bin2bcd_0_1/sim/schema_bin2bcd_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module schema_bin2bcd_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.ip_user_files/bd/schema/ip/schema_bin2bcd_1_1/sim/schema_bin2bcd_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module schema_bin2bcd_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.ip_user_files/bd/schema/sim/schema.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module schema
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.gen/sources_1/bd/schema/hdl/schema_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module schema_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab2/Lab2.srcs/sim_1/new/verif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module verif
