
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.31

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.40 source latency bit_count[0]$_DFFE_PN0P_/CLK ^
  -0.40 target latency rx_shift_reg[0]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.10 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.24    0.23    1.32 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.24    0.00    1.32 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.32   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     8    0.08    0.20    0.23    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.20    0.00    0.40 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.09    0.49   library removal time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: spi_miso (input port clocked by core_clock)
Endpoint: rx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v spi_miso (in)
                                         spi_miso (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     5    0.05    0.18    0.19    0.39 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net3 (net)
                  0.18    0.00    0.40 v _159_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.23    0.62 v _159_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _012_ (net)
                  0.07    0.00    0.62 v rx_shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.62   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.20    0.23    0.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_3__leaf_clk (net)
                  0.20    0.00    0.40 ^ rx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.07    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.10 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.24    0.23    1.32 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.24    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.40    0.26    0.25    1.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    1.57 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     8    0.08    0.20    0.23   10.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.20    0.00   10.40 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.40   clock reconvergence pessimism
                          0.11   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  8.93   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     8    0.08    0.20    0.23    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.20    0.00    0.40 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.60    1.00 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.29    0.00    1.00 ^ _123_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.23    0.20    1.19 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _097_ (net)
                  0.23    0.00    1.19 v _125_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.13    0.32    1.51 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _101_ (net)
                  0.13    0.00    1.51 v _126_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.21    1.72 v _126_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _116_ (net)
                  0.08    0.00    1.72 v _229_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.20    0.38    2.10 ^ _229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _118_ (net)
                  0.20    0.00    2.10 ^ _164_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.04    0.16    0.14    2.24 v _164_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _059_ (net)
                  0.16    0.00    2.24 v _172_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.28    2.51 v _172_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _066_ (net)
                  0.11    0.00    2.51 v _173_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.25    2.76 v _173_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _067_ (net)
                  0.10    0.00    2.76 v _174_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.22    2.98 ^ _174_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _014_ (net)
                  0.06    0.00    2.98 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.98   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.20    0.23   10.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_1__leaf_clk (net)
                  0.20    0.00   10.40 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.10 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.24    0.23    1.32 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.24    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.40    0.26    0.25    1.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    1.57 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.57   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     8    0.08    0.20    0.23   10.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.20    0.00   10.40 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.40   clock reconvergence pessimism
                          0.11   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  8.93   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     8    0.08    0.20    0.23    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.20    0.00    0.40 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.60    1.00 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.29    0.00    1.00 ^ _123_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.23    0.20    1.19 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _097_ (net)
                  0.23    0.00    1.19 v _125_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.13    0.32    1.51 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _101_ (net)
                  0.13    0.00    1.51 v _126_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.21    1.72 v _126_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _116_ (net)
                  0.08    0.00    1.72 v _229_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.20    0.38    2.10 ^ _229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _118_ (net)
                  0.20    0.00    2.10 ^ _164_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.04    0.16    0.14    2.24 v _164_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _059_ (net)
                  0.16    0.00    2.24 v _172_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.28    2.51 v _172_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _066_ (net)
                  0.11    0.00    2.51 v _173_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.25    2.76 v _173_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _067_ (net)
                  0.10    0.00    2.76 v _174_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.22    2.98 ^ _174_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _014_ (net)
                  0.06    0.00    2.98 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.98   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.20    0.23   10.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_1__leaf_clk (net)
                  0.20    0.00   10.40 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  7.31   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.287163496017456

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8168

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.26331886649131775

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9767

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.60    1.00 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    1.19 v _123_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.32    1.51 v _125_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.21    1.72 v _126_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.38    2.10 ^ _229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.14    2.24 v _164_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.28    2.51 v _172_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    2.76 v _173_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.22    2.98 ^ _174_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.98 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.98   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23   10.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.40 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.40   clock reconvergence pessimism
  -0.10   10.30   library setup time
          10.30   data required time
---------------------------------------------------------
          10.30   data required time
          -2.98   data arrival time
---------------------------------------------------------
           7.31   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_shift_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ rx_shift_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.42    0.82 v rx_shift_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.89 ^ _170_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.06    0.95 v _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.00    0.95 v rx_shift_reg[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.95   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23    0.40 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ rx_shift_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.40   clock reconvergence pessimism
   0.07    0.47   library hold time
           0.47   data required time
---------------------------------------------------------
           0.47   data required time
          -0.95   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.3991

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.3991

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.9836

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.3134

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
245.119989

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.53e-03   2.05e-06   2.01e-08   3.54e-03  63.0%
Combinational          1.72e-04   1.07e-04   3.09e-08   2.79e-04   5.0%
Clock                  7.04e-04   1.09e-03   5.55e-09   1.79e-03  32.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.41e-03   1.20e-03   5.66e-08   5.61e-03 100.0%
                          78.6%      21.4%       0.0%
