
---------- Begin Simulation Statistics ----------
simSeconds                                   0.028523                       # Number of seconds simulated (Second)
simTicks                                  28523117500                       # Number of ticks simulated (Tick)
finalTick                                 28523117500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1395.54                       # Real time elapsed on the host (Second)
hostTickRate                                 20438758                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1346004                       # Number of bytes of host memory used (Byte)
simInsts                                    187986704                       # Number of instructions simulated (Count)
simOps                                      329729305                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   134705                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     236274                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       114092471                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       47345372                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1406                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      47240271                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  1941                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              578318                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           769455                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                290                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          113681198                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.415550                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.248853                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 97732775     85.97%     85.97% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  4800254      4.22%     90.19% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  3323703      2.92%     93.12% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2029531      1.79%     94.90% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2573313      2.26%     97.17% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1036163      0.91%     98.08% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1215067      1.07%     99.15% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   823587      0.72%     99.87% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   146805      0.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            113681198                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  13525      1.94%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.94% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   116      0.02%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      1.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   102      0.01%      1.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   64      0.01%      1.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  19      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      1.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           648788     93.13%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     95.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  2066      0.30%     95.41% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1426      0.20%     95.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             5851      0.84%     96.46% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           24672      3.54%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         6513      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     24313157     51.47%     51.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          259      0.00%     51.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2936      0.01%     51.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3569142      7.56%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          536      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     59.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2651      0.01%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        27248      0.06%     59.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           76      0.00%     59.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6339      0.01%     59.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4374      0.01%     59.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     59.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1822      0.00%     59.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     59.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     59.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      6573257     13.91%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           28      0.00%     73.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3016193      6.38%     79.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           17      0.00%     79.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       505422      1.07%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       267497      0.57%     81.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       130386      0.28%     81.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      7617765     16.13%     97.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1194653      2.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      47240271                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.414052                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             696630                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.014747                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               161117602                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               24338218                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       23655225                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 47742709                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                23587155                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        23512726                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   23719324                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    24211064                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         47208116                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      7879395                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    32155                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           9203420                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       4866699                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     1324025                       # Number of stores executed (Count)
system.cpu0.numRate                          0.413771                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1924                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         411273                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   25626561                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     46768454                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              4.452118                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         4.452118                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.224612                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.224612                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  35291137                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 16753790                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   30577830                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  19309402                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   30279550                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  13097375                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 19458289                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       7876406                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      1329691                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads        67646                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        66328                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                4922008                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          4866325                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9103                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             1705011                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                1701324                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.997838                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19614                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          11024                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              6735                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4289                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          881                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         465126                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           1116                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9342                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    113613552                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.411645                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.619498                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      104301248     91.80%     91.80% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1866816      1.64%     93.45% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         814480      0.72%     94.16% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1309766      1.15%     95.32% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         508569      0.45%     95.76% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         297110      0.26%     96.03% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         137730      0.12%     96.15% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          25490      0.02%     96.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4352343      3.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    113613552                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            25626561                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              46768454                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    9099841                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      7792940                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        588                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   4829538                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  23455425                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   31987059                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 9257                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2171      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     23992452     51.30%     51.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          236      0.00%     51.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2648      0.01%     51.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3565877      7.62%     58.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     58.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2080      0.00%     58.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        14509      0.03%     58.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     58.97% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4652      0.01%     58.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3761      0.01%     58.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     58.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          932      0.00%     58.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     58.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      6567908     14.04%     73.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     73.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3008125      6.43%     79.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     79.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       502735      1.07%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       209010      0.45%     80.99% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       112957      0.24%     81.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      7583930     16.22%     97.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1193944      2.55%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     46768454                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4352343                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu00.data      5839106                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          5839106                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu00.data      5839106                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         5839106                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu00.data      3314563                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3314563                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu00.data      3314563                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3314563                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu00.data 174722533993                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 174722533993                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu00.data 174722533993                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 174722533993                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu00.data      9153669                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      9153669                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu00.data      9153669                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      9153669                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu00.data     0.362102                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.362102                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu00.data     0.362102                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.362102                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu00.data 52713.595727                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 52713.595727                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu00.data 52713.595727                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 52713.595727                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      2783361                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         4280                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        62685                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           23                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     44.402345                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   186.086957                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       159421                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           159421                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu00.data      2588261                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2588261                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu00.data      2588261                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2588261                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu00.data       726302                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       726302                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu00.data       726302                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       726302                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu00.data  65040280243                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  65040280243                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu00.data  65040280243                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  65040280243                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu00.data     0.079345                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.079345                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu00.data     0.079345                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.079345                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu00.data 89549.912079                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 89549.912079                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu00.data 89549.912079                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 89549.912079                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                724899                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu00.data          251                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          251                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu00.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu00.data       975750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       975750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu00.data          294                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          294                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu00.data     0.146259                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.146259                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu00.data 22691.860465                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 22691.860465                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu00.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu00.data      2551250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      2551250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu00.data     0.146259                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.146259                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu00.data 59331.395349                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 59331.395349                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu00.data          294                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          294                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu00.data          294                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          294                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu00.data      4683996                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4683996                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu00.data      3163046                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      3163046                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu00.data 158992043750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 158992043750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu00.data      7847042                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      7847042                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu00.data     0.403088                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.403088                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu00.data 50265.485785                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 50265.485785                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu00.data      2588253                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2588253                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu00.data       574793                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       574793                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu00.data  49385995500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  49385995500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu00.data     0.073250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.073250                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu00.data 85919.618889                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 85919.618889                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu00.data      1155110                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       1155110                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu00.data       151517                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       151517                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu00.data  15730490243                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  15730490243                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu00.data      1306627                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      1306627                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu00.data     0.115960                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.115960                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu00.data 103819.969000                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 103819.969000                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu00.data            8                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            8                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu00.data       151509                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       151509                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu00.data  15654284743                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  15654284743                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu00.data     0.115954                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.115954                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu00.data 103322.474196                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 103322.474196                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1021.799027                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             6565998                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            726236                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              9.041135                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             149000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu00.data  1021.799027                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu00.data     0.997851                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.997851                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          143                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          880                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          19034750                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         19034750                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3000291                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            104163483                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4495766                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2008993                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 12665                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1697700                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1371                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              47442003                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6591                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           4112586                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      26016705                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    4922008                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           1727673                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    109541491                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  28024                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1710                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        11339                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  3985529                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3400                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         113681198                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.418222                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.684835                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               105921121     93.17%     93.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  619376      0.54%     93.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  276449      0.24%     93.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1321908      1.16%     95.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  122382      0.11%     95.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  226742      0.20%     95.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  208949      0.18%     95.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  345164      0.30%     95.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 4639107      4.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           113681198                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.043141                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.228032                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu00.inst      3982052                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3982052                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu00.inst      3982052                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3982052                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu00.inst         3476                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3476                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu00.inst         3476                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3476                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu00.inst    227763999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    227763999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu00.inst    227763999                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    227763999                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu00.inst      3985528                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3985528                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu00.inst      3985528                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3985528                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu00.inst     0.000872                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000872                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu00.inst     0.000872                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000872                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu00.inst 65524.740794                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 65524.740794                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu00.inst 65524.740794                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 65524.740794                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1912                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    136.571429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2229                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2229                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu00.inst          733                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          733                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu00.inst          733                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          733                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu00.inst         2743                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2743                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu00.inst         2743                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2743                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu00.inst    185080999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    185080999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu00.inst    185080999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    185080999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu00.inst     0.000688                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000688                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu00.inst     0.000688                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000688                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu00.inst 67473.933285                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 67473.933285                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu00.inst 67473.933285                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 67473.933285                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2229                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu00.inst      3982052                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3982052                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu00.inst         3476                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3476                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu00.inst    227763999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    227763999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu00.inst      3985528                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3985528                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu00.inst     0.000872                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000872                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu00.inst 65524.740794                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 65524.740794                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu00.inst          733                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          733                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu00.inst         2743                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2743                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu00.inst    185080999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    185080999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu00.inst     0.000688                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000688                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu00.inst 67473.933285                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 67473.933285                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.391518                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             3984794                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2742                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1453.243618                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu00.inst   511.391518                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu00.inst     0.998812                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.998812                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          113                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           72                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          327                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           7973798                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          7973798                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    12665                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  29000758                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                12760466                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              47346778                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1108                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 7876406                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                1329691                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  629                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   252573                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                12497919                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           292                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2773                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8036                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10809                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                47176921                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               47167951                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 34168272                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 56348523                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.413419                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.606374                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      12276                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  83466                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  59                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                292                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 22790                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  33                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 16186                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           7792940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            84.385208                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          142.099700                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4459276     57.22%     57.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              136304      1.75%     58.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              467443      6.00%     64.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              450854      5.79%     70.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              130096      1.67%     72.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               80805      1.04%     73.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               36425      0.47%     73.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               26210      0.34%     74.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               22512      0.29%     74.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               20610      0.26%     74.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             17829      0.23%     75.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             16207      0.21%     75.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             16287      0.21%     75.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             15418      0.20%     75.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             15036      0.19%     75.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             13090      0.17%     76.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              5299      0.07%     76.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              3442      0.04%     76.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189              3480      0.04%     76.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              3091      0.04%     76.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              2392      0.03%     76.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              4230      0.05%     76.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              1961      0.03%     76.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              3760      0.05%     76.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249            123800      1.59%     77.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            121752      1.56%     79.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            249828      3.21%     82.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            248499      3.19%     85.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            257517      3.30%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            250208      3.21%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          589279      7.56%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2436                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             7792940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                7860390                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1324052                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     9987                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2985                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                3987239                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1968                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 12665                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3764591                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               48817808                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8492                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  5452798                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             55624844                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              47405397                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1719798                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               2921930                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                981107                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              50736113                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           62073141                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  139186791                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                35580881                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 30596579                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             61056776                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1016356                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    255                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 13008313                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       156454619                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       94535055                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                25626561                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  46768454                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2870                       # Number of system calls (Count)
system.cpu1.numCycles                        69160066                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       18728599                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     210                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      18740976                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   110                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               18655                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            21161                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 57                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           69138420                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.271065                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.081645                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 63381976     91.67%     91.67% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  1574722      2.28%     93.95% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  1247141      1.80%     95.76% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   617133      0.89%     96.65% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   441622      0.64%     97.29% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   920887      1.33%     98.62% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   247569      0.36%     98.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   694724      1.00%     99.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    12646      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             69138420                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   2215      4.17%      4.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      4.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      4.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      4.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      4.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      4.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      4.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      4.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      4.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      4.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      4.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     2      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     6      0.01%      4.19% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      4.19% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      4.19% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      4.19% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      4.19% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      4.19% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      4.19% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      4.19% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            23731     44.70%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     48.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   159      0.30%     49.19% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   43      0.08%     49.27% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             3216      6.06%     55.33% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           23712     44.67%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          203      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     13528376     72.19%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           18      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          235      0.00%     72.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       562600      3.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           43      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          123      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          106      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           40      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     75.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       562516      3.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       500001      2.67%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       757180      4.04%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        63446      0.34%     85.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      1578370      8.42%     93.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1187648      6.34%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      18740976                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.270980                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              53085                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.002833                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                95839766                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               13369785                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       13348206                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 10833801                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 5377690                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         5375894                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   13351633                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     5442225                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         18740600                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2335494                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      376                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3586539                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2035968                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1251045                       # Number of stores executed (Count)
system.cpu1.numRate                          0.270974                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            131                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          21646                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1251303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   10733817                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     18710087                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              6.443194                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         6.443194                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.155203                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.155203                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  18064855                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  8458741                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    6376070                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   4188181                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   10179433                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   6632448                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  8159578                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       2320157                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1251432                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        63154                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        62775                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2037890                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2036834                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              266                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1281150                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1281003                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999885                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    218                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            328                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             290                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          16967                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            153                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              210                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     69136029                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.270627                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.203712                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       64532108     93.34%     93.34% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        1266501      1.83%     95.17% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         304457      0.44%     95.61% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         498109      0.72%     96.33% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         468527      0.68%     97.01% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         704987      1.02%     98.03% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         131629      0.19%     98.22% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         686160      0.99%     99.21% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         543551      0.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     69136029                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            10733817                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              18710087                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3568789                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2318129                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   2034396                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   5375428                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   15330541                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  124                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           62      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     13515788     72.24%     72.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           18      0.00%     72.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          224      0.00%     72.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       562529      3.01%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     75.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       562500      3.01%     78.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       500000      2.67%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       755489      4.04%     84.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        63080      0.34%     85.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      1562640      8.35%     93.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1187580      6.35%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     18710087                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       543551                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu01.data      2296518                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          2296518                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu01.data      2296518                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         2296518                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu01.data      1273728                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        1273728                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu01.data      1273728                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       1273728                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu01.data  49972485749                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  49972485749                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu01.data  49972485749                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  49972485749                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu01.data      3570246                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3570246                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu01.data      3570246                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3570246                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu01.data     0.356762                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.356762                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu01.data     0.356762                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.356762                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu01.data 39233.247404                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 39233.247404                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu01.data 39233.247404                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 39233.247404                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      2561646                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         2629                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        60774                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     42.150360                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   101.115385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       156183                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           156183                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu01.data       929523                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       929523                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu01.data       929523                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       929523                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu01.data       344205                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       344205                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu01.data       344205                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       344205                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu01.data  36731590499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  36731590499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu01.data  36731590499                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  36731590499                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu01.data     0.096409                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.096409                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu01.data     0.096409                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.096409                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu01.data 106714.285089                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 106714.285089                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu01.data 106714.285089                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 106714.285089                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                343048                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu01.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu01.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu01.data      1485000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1485000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu01.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu01.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu01.data 35357.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 35357.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu01.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu01.data      3030500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      3030500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu01.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu01.data 72154.761905                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 72154.761905                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu01.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu01.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu01.data      1194409                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1194409                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu01.data      1125222                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      1125222                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu01.data  34429526750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  34429526750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu01.data      2319631                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2319631                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu01.data     0.485087                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.485087                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu01.data 30597.985775                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 30597.985775                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu01.data       929523                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       929523                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu01.data       195699                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       195699                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu01.data  21262884500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  21262884500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu01.data     0.084366                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.084366                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu01.data 108650.961425                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 108650.961425                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu01.data      1102109                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       1102109                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu01.data       148506                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       148506                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu01.data  15542958999                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  15542958999                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu01.data      1250615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1250615                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu01.data     0.118746                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118746                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu01.data 104662.161791                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 104662.161791                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu01.data       148506                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       148506                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu01.data  15468705999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  15468705999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu01.data     0.118746                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118746                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu01.data 104162.161791                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 104162.161791                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1009.337024                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             2640815                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            344218                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              7.671926                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          312944000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu01.data  1009.337024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu01.data     0.985681                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.985681                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           7484890                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          7484890                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  517756                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             65817565                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2007973                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               794883                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   243                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1280771                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   57                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              18730789                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  321                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles            827832                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      10747493                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2037890                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1281259                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     68310221                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    598                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                   819753                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   98                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          69138420                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.270991                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.326624                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                65745115     95.09%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  435892      0.63%     95.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  139881      0.20%     95.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  182760      0.26%     96.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  749147      1.08%     97.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   66060      0.10%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   98814      0.14%     97.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  213823      0.31%     97.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1506928      2.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            69138420                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.029466                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.155400                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu01.inst       819589                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           819589                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu01.inst       819589                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          819589                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu01.inst          164                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            164                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu01.inst          164                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           164                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu01.inst     11396000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     11396000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu01.inst     11396000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     11396000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu01.inst       819753                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       819753                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu01.inst       819753                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       819753                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu01.inst     0.000200                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000200                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu01.inst     0.000200                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000200                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu01.inst 69487.804878                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 69487.804878                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu01.inst 69487.804878                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 69487.804878                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu01.inst           32                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           32                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu01.inst           32                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           32                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu01.inst          132                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          132                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu01.inst          132                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          132                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu01.inst     10042000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     10042000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu01.inst     10042000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     10042000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu01.inst     0.000161                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000161                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu01.inst     0.000161                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000161                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu01.inst 76075.757576                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 76075.757576                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu01.inst 76075.757576                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 76075.757576                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     2                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu01.inst       819589                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         819589                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu01.inst          164                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          164                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu01.inst     11396000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     11396000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu01.inst       819753                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       819753                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu01.inst     0.000200                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000200                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu01.inst 69487.804878                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 69487.804878                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu01.inst           32                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           32                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu01.inst          132                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          132                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu01.inst     10042000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     10042000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu01.inst     0.000161                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000161                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu01.inst 76075.757576                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 76075.757576                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          124.173752                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              819721                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               132                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           6210.007576                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          312892000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu01.inst   124.173752                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu01.inst     0.242527                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.242527                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          130                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          130                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.253906                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           1639638                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          1639638                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      243                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                     74252                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 9337147                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              18728809                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 2320157                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1251432                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   83                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      409                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 9329992                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          167                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 311                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                18724230                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               18724100                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 13467301                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 19260887                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.270736                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.699205                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        137                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   2020                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   5                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 11                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   772                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 14784                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2318129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            62.492058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          139.373802                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1135784     49.00%     49.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               15035      0.65%     49.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              339163     14.63%     64.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              214401      9.25%     73.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              128818      5.56%     79.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               76547      3.30%     82.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               31887      1.38%     83.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               23318      1.01%     84.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               19104      0.82%     85.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               17681      0.76%     86.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             15201      0.66%     87.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             14114      0.61%     87.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             14343      0.62%     88.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             14074      0.61%     88.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             13556      0.58%     89.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             11534      0.50%     89.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              4990      0.22%     90.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              3137      0.14%     90.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              2818      0.12%     90.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              2604      0.11%     90.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              1960      0.08%     90.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              1506      0.06%     90.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              1314      0.06%     90.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              1163      0.05%     90.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              1038      0.04%     90.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259              1035      0.04%     90.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269              4427      0.19%     91.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279              3610      0.16%     91.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             10463      0.45%     91.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299              5562      0.24%     91.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          187942      8.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2366                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2318129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2319823                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1251045                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3224                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 819759                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  10920275250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  10920275250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  10920275250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  17602842250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  10920275250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   243                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  752479                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               12156216                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           895                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  2536323                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             53692264                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              18729977                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               133052                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                736429                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  2280                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              53339962                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           31273967                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   60720672                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                18041447                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  6377285                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             31240343                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   33495                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  3911234                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        87319220                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       37456693                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                10733817                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  18710087                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                       69092846                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      18899854                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                    187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     18916750                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                   92                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined              15669                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined           16972                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples          69078121                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.273846                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.087234                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                63270165     91.59%     91.59% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                 1581615      2.29%     93.88% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                 1269747      1.84%     95.72% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  640853      0.93%     96.65% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  419073      0.61%     97.25% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  891242      1.29%     98.54% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  308344      0.45%     98.99% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                  686140      0.99%     99.98% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                   10942      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total            69078121                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  2137      3.84%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      3.84% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd           26077     46.83%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     50.66% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  148      0.27%     50.93% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                  30      0.05%     50.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead            4042      7.26%     58.24% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          23255     41.76%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass          154      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu     13687606     72.36%     72.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           18      0.00%     72.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv          204      0.00%     72.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       562553      2.97%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     75.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd       562504      2.97%     78.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult       500000      2.64%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       771410      4.08%     85.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite        63036      0.33%     85.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead      1581747      8.36%     93.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite      1187518      6.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     18916750                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.273787                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             55689                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.002944                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               96125357                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites              13540241                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses      13521200                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                10842045                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                5375474                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses        5375111                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                  13524576                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                    5447709                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                        18916483                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                     2353117                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                     267                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                          3603647                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                      2065215                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                    1250530                       # Number of stores executed (Count)
system.cpu10.numRate                         0.273784                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                            83                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                         14725                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                    1319175                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.committedInsts                  10835882                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                    18884305                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                             6.376301                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                        6.376301                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.156831                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.156831                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                 18228408                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                 8558579                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                   6375054                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                  4187593                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                  10324853                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                  6719801                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                 8235128                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads      2333967                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores      1250818                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads        63103                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores        62767                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups               2066941                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted         2065948                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect             192                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups            1295804                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBHits               1295734                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.999946                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                   204                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups           325                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses            289                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts         14011                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts             150                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples     69076233                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.273384                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.204243                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0      64356250     93.17%     93.17% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       1331566      1.93%     95.09% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        298786      0.43%     95.53% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        555189      0.80%     96.33% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        503100      0.73%     97.06% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        683187      0.99%     98.05% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6        131076      0.19%     98.24% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7        661823      0.96%     99.20% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        555256      0.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total     69076233                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted           10835882                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted             18884305                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                   3582703                       # Number of memory references committed (Count)
system.cpu10.commit.loads                     2332337                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                  2063720                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                  15490121                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu     13676337     72.42%     72.42% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           18      0.00%     72.42% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv          198      0.00%     72.42% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       562510      2.98%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     75.40% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd       562500      2.98%     78.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult       500000      2.65%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.03% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       769819      4.08%     85.10% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite        62858      0.33%     85.44% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead      1562518      8.27%     93.71% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite      1187508      6.29%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     18884305                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       555256                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.dcache.demandHits::cpu10.data      2287291                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.demandHits::total         2287291                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.overallHits::cpu10.data      2287291                       # number of overall hits (Count)
system.cpu10.dcache.overallHits::total        2287291                       # number of overall hits (Count)
system.cpu10.dcache.demandMisses::cpu10.data      1296609                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.demandMisses::total       1296609                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.overallMisses::cpu10.data      1296609                       # number of overall misses (Count)
system.cpu10.dcache.overallMisses::total      1296609                       # number of overall misses (Count)
system.cpu10.dcache.demandMissLatency::cpu10.data  51673886993                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.demandMissLatency::total  51673886993                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::cpu10.data  51673886993                       # number of overall miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::total  51673886993                       # number of overall miss ticks (Tick)
system.cpu10.dcache.demandAccesses::cpu10.data      3583900                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.demandAccesses::total      3583900                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::cpu10.data      3583900                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::total      3583900                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.demandMissRate::cpu10.data     0.361787                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.demandMissRate::total     0.361787                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.overallMissRate::cpu10.data     0.361787                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.overallMissRate::total     0.361787                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMissLatency::cpu10.data 39853.099117                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.demandAvgMissLatency::total 39853.099117                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::cpu10.data 39853.099117                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::total 39853.099117                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.blockedCycles::no_mshrs      3201514                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCycles::no_targets         2930                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCauses::no_mshrs        65287                       # number of times access was blocked (Count)
system.cpu10.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu10.dcache.avgBlocked::no_mshrs    49.037542                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.avgBlocked::no_targets   112.692308                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.writebacks::writebacks       156164                       # number of writebacks (Count)
system.cpu10.dcache.writebacks::total          156164                       # number of writebacks (Count)
system.cpu10.dcache.demandMshrHits::cpu10.data       952486                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.demandMshrHits::total       952486                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::cpu10.data       952486                       # number of overall MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::total       952486                       # number of overall MSHR hits (Count)
system.cpu10.dcache.demandMshrMisses::cpu10.data       344123                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.demandMshrMisses::total       344123                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::cpu10.data       344123                       # number of overall MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::total       344123                       # number of overall MSHR misses (Count)
system.cpu10.dcache.demandMshrMissLatency::cpu10.data  36821930493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissLatency::total  36821930493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::cpu10.data  36821930493                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::total  36821930493                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissRate::cpu10.data     0.096019                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.demandMshrMissRate::total     0.096019                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::cpu10.data     0.096019                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::total     0.096019                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMshrMissLatency::cpu10.data 107002.236099                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.demandAvgMshrMissLatency::total 107002.236099                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::cpu10.data 107002.236099                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::total 107002.236099                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.replacements               342977                       # number of replacements (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::cpu10.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::cpu10.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.missLatency::cpu10.data      1538500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.missLatency::total      1538500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.accesses::cpu10.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.missRate::cpu10.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::cpu10.data 36630.952381                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::total 36630.952381                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::cpu10.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::cpu10.data      3141500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::total      3141500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::cpu10.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu10.data 74797.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::total 74797.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWWriteReq.hits::cpu10.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::cpu10.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.hits::cpu10.data      1185452                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.hits::total       1185452                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.misses::cpu10.data      1148125                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.misses::total      1148125                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.missLatency::cpu10.data  36177410000                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.missLatency::total  36177410000                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.accesses::cpu10.data      2333577                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.accesses::total      2333577                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.missRate::cpu10.data     0.492002                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.missRate::total     0.492002                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMissLatency::cpu10.data 31509.992379                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMissLatency::total 31509.992379                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.mshrHits::cpu10.data       952486                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrHits::total       952486                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrMisses::cpu10.data       195639                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMisses::total       195639                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMissLatency::cpu10.data  21399695500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissLatency::total  21399695500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissRate::cpu10.data     0.083837                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.mshrMissRate::total     0.083837                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMshrMissLatency::cpu10.data 109383.586606                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMshrMissLatency::total 109383.586606                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.hits::cpu10.data      1101839                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.hits::total      1101839                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.misses::cpu10.data       148484                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.misses::total       148484                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.missLatency::cpu10.data  15496476993                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.missLatency::total  15496476993                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.accesses::cpu10.data      1250323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.accesses::total      1250323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.missRate::cpu10.data     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.missRate::total     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMissLatency::cpu10.data 104364.625098                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMissLatency::total 104364.625098                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.mshrMisses::cpu10.data       148484                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMisses::total       148484                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMissLatency::cpu10.data  15422234993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissLatency::total  15422234993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissRate::cpu10.data     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.mshrMissRate::total     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMshrMissLatency::cpu10.data 103864.625098                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMshrMissLatency::total 103864.625098                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dcache.tags.tagsInUse        1008.975317                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dcache.tags.totalRefs            2631501                       # Total number of references to valid blocks. (Count)
system.cpu10.dcache.tags.sampledRefs           344141                       # Sample count of references to valid blocks. (Count)
system.cpu10.dcache.tags.avgRefs             7.646578                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dcache.tags.warmupTick         329880000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dcache.tags.occupancies::cpu10.data  1008.975317                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.dcache.tags.avgOccs::cpu10.data     0.985327                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.avgOccs::total      0.985327                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu10.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.dcache.tags.tagAccesses          7512113                       # Number of tag accesses (Count)
system.cpu10.dcache.tags.dataAccesses         7512113                       # Number of data accesses (Count)
system.cpu10.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.decode.idleCycles                 560894                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles            65648368                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                 2131025                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles              737656                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                  178                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved            1295483                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                  43                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             18901542                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                 239                       # Number of squashed instructions handled by decode (Count)
system.cpu10.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.fetch.icacheStallCycles           897089                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                     10847245                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                   2066941                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches          1295974                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                    68180735                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                   440                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.cacheLines                  893730                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                  61                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples         69078121                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.273685                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           1.332317                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0               65613136     94.98%     94.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 490918      0.71%     95.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 138296      0.20%     95.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                 203008      0.29%     96.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 734444      1.06%     97.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                  72113      0.10%     97.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                  86558      0.13%     97.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                 205731      0.30%     97.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                1533917      2.22%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total           69078121                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.029915                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.156995                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.icache.demandHits::cpu10.inst       893649                       # number of demand (read+write) hits (Count)
system.cpu10.icache.demandHits::total          893649                       # number of demand (read+write) hits (Count)
system.cpu10.icache.overallHits::cpu10.inst       893649                       # number of overall hits (Count)
system.cpu10.icache.overallHits::total         893649                       # number of overall hits (Count)
system.cpu10.icache.demandMisses::cpu10.inst           81                       # number of demand (read+write) misses (Count)
system.cpu10.icache.demandMisses::total            81                       # number of demand (read+write) misses (Count)
system.cpu10.icache.overallMisses::cpu10.inst           81                       # number of overall misses (Count)
system.cpu10.icache.overallMisses::total           81                       # number of overall misses (Count)
system.cpu10.icache.demandMissLatency::cpu10.inst      7309250                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.demandMissLatency::total      7309250                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.overallMissLatency::cpu10.inst      7309250                       # number of overall miss ticks (Tick)
system.cpu10.icache.overallMissLatency::total      7309250                       # number of overall miss ticks (Tick)
system.cpu10.icache.demandAccesses::cpu10.inst       893730                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.demandAccesses::total       893730                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::cpu10.inst       893730                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::total       893730                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.demandMissRate::cpu10.inst     0.000091                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.demandMissRate::total     0.000091                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.overallMissRate::cpu10.inst     0.000091                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.overallMissRate::total     0.000091                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.demandAvgMissLatency::cpu10.inst 90237.654321                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.demandAvgMissLatency::total 90237.654321                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::cpu10.inst 90237.654321                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::total 90237.654321                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.demandMshrHits::cpu10.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.overallMshrHits::cpu10.inst           14                       # number of overall MSHR hits (Count)
system.cpu10.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu10.icache.demandMshrMisses::cpu10.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::cpu10.inst           67                       # number of overall MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu10.icache.demandMshrMissLatency::cpu10.inst      6221000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissLatency::total      6221000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::cpu10.inst      6221000                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::total      6221000                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissRate::cpu10.inst     0.000075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.demandMshrMissRate::total     0.000075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::cpu10.inst     0.000075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::total     0.000075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.demandAvgMshrMissLatency::cpu10.inst 92850.746269                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.demandAvgMshrMissLatency::total 92850.746269                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::cpu10.inst 92850.746269                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::total 92850.746269                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.replacements                    0                       # number of replacements (Count)
system.cpu10.icache.ReadReq.hits::cpu10.inst       893649                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.hits::total        893649                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.misses::cpu10.inst           81                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.missLatency::cpu10.inst      7309250                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.missLatency::total      7309250                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.accesses::cpu10.inst       893730                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.accesses::total       893730                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.missRate::cpu10.inst     0.000091                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.missRate::total     0.000091                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMissLatency::cpu10.inst 90237.654321                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMissLatency::total 90237.654321                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.mshrHits::cpu10.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrMisses::cpu10.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMissLatency::cpu10.inst      6221000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissLatency::total      6221000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissRate::cpu10.inst     0.000075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.mshrMissRate::total     0.000075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMshrMissLatency::cpu10.inst 92850.746269                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMshrMissLatency::total 92850.746269                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.icache.tags.tagsInUse          59.761322                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.icache.tags.totalRefs             893716                       # Total number of references to valid blocks. (Count)
system.cpu10.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu10.icache.tags.avgRefs         13339.044776                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.icache.tags.warmupTick         329861000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.icache.tags.occupancies::cpu10.inst    59.761322                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.icache.tags.avgOccs::cpu10.inst     0.116721                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.avgOccs::total      0.116721                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu10.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.icache.tags.tagAccesses          1787527                       # Number of tag accesses (Count)
system.cpu10.icache.tags.dataAccesses         1787527                       # Number of data accesses (Count)
system.cpu10.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                     178                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                    66065                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles               11814103                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             18900041                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                2333967                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts               1250818                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  63                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                     404                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents               11805567                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            5                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          140                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                269                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               18896406                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              18896311                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                13605610                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                19396821                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.273492                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.701435                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu10.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.lsq0.forwLoads                        38                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                  1622                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 5                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                  452                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                17491                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          2332337                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           65.219036                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         143.033403                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9              1130825     48.48%     48.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19              13645      0.59%     49.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29             345721     14.82%     63.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39             200975      8.62%     72.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49             123822      5.31%     77.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59              72990      3.13%     80.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69              33660      1.44%     82.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79              25082      1.08%     83.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89              21504      0.92%     84.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99              20011      0.86%     85.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109            17958      0.77%     86.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119            15967      0.68%     86.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129            15719      0.67%     87.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139            15388      0.66%     88.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149            15780      0.68%     88.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159            14305      0.61%     89.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169             6351      0.27%     89.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179             3634      0.16%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189             3505      0.15%     89.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199             3307      0.14%     90.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209             2851      0.12%     90.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219             2392      0.10%     90.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229             2366      0.10%     90.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239             2023      0.09%     90.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249             1768      0.08%     90.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259             1643      0.07%     90.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269             5106      0.22%     90.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279             3410      0.15%     90.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289            11633      0.50%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299             6145      0.26%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows         192851      8.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           2365                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            2332337                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               2333678                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses               1250530                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    3230                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                    2343                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                893742                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::mean  10920112250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::min_value  10920112250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::max_value  10920112250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  17603005250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::CLK_GATED  10920112250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                  178                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                 810514                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles              14641203                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 2585386                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles            51040561                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             18900784                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents              133101                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents               535784                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                 1691                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents             50673663                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands          31618325                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  61319451                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               18195813                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                 6375266                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            31590060                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                  28136                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 3860672                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       87418994                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      37798708                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts               10835882                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 18884305                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                       69085078                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      18958998                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                    183                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     18973300                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                   93                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined              15543                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined           16560                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                54                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples          69071279                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.274692                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.086061                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                63222332     91.53%     91.53% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                 1609194      2.33%     93.86% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                 1253739      1.82%     95.68% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                  658220      0.95%     96.63% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  438862      0.64%     97.27% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  893801      1.29%     98.56% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  316516      0.46%     99.02% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                  670501      0.97%     99.99% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                    8114      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total            69071279                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  2136      4.25%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      4.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd           24454     48.68%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     52.93% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                  151      0.30%     53.23% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                  30      0.06%     53.29% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            1763      3.51%     56.80% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite          21700     43.20%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass          146      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu     13741848     72.43%     72.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           18      0.00%     72.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv          204      0.00%     72.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       562559      2.97%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     75.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd       562500      2.96%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult       500001      2.64%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       776303      4.09%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite        63016      0.33%     85.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead      1579188      8.32%     93.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite      1187517      6.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     18973300                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.274637                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             50234                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.002648                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               96236701                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites              13599020                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses      13580327                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                10831505                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                5375708                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses        5375115                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                  13583678                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                    5439710                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                        18972998                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                     2355446                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                     302                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                          3605951                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                      2075093                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                    1250505                       # Number of stores executed (Count)
system.cpu11.numRate                         0.274632                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                            71                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                         13799                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                    1326547                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.committedInsts                  10870450                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                    18943571                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                             6.355310                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                        6.355310                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.157349                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.157349                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                 18277519                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                 8593032                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                   6375059                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                  4187602                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                  10374338                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  6749489                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                 8257133                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads      2338919                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores      1250832                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads        63088                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores        62756                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups               2076752                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted         2075785                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect             186                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups            1300728                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBHits               1300632                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.999926                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                   207                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups           308                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            272                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts         13869                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts             148                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples     69069414                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.274269                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.204190                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0      64311871     93.11%     93.11% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1       1352905      1.96%     95.07% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        291199      0.42%     95.49% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        578490      0.84%     96.33% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        513233      0.74%     97.07% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        680327      0.98%     98.06% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6        125831      0.18%     98.24% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7        661219      0.96%     99.20% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        554339      0.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total     69069414                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted           10870450                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted             18943571                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                   3587636                       # Number of memory references committed (Count)
system.cpu11.commit.loads                     2337274                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                  2073600                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                  15544448                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu     13730669     72.48%     72.48% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           18      0.00%     72.48% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv          198      0.00%     72.48% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       562510      2.97%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     75.45% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd       562500      2.97%     78.42% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.42% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.42% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.42% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.42% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.42% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult       500000      2.64%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       774756      4.09%     85.15% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite        62854      0.33%     85.48% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead      1562518      8.25%     93.73% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite      1187508      6.27%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     18943571                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       554339                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.dcache.demandHits::cpu11.data      2299455                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.demandHits::total         2299455                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.overallHits::cpu11.data      2299455                       # number of overall hits (Count)
system.cpu11.dcache.overallHits::total        2299455                       # number of overall hits (Count)
system.cpu11.dcache.demandMisses::cpu11.data      1289416                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.demandMisses::total       1289416                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.overallMisses::cpu11.data      1289416                       # number of overall misses (Count)
system.cpu11.dcache.overallMisses::total      1289416                       # number of overall misses (Count)
system.cpu11.dcache.demandMissLatency::cpu11.data  51369465750                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.demandMissLatency::total  51369465750                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::cpu11.data  51369465750                       # number of overall miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::total  51369465750                       # number of overall miss ticks (Tick)
system.cpu11.dcache.demandAccesses::cpu11.data      3588871                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.demandAccesses::total      3588871                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::cpu11.data      3588871                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::total      3588871                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.demandMissRate::cpu11.data     0.359282                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.demandMissRate::total     0.359282                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.overallMissRate::cpu11.data     0.359282                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.overallMissRate::total     0.359282                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMissLatency::cpu11.data 39839.327067                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.demandAvgMissLatency::total 39839.327067                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::cpu11.data 39839.327067                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::total 39839.327067                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.blockedCycles::no_mshrs      2955230                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCycles::no_targets         2719                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCauses::no_mshrs        63179                       # number of times access was blocked (Count)
system.cpu11.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu11.dcache.avgBlocked::no_mshrs    46.775511                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.avgBlocked::no_targets   104.576923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.writebacks::writebacks       156161                       # number of writebacks (Count)
system.cpu11.dcache.writebacks::total          156161                       # number of writebacks (Count)
system.cpu11.dcache.demandMshrHits::cpu11.data       945325                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.demandMshrHits::total       945325                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::cpu11.data       945325                       # number of overall MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::total       945325                       # number of overall MSHR hits (Count)
system.cpu11.dcache.demandMshrMisses::cpu11.data       344091                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.demandMshrMisses::total       344091                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::cpu11.data       344091                       # number of overall MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::total       344091                       # number of overall MSHR misses (Count)
system.cpu11.dcache.demandMshrMissLatency::cpu11.data  36836713000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissLatency::total  36836713000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::cpu11.data  36836713000                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::total  36836713000                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissRate::cpu11.data     0.095877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.demandMshrMissRate::total     0.095877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::cpu11.data     0.095877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::total     0.095877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMshrMissLatency::cpu11.data 107055.148202                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.demandAvgMshrMissLatency::total 107055.148202                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::cpu11.data 107055.148202                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::total 107055.148202                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.replacements               342948                       # number of replacements (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::cpu11.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::cpu11.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.missLatency::cpu11.data      1365750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.missLatency::total      1365750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.accesses::cpu11.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.missRate::cpu11.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::cpu11.data 32517.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::total 32517.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::cpu11.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::cpu11.data      2789500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::total      2789500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::cpu11.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu11.data 66416.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::total 66416.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWWriteReq.hits::cpu11.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::cpu11.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.hits::cpu11.data      1197617                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.hits::total       1197617                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.misses::cpu11.data      1140935                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.misses::total      1140935                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.missLatency::cpu11.data  35884490750                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.missLatency::total  35884490750                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.accesses::cpu11.data      2338552                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.accesses::total      2338552                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.missRate::cpu11.data     0.487881                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.missRate::total     0.487881                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMissLatency::cpu11.data 31451.827449                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMissLatency::total 31451.827449                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.mshrHits::cpu11.data       945325                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrHits::total       945325                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrMisses::cpu11.data       195610                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMisses::total       195610                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMissLatency::cpu11.data  21425978500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissLatency::total  21425978500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissRate::cpu11.data     0.083646                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.mshrMissRate::total     0.083646                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMshrMissLatency::cpu11.data 109534.167476                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMshrMissLatency::total 109534.167476                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.hits::cpu11.data      1101838                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.hits::total      1101838                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.misses::cpu11.data       148481                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.misses::total       148481                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.missLatency::cpu11.data  15484975000                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.missLatency::total  15484975000                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.accesses::cpu11.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.missRate::cpu11.data     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.missRate::total     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMissLatency::cpu11.data 104289.269334                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMissLatency::total 104289.269334                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.mshrMisses::cpu11.data       148481                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMisses::total       148481                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMissLatency::cpu11.data  15410734500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissLatency::total  15410734500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissRate::cpu11.data     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.mshrMissRate::total     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMshrMissLatency::cpu11.data 103789.269334                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMshrMissLatency::total 103789.269334                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dcache.tags.tagsInUse        1009.024173                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dcache.tags.totalRefs            2643632                       # Total number of references to valid blocks. (Count)
system.cpu11.dcache.tags.sampledRefs           344111                       # Sample count of references to valid blocks. (Count)
system.cpu11.dcache.tags.avgRefs             7.682498                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dcache.tags.warmupTick         331723000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dcache.tags.occupancies::cpu11.data  1009.024173                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.dcache.tags.avgOccs::cpu11.data     0.985375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.avgOccs::total      0.985375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu11.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.dcache.tags.tagAccesses          7522025                       # Number of tag accesses (Count)
system.cpu11.dcache.tags.dataAccesses         7522025                       # Number of data accesses (Count)
system.cpu11.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.decode.idleCycles                 580237                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles            65603882                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                 2147724                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles              739262                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                  174                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved            1300399                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             18960739                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu11.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.fetch.icacheStallCycles           913961                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                     10881665                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                   2076752                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches          1300875                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                    68157029                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                   424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.cacheLines                  910579                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                  57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples         69071279                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.274566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           1.335535                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0               65589431     94.96%     94.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 503233      0.73%     95.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 149355      0.22%     95.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 212036      0.31%     96.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 710913      1.03%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                  59264      0.09%     97.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                  88151      0.13%     97.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                 213448      0.31%     97.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                1545448      2.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total           69071279                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.030061                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.157511                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.icache.demandHits::cpu11.inst       910502                       # number of demand (read+write) hits (Count)
system.cpu11.icache.demandHits::total          910502                       # number of demand (read+write) hits (Count)
system.cpu11.icache.overallHits::cpu11.inst       910502                       # number of overall hits (Count)
system.cpu11.icache.overallHits::total         910502                       # number of overall hits (Count)
system.cpu11.icache.demandMisses::cpu11.inst           77                       # number of demand (read+write) misses (Count)
system.cpu11.icache.demandMisses::total            77                       # number of demand (read+write) misses (Count)
system.cpu11.icache.overallMisses::cpu11.inst           77                       # number of overall misses (Count)
system.cpu11.icache.overallMisses::total           77                       # number of overall misses (Count)
system.cpu11.icache.demandMissLatency::cpu11.inst      6517750                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.demandMissLatency::total      6517750                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.overallMissLatency::cpu11.inst      6517750                       # number of overall miss ticks (Tick)
system.cpu11.icache.overallMissLatency::total      6517750                       # number of overall miss ticks (Tick)
system.cpu11.icache.demandAccesses::cpu11.inst       910579                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.demandAccesses::total       910579                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::cpu11.inst       910579                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::total       910579                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.demandMissRate::cpu11.inst     0.000085                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.demandMissRate::total     0.000085                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.overallMissRate::cpu11.inst     0.000085                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.overallMissRate::total     0.000085                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.demandAvgMissLatency::cpu11.inst 84646.103896                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.demandAvgMissLatency::total 84646.103896                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::cpu11.inst 84646.103896                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::total 84646.103896                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.demandMshrHits::cpu11.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.overallMshrHits::cpu11.inst           14                       # number of overall MSHR hits (Count)
system.cpu11.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu11.icache.demandMshrMisses::cpu11.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::cpu11.inst           63                       # number of overall MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu11.icache.demandMshrMissLatency::cpu11.inst      5476250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissLatency::total      5476250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::cpu11.inst      5476250                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::total      5476250                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissRate::cpu11.inst     0.000069                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.demandMshrMissRate::total     0.000069                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::cpu11.inst     0.000069                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::total     0.000069                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.demandAvgMshrMissLatency::cpu11.inst 86924.603175                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.demandAvgMshrMissLatency::total 86924.603175                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::cpu11.inst 86924.603175                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::total 86924.603175                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.replacements                    0                       # number of replacements (Count)
system.cpu11.icache.ReadReq.hits::cpu11.inst       910502                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.hits::total        910502                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.misses::cpu11.inst           77                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.missLatency::cpu11.inst      6517750                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.missLatency::total      6517750                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.accesses::cpu11.inst       910579                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.accesses::total       910579                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.missRate::cpu11.inst     0.000085                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.missRate::total     0.000085                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMissLatency::cpu11.inst 84646.103896                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMissLatency::total 84646.103896                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.mshrHits::cpu11.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrMisses::cpu11.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMissLatency::cpu11.inst      5476250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissLatency::total      5476250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissRate::cpu11.inst     0.000069                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.mshrMissRate::total     0.000069                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMshrMissLatency::cpu11.inst 86924.603175                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMshrMissLatency::total 86924.603175                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.icache.tags.tagsInUse          58.176885                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.icache.tags.totalRefs             910565                       # Total number of references to valid blocks. (Count)
system.cpu11.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu11.icache.tags.avgRefs         14453.412698                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.icache.tags.warmupTick         331704000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.icache.tags.occupancies::cpu11.inst    58.176885                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.icache.tags.avgOccs::cpu11.inst     0.113627                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.avgOccs::total      0.113627                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu11.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.icache.tags.tagAccesses          1821221                       # Number of tag accesses (Count)
system.cpu11.icache.tags.dataAccesses         1821221                       # Number of data accesses (Count)
system.cpu11.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                     174                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                    71373                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                9741456                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             18959181                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                2338919                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts               1250832                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  62                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                     442                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                9734397                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect          126                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                267                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               18955538                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              18955442                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                13679832                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                19488705                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.274378                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.701936                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu11.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                  1637                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                  470                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                15692                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          2337274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           64.533966                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         141.725201                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9              1140084     48.78%     48.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19              14842      0.64%     49.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29             331766     14.19%     63.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39             208069      8.90%     72.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49             119960      5.13%     77.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59              75529      3.23%     80.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69              33352      1.43%     82.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79              26572      1.14%     83.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89              22135      0.95%     84.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99              21454      0.92%     85.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109            18799      0.80%     86.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119            17356      0.74%     86.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129            16684      0.71%     87.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139            16146      0.69%     88.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149            16734      0.72%     88.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159            14804      0.63%     89.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169             6093      0.26%     89.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179             3900      0.17%     90.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189             3530      0.15%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199             3369      0.14%     90.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209             2587      0.11%     90.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219             2183      0.09%     90.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229             1877      0.08%     90.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239             1641      0.07%     90.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249             1327      0.06%     90.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259             1297      0.06%     90.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269             4718      0.20%     91.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279             2945      0.13%     91.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289            11203      0.48%     91.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299             5524      0.24%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows         190794      8.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           2500                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            2337274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               2338652                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses               1250505                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    3228                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                    2343                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                910591                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::mean  10920211250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::min_value  10920211250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::max_value  10920211250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  17602906250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::CLK_GATED  10920211250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                  174                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 820074                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles              12562490                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles          295                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 2615494                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles            53072752                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             18960051                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents              133035                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents               878731                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                  668                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents             52715248                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands          31736825                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  61526962                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               18250202                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                 6375463                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            31708601                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                  28095                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 3738157                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       87472229                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      37916933                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts               10870450                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 18943571                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                       69078570                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      18307443                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                    189                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     18321264                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                   78                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined              15542                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined           17425                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                60                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples          69064050                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.265279                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.070520                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                63423390     91.83%     91.83% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                 1553330      2.25%     94.08% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                 1230260      1.78%     95.86% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  600715      0.87%     96.73% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  424283      0.61%     97.35% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  881275      1.28%     98.62% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  262810      0.38%     99.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                  678994      0.98%     99.99% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                    8993      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total            69064050                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  2125      4.18%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      4.18% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd           22950     45.16%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     49.34% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                  148      0.29%     49.63% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                  28      0.06%     49.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead            2262      4.45%     54.14% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite          23305     45.86%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass          152      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu     13144547     71.74%     71.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           18      0.00%     71.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv          204      0.00%     71.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       562539      3.07%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd       562500      3.07%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult       500000      2.73%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       722053      3.94%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite        63025      0.34%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead      1578712      8.62%     93.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite      1187514      6.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     18321264                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.265224                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             50818                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.002774                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               94926409                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites              12947830                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses      12928768                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                10831065                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                5375348                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses        5375082                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                  12932139                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                    5439791                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                        18320997                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                     2300722                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                     267                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                          3551237                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                      1966461                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                    1250515                       # Number of stores executed (Count)
system.cpu12.numRate                         0.265220                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                         14520                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                    1333419                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.committedInsts                  10490388                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                    18292023                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                             6.584939                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                        6.584939                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.151862                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.151862                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                 17679223                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                 8213035                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                   6375032                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                  4187568                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                   9831127                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  6423539                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                 7985230                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads      2284608                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores      1250807                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads        63108                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores        62761                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups               1968220                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted         1967239                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect             188                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups            1246461                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBHits               1246363                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.999921                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                   208                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups           308                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            272                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts         13885                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts             150                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples     69062184                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.264863                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.191855                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0      64539401     93.45%     93.45% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       1272677      1.84%     95.29% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        298021      0.43%     95.73% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        478994      0.69%     96.42% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        462896      0.67%     97.09% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        675941      0.98%     98.07% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6        130581      0.19%     98.26% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7        657837      0.95%     99.21% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        545836      0.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total     69062184                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted           10490388                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted             18292023                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                   3533352                       # Number of memory references committed (Count)
system.cpu12.commit.loads                     2282982                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                  1965004                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                  14947196                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu     13133407     71.80%     71.80% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           18      0.00%     71.80% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv          198      0.00%     71.80% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       562510      3.08%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd       562500      3.08%     77.95% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.95% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.95% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.95% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.95% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.95% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult       500000      2.73%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       720464      3.94%     84.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite        62862      0.34%     84.97% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead      1562518      8.54%     93.51% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite      1187508      6.49%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     18292023                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       545836                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.dcache.demandHits::cpu12.data      2260971                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.demandHits::total         2260971                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.overallHits::cpu12.data      2260971                       # number of overall hits (Count)
system.cpu12.dcache.overallHits::total        2260971                       # number of overall hits (Count)
system.cpu12.dcache.demandMisses::cpu12.data      1273565                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.demandMisses::total       1273565                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.overallMisses::cpu12.data      1273565                       # number of overall misses (Count)
system.cpu12.dcache.overallMisses::total      1273565                       # number of overall misses (Count)
system.cpu12.dcache.demandMissLatency::cpu12.data  50596319248                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.demandMissLatency::total  50596319248                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::cpu12.data  50596319248                       # number of overall miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::total  50596319248                       # number of overall miss ticks (Tick)
system.cpu12.dcache.demandAccesses::cpu12.data      3534536                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.demandAccesses::total      3534536                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::cpu12.data      3534536                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::total      3534536                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.demandMissRate::cpu12.data     0.360320                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.demandMissRate::total     0.360320                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.overallMissRate::cpu12.data     0.360320                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.overallMissRate::total     0.360320                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMissLatency::cpu12.data 39728.101234                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.demandAvgMissLatency::total 39728.101234                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::cpu12.data 39728.101234                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::total 39728.101234                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.blockedCycles::no_mshrs      2852410                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCycles::no_targets         2981                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCauses::no_mshrs        61616                       # number of times access was blocked (Count)
system.cpu12.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu12.dcache.avgBlocked::no_mshrs    46.293333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.avgBlocked::no_targets   114.653846                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.writebacks::writebacks       156165                       # number of writebacks (Count)
system.cpu12.dcache.writebacks::total          156165                       # number of writebacks (Count)
system.cpu12.dcache.demandMshrHits::cpu12.data       929440                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.demandMshrHits::total       929440                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::cpu12.data       929440                       # number of overall MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::total       929440                       # number of overall MSHR hits (Count)
system.cpu12.dcache.demandMshrMisses::cpu12.data       344125                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.demandMshrMisses::total       344125                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::cpu12.data       344125                       # number of overall MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::total       344125                       # number of overall MSHR misses (Count)
system.cpu12.dcache.demandMshrMissLatency::cpu12.data  36797120748                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissLatency::total  36797120748                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::cpu12.data  36797120748                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::total  36797120748                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissRate::cpu12.data     0.097361                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.demandMshrMissRate::total     0.097361                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::cpu12.data     0.097361                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::total     0.097361                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMshrMissLatency::cpu12.data 106929.519064                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.demandAvgMshrMissLatency::total 106929.519064                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::cpu12.data 106929.519064                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::total 106929.519064                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.replacements               342977                       # number of replacements (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::cpu12.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::cpu12.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.missLatency::cpu12.data      1743500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.missLatency::total      1743500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.accesses::cpu12.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.missRate::cpu12.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::cpu12.data 41511.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::total 41511.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::cpu12.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::cpu12.data      3552500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::total      3552500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::cpu12.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu12.data 84583.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::total 84583.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWWriteReq.hits::cpu12.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::cpu12.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.hits::cpu12.data      1159130                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.hits::total       1159130                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.misses::cpu12.data      1125079                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.misses::total      1125079                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.missLatency::cpu12.data  35046003500                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.missLatency::total  35046003500                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.accesses::cpu12.data      2284209                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.accesses::total      2284209                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.missRate::cpu12.data     0.492546                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.missRate::total     0.492546                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMissLatency::cpu12.data 31149.815702                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMissLatency::total 31149.815702                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.mshrHits::cpu12.data       929440                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrHits::total       929440                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrMisses::cpu12.data       195639                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMisses::total       195639                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMissLatency::cpu12.data  21321048000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissLatency::total  21321048000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissRate::cpu12.data     0.085648                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.mshrMissRate::total     0.085648                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMshrMissLatency::cpu12.data 108981.583427                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMshrMissLatency::total 108981.583427                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.hits::cpu12.data      1101841                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.hits::total      1101841                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.misses::cpu12.data       148486                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.misses::total       148486                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.missLatency::cpu12.data  15550315748                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.missLatency::total  15550315748                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.accesses::cpu12.data      1250327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.accesses::total      1250327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.missRate::cpu12.data     0.118758                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.missRate::total     0.118758                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMissLatency::cpu12.data 104725.804103                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMissLatency::total 104725.804103                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.mshrMisses::cpu12.data       148486                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMisses::total       148486                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMissLatency::cpu12.data  15476072748                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissLatency::total  15476072748                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissRate::cpu12.data     0.118758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.mshrMissRate::total     0.118758                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMshrMissLatency::cpu12.data 104225.804103                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMshrMissLatency::total 104225.804103                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dcache.tags.tagsInUse        1009.051182                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dcache.tags.totalRefs            2605183                       # Total number of references to valid blocks. (Count)
system.cpu12.dcache.tags.sampledRefs           344142                       # Sample count of references to valid blocks. (Count)
system.cpu12.dcache.tags.avgRefs             7.570082                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dcache.tags.warmupTick         333441000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dcache.tags.occupancies::cpu12.data  1009.051182                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.dcache.tags.avgOccs::cpu12.data     0.985402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.avgOccs::total      0.985402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu12.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.dcache.tags.tagAccesses          7413386                       # Number of tag accesses (Count)
system.cpu12.dcache.tags.dataAccesses         7413386                       # Number of data accesses (Count)
system.cpu12.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.decode.idleCycles                 475480                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles            65860781                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                 1988331                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles              739280                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                  178                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved            1246112                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             18309229                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu12.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.fetch.icacheStallCycles           812447                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                     10501788                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                   1968220                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches          1246607                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                    68251310                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                   432                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.cacheLines                  809012                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                  53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples         69064050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.265166                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           1.313989                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0               65740009     95.19%     95.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 447443      0.65%     95.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 139744      0.20%     96.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 162367      0.24%     96.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 725543      1.05%     97.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                  72669      0.11%     97.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                  84644      0.12%     97.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                 206994      0.30%     97.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                1484637      2.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total           69064050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.028492                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.152027                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.icache.demandHits::cpu12.inst       808935                       # number of demand (read+write) hits (Count)
system.cpu12.icache.demandHits::total          808935                       # number of demand (read+write) hits (Count)
system.cpu12.icache.overallHits::cpu12.inst       808935                       # number of overall hits (Count)
system.cpu12.icache.overallHits::total         808935                       # number of overall hits (Count)
system.cpu12.icache.demandMisses::cpu12.inst           77                       # number of demand (read+write) misses (Count)
system.cpu12.icache.demandMisses::total            77                       # number of demand (read+write) misses (Count)
system.cpu12.icache.overallMisses::cpu12.inst           77                       # number of overall misses (Count)
system.cpu12.icache.overallMisses::total           77                       # number of overall misses (Count)
system.cpu12.icache.demandMissLatency::cpu12.inst      7139750                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.demandMissLatency::total      7139750                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.overallMissLatency::cpu12.inst      7139750                       # number of overall miss ticks (Tick)
system.cpu12.icache.overallMissLatency::total      7139750                       # number of overall miss ticks (Tick)
system.cpu12.icache.demandAccesses::cpu12.inst       809012                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.demandAccesses::total       809012                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::cpu12.inst       809012                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::total       809012                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.demandMissRate::cpu12.inst     0.000095                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.demandMissRate::total     0.000095                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.overallMissRate::cpu12.inst     0.000095                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.overallMissRate::total     0.000095                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.demandAvgMissLatency::cpu12.inst 92724.025974                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.demandAvgMissLatency::total 92724.025974                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::cpu12.inst 92724.025974                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::total 92724.025974                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.demandMshrHits::cpu12.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.overallMshrHits::cpu12.inst           14                       # number of overall MSHR hits (Count)
system.cpu12.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu12.icache.demandMshrMisses::cpu12.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::cpu12.inst           63                       # number of overall MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu12.icache.demandMshrMissLatency::cpu12.inst      6052500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissLatency::total      6052500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::cpu12.inst      6052500                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::total      6052500                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissRate::cpu12.inst     0.000078                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.demandMshrMissRate::total     0.000078                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::cpu12.inst     0.000078                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::total     0.000078                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.demandAvgMshrMissLatency::cpu12.inst 96071.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.demandAvgMshrMissLatency::total 96071.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::cpu12.inst 96071.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::total 96071.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.replacements                    0                       # number of replacements (Count)
system.cpu12.icache.ReadReq.hits::cpu12.inst       808935                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.hits::total        808935                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.misses::cpu12.inst           77                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.missLatency::cpu12.inst      7139750                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.missLatency::total      7139750                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.accesses::cpu12.inst       809012                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.accesses::total       809012                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.missRate::cpu12.inst     0.000095                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.missRate::total     0.000095                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMissLatency::cpu12.inst 92724.025974                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMissLatency::total 92724.025974                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.mshrHits::cpu12.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrMisses::cpu12.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMissLatency::cpu12.inst      6052500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissLatency::total      6052500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissRate::cpu12.inst     0.000078                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.mshrMissRate::total     0.000078                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMshrMissLatency::cpu12.inst 96071.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMshrMissLatency::total 96071.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.icache.tags.tagsInUse          58.082931                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.icache.tags.totalRefs             808998                       # Total number of references to valid blocks. (Count)
system.cpu12.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu12.icache.tags.avgRefs         12841.238095                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.icache.tags.warmupTick         333422000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.icache.tags.occupancies::cpu12.inst    58.082931                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.icache.tags.avgOccs::cpu12.inst     0.113443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.avgOccs::total      0.113443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu12.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.icache.tags.tagAccesses          1618087                       # Number of tag accesses (Count)
system.cpu12.icache.tags.dataAccesses         1618087                       # Number of data accesses (Count)
system.cpu12.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                     178                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                    74368                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles               11396658                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             18307632                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                2284608                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts               1250807                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  64                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                     449                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents               11388906                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect          137                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                264                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               18303947                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              18303850                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                13156149                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                18849093                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.264971                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.697973                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu12.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.lsq0.forwLoads                        39                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                  1618                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                  437                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                15324                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          2282982                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           64.480521                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         142.090244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9              1105966     48.44%     48.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19              14155      0.62%     49.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29             340532     14.92%     63.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39             202715      8.88%     72.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49             123527      5.41%     78.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59              73794      3.23%     81.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69              30972      1.36%     82.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79              23453      1.03%     83.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89              20085      0.88%     84.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99              19116      0.84%     85.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109            16751      0.73%     86.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119            14990      0.66%     86.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129            14818      0.65%     87.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139            14105      0.62%     88.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149            15486      0.68%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159            13232      0.58%     89.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169             5569      0.24%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179             3386      0.15%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189             3378      0.15%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199             3100      0.14%     90.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209             2182      0.10%     90.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219             1798      0.08%     90.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229             1547      0.07%     90.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239             1322      0.06%     90.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249             1191      0.05%     90.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259             1187      0.05%     90.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269             4582      0.20%     90.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279             3162      0.14%     90.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289            11543      0.51%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299             5821      0.25%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows         189517      8.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           2408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            2282982                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               2284309                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses               1250515                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    3220                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                    2338                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                809024                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::mean  10920120250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::min_value  10920120250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::max_value  10920120250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  17602997250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::CLK_GATED  10920120250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                  178                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                 727837                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles              14207881                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 2442122                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles            51685753                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             18308440                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents              133481                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents               868859                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                 1379                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents             51318900                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands          30433694                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  59246292                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               17652906                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                 6375198                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            30405487                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                  28078                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 3895338                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       86821944                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      36613870                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts               10490388                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 18292023                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                       69070806                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      19353527                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                    186                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     19371996                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                   83                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined              15395                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined           16252                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                57                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples          69057010                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.280522                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.096940                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                63070887     91.33%     91.33% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                 1644687      2.38%     93.71% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                 1310489      1.90%     95.61% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  693257      1.00%     96.61% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  412450      0.60%     97.21% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  870278      1.26%     98.47% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  372079      0.54%     99.01% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  670168      0.97%     99.98% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                   12715      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total            69057010                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  2151      3.95%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      3.95% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd           26706     49.09%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     53.04% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                  154      0.28%     53.33% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                  31      0.06%     53.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            1924      3.54%     56.92% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite          23437     43.08%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass          147      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu     14103572     72.80%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           18      0.00%     72.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv          204      0.00%     72.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       562552      2.90%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd       562500      2.90%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult       500000      2.58%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       809178      4.18%     85.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite        63015      0.33%     85.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead      1583296      8.17%     93.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite      1187514      6.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     19371996                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.280466                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             54403                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.002808                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               97011634                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites              13993434                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses      13974938                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                10843854                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                5375678                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses        5375107                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                  13978291                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                    5447961                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                        19371704                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                     2392432                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                     292                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                          3642937                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                      2140870                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                    1250505                       # Number of stores executed (Count)
system.cpu13.numRate                         0.280462                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                            74                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                         13796                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                    1340755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.committedInsts                  11100680                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                    19338251                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                             6.222214                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                        6.222214                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.160714                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.160714                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                 18647484                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                 8823198                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                   6375060                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                  4187594                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                  10703221                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  6946815                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                 8425666                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads      2371782                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores      1250814                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads        63090                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores        62753                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups               2142507                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted         2141547                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect             184                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups            1333585                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBHits               1333518                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.999950                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                   205                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups           308                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses            272                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts         13721                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples     69055166                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.280041                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.209761                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0      64128673     92.87%     92.87% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1       1416392      2.05%     94.92% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        298132      0.43%     95.35% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        647209      0.94%     96.29% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        551880      0.80%     97.09% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        672422      0.97%     98.06% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6        127660      0.18%     98.24% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7        654006      0.95%     99.19% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        558792      0.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total     69055166                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted           11100680                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted             19338251                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                   3620526                       # Number of memory references committed (Count)
system.cpu13.commit.loads                     2370164                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                  2139380                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                  15906238                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu     14092459     72.87%     72.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           18      0.00%     72.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv          198      0.00%     72.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       562510      2.91%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd       562500      2.91%     78.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult       500000      2.59%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.28% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       807646      4.18%     85.45% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite        62854      0.33%     85.78% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead      1562518      8.08%     93.86% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite      1187508      6.14%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     19338251                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       558792                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.dcache.demandHits::cpu13.data      2301495                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.demandHits::total         2301495                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.overallHits::cpu13.data      2301495                       # number of overall hits (Count)
system.cpu13.dcache.overallHits::total        2301495                       # number of overall hits (Count)
system.cpu13.dcache.demandMisses::cpu13.data      1320260                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.demandMisses::total       1320260                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.overallMisses::cpu13.data      1320260                       # number of overall misses (Count)
system.cpu13.dcache.overallMisses::total      1320260                       # number of overall misses (Count)
system.cpu13.dcache.demandMissLatency::cpu13.data  52899699750                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.demandMissLatency::total  52899699750                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::cpu13.data  52899699750                       # number of overall miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::total  52899699750                       # number of overall miss ticks (Tick)
system.cpu13.dcache.demandAccesses::cpu13.data      3621755                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.demandAccesses::total      3621755                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::cpu13.data      3621755                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::total      3621755                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.demandMissRate::cpu13.data     0.364536                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.demandMissRate::total     0.364536                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.overallMissRate::cpu13.data     0.364536                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.overallMissRate::total     0.364536                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMissLatency::cpu13.data 40067.638003                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.demandAvgMissLatency::total 40067.638003                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::cpu13.data 40067.638003                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::total 40067.638003                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.blockedCycles::no_mshrs      3525722                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCycles::no_targets         2833                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCauses::no_mshrs        68723                       # number of times access was blocked (Count)
system.cpu13.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu13.dcache.avgBlocked::no_mshrs    51.303377                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.avgBlocked::no_targets   108.961538                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.writebacks::writebacks       156163                       # number of writebacks (Count)
system.cpu13.dcache.writebacks::total          156163                       # number of writebacks (Count)
system.cpu13.dcache.demandMshrHits::cpu13.data       976168                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.demandMshrHits::total       976168                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::cpu13.data       976168                       # number of overall MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::total       976168                       # number of overall MSHR hits (Count)
system.cpu13.dcache.demandMshrMisses::cpu13.data       344092                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.demandMshrMisses::total       344092                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::cpu13.data       344092                       # number of overall MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::total       344092                       # number of overall MSHR misses (Count)
system.cpu13.dcache.demandMshrMissLatency::cpu13.data  36872410500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissLatency::total  36872410500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::cpu13.data  36872410500                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::total  36872410500                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissRate::cpu13.data     0.095007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.demandMshrMissRate::total     0.095007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::cpu13.data     0.095007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::total     0.095007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMshrMissLatency::cpu13.data 107158.581135                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.demandAvgMshrMissLatency::total 107158.581135                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::cpu13.data 107158.581135                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::total 107158.581135                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.replacements               342948                       # number of replacements (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::cpu13.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::cpu13.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.missLatency::cpu13.data      1425750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.missLatency::total      1425750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.accesses::cpu13.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.missRate::cpu13.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::cpu13.data 33946.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::total 33946.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::cpu13.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::cpu13.data      2905250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::total      2905250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::cpu13.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu13.data 69172.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::total 69172.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWWriteReq.hits::cpu13.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::cpu13.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.hits::cpu13.data      1199657                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.hits::total       1199657                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.misses::cpu13.data      1171779                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.misses::total      1171779                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.missLatency::cpu13.data  37459471750                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.missLatency::total  37459471750                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.accesses::cpu13.data      2371436                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.accesses::total      2371436                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.missRate::cpu13.data     0.494122                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.missRate::total     0.494122                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMissLatency::cpu13.data 31968.034715                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMissLatency::total 31968.034715                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.mshrHits::cpu13.data       976168                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrHits::total       976168                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrMisses::cpu13.data       195611                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMisses::total       195611                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMissLatency::cpu13.data  21506423000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissLatency::total  21506423000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissRate::cpu13.data     0.082486                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.mshrMissRate::total     0.082486                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMshrMissLatency::cpu13.data 109944.854839                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMshrMissLatency::total 109944.854839                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.hits::cpu13.data      1101838                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.hits::total      1101838                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.misses::cpu13.data       148481                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.misses::total       148481                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.missLatency::cpu13.data  15440228000                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.missLatency::total  15440228000                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.accesses::cpu13.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.missRate::cpu13.data     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.missRate::total     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMissLatency::cpu13.data 103987.904176                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMissLatency::total 103987.904176                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.mshrMisses::cpu13.data       148481                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMisses::total       148481                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMissLatency::cpu13.data  15365987500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissLatency::total  15365987500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissRate::cpu13.data     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.mshrMissRate::total     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMshrMissLatency::cpu13.data 103487.904176                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMshrMissLatency::total 103487.904176                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dcache.tags.tagsInUse        1008.978833                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dcache.tags.totalRefs            2645673                       # Total number of references to valid blocks. (Count)
system.cpu13.dcache.tags.sampledRefs           344112                       # Sample count of references to valid blocks. (Count)
system.cpu13.dcache.tags.avgRefs             7.688407                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dcache.tags.warmupTick         335275000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dcache.tags.occupancies::cpu13.data  1008.978833                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.dcache.tags.avgOccs::cpu13.data     0.985331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.avgOccs::total      0.985331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu13.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.dcache.tags.tagAccesses          7587794                       # Number of tag accesses (Count)
system.cpu13.dcache.tags.dataAccesses         7587794                       # Number of data accesses (Count)
system.cpu13.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.decode.idleCycles                 649430                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles            65415255                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 2275405                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              716748                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                  172                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved            1333288                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             19355232                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu13.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.fetch.icacheStallCycles           992914                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                     11111748                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                   2142507                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches          1333759                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                    68063809                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                   420                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.cacheLines                  989400                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                  57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples         69057010                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.280334                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           1.348030                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0               65476587     94.82%     94.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 537716      0.78%     95.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 148818      0.22%     95.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 251452      0.36%     96.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 706222      1.02%     97.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                  53509      0.08%     97.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                  80387      0.12%     97.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                 223960      0.32%     97.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                1578359      2.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total           69057010                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.031019                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.160875                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.icache.demandHits::cpu13.inst       989322                       # number of demand (read+write) hits (Count)
system.cpu13.icache.demandHits::total          989322                       # number of demand (read+write) hits (Count)
system.cpu13.icache.overallHits::cpu13.inst       989322                       # number of overall hits (Count)
system.cpu13.icache.overallHits::total         989322                       # number of overall hits (Count)
system.cpu13.icache.demandMisses::cpu13.inst           78                       # number of demand (read+write) misses (Count)
system.cpu13.icache.demandMisses::total            78                       # number of demand (read+write) misses (Count)
system.cpu13.icache.overallMisses::cpu13.inst           78                       # number of overall misses (Count)
system.cpu13.icache.overallMisses::total           78                       # number of overall misses (Count)
system.cpu13.icache.demandMissLatency::cpu13.inst      6558250                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.demandMissLatency::total      6558250                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.overallMissLatency::cpu13.inst      6558250                       # number of overall miss ticks (Tick)
system.cpu13.icache.overallMissLatency::total      6558250                       # number of overall miss ticks (Tick)
system.cpu13.icache.demandAccesses::cpu13.inst       989400                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.demandAccesses::total       989400                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::cpu13.inst       989400                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::total       989400                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.demandMissRate::cpu13.inst     0.000079                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.demandMissRate::total     0.000079                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.overallMissRate::cpu13.inst     0.000079                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.overallMissRate::total     0.000079                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.demandAvgMissLatency::cpu13.inst 84080.128205                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.demandAvgMissLatency::total 84080.128205                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::cpu13.inst 84080.128205                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::total 84080.128205                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.demandMshrHits::cpu13.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.overallMshrHits::cpu13.inst           15                       # number of overall MSHR hits (Count)
system.cpu13.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu13.icache.demandMshrMisses::cpu13.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::cpu13.inst           63                       # number of overall MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu13.icache.demandMshrMissLatency::cpu13.inst      5576500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissLatency::total      5576500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::cpu13.inst      5576500                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::total      5576500                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissRate::cpu13.inst     0.000064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.demandMshrMissRate::total     0.000064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::cpu13.inst     0.000064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::total     0.000064                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.demandAvgMshrMissLatency::cpu13.inst 88515.873016                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.demandAvgMshrMissLatency::total 88515.873016                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::cpu13.inst 88515.873016                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::total 88515.873016                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.replacements                    0                       # number of replacements (Count)
system.cpu13.icache.ReadReq.hits::cpu13.inst       989322                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.hits::total        989322                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.misses::cpu13.inst           78                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.misses::total           78                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.missLatency::cpu13.inst      6558250                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.missLatency::total      6558250                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.accesses::cpu13.inst       989400                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.accesses::total       989400                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.missRate::cpu13.inst     0.000079                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.missRate::total     0.000079                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMissLatency::cpu13.inst 84080.128205                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMissLatency::total 84080.128205                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.mshrHits::cpu13.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrMisses::cpu13.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMissLatency::cpu13.inst      5576500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissLatency::total      5576500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissRate::cpu13.inst     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.mshrMissRate::total     0.000064                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMshrMissLatency::cpu13.inst 88515.873016                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMshrMissLatency::total 88515.873016                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.icache.tags.tagsInUse          57.713610                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.icache.tags.totalRefs             989385                       # Total number of references to valid blocks. (Count)
system.cpu13.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu13.icache.tags.avgRefs         15704.523810                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.icache.tags.warmupTick         335256000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.icache.tags.occupancies::cpu13.inst    57.713610                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.icache.tags.avgOccs::cpu13.inst     0.112722                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.avgOccs::total      0.112722                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu13.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.icache.tags.tagAccesses          1978863                       # Number of tag accesses (Count)
system.cpu13.icache.tags.dataAccesses         1978863                       # Number of data accesses (Count)
system.cpu13.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                     172                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                    67131                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                9668857                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             19353713                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                2371782                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts               1250814                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  63                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                     380                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                9662010                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                263                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               19350140                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              19350045                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                13968486                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                19854921                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.280148                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.703528                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu13.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                  1610                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                  452                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                18865                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          2370164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           66.480568                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         144.124043                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              1141904     48.18%     48.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19              14065      0.59%     48.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29             336450     14.20%     62.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39             209062      8.82%     71.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49             120157      5.07%     76.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59              74926      3.16%     80.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69              34844      1.47%     81.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79              27424      1.16%     82.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89              22940      0.97%     83.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99              22540      0.95%     84.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109            19917      0.84%     85.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119            18766      0.79%     86.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129            18442      0.78%     86.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139            16875      0.71%     87.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149            17900      0.76%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159            15801      0.67%     89.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169             7035      0.30%     89.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179             4233      0.18%     89.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189             3970      0.17%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199             3794      0.16%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209             3368      0.14%     90.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219             2831      0.12%     90.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229             2531      0.11%     90.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239             2577      0.11%     90.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249             2343      0.10%     90.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259             2433      0.10%     90.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269             5720      0.24%     90.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279             3591      0.15%     90.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289            12151      0.51%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299             6169      0.26%     91.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows         195405      8.24%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           2625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            2370164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               2371534                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses               1250505                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    3228                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                    2347                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                989412                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::mean  10920227250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::min_value  10920227250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::max_value  10920227250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  17602890250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::CLK_GATED  10920227250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                  172                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 891926                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles              12494187                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 2717559                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles            52952887                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             19354553                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents              133376                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents               866381                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                 2339                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents             52589385                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.renamedOperands          32525892                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  62907790                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               18611818                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                 6375451                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            32497961                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                  27802                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 3726955                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       87848060                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      38705976                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts               11100680                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 19338251                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                       69064054                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      19344587                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     19360936                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                   82                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined              14810                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined           14452                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples          69051390                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.280384                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.094171                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                63039203     91.29%     91.29% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                 1650107      2.39%     93.68% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                 1337899      1.94%     95.62% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  697718      1.01%     96.63% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  417471      0.60%     97.24% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  875671      1.27%     98.50% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  353234      0.51%     99.02% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                  666462      0.97%     99.98% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                   13625      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total            69051390                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  2185      3.67%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%      3.67% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd           25494     42.76%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     46.43% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  169      0.28%     46.71% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                  34      0.06%     46.77% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            6401     10.74%     57.51% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite          25334     42.49%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass          145      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu     14095742     72.81%     72.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           18      0.00%     72.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv          204      0.00%     72.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       562547      2.91%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd       562501      2.91%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult       500000      2.58%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       808511      4.18%     85.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        63007      0.33%     85.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead      1580746      8.16%     93.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite      1187515      6.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     19360936                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.280333                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             59617                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.003079                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               96989090                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites              13984151                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses      13966449                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                10843871                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                5375426                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses        5375095                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                  13969858                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                    5450550                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                        19360693                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                     2389226                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                     243                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                          3639724                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                      2139491                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                    1250498                       # Number of stores executed (Count)
system.cpu14.numRate                         0.280330                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                         12664                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                    1347707                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.committedInsts                  11095796                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                    19329885                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                             6.224344                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                        6.224344                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.160659                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.160659                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                 18634732                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                 8818148                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                   6375039                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                  4187581                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                  10696393                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  6942719                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                 8419641                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads      2370974                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores      1250741                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads        63078                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores        62737                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups               2141055                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted         2140121                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups            1332860                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBHits               1332794                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.999950                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups           308                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            272                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts         13156                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples     69049623                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.279942                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.208820                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0      64116367     92.86%     92.86% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1       1423448      2.06%     94.92% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        291093      0.42%     95.34% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        659146      0.95%     96.29% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        554707      0.80%     97.10% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        667868      0.97%     98.06% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6        129795      0.19%     98.25% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7        647717      0.94%     99.19% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        559482      0.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total     69049623                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted           11095796                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted             19329885                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                   3619823                       # Number of memory references committed (Count)
system.cpu14.commit.loads                     2369465                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                  2137988                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                  15898569                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu     14084795     72.87%     72.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           18      0.00%     72.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv          198      0.00%     72.87% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       562510      2.91%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     75.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd       562500      2.91%     78.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult       500000      2.59%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       806947      4.17%     85.45% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        62850      0.33%     85.77% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead      1562518      8.08%     93.86% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite      1187508      6.14%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     19329885                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       559482                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.dcache.demandHits::cpu14.data      2312240                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.demandHits::total         2312240                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.overallHits::cpu14.data      2312240                       # number of overall hits (Count)
system.cpu14.dcache.overallHits::total        2312240                       # number of overall hits (Count)
system.cpu14.dcache.demandMisses::cpu14.data      1308774                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.demandMisses::total       1308774                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.overallMisses::cpu14.data      1308774                       # number of overall misses (Count)
system.cpu14.dcache.overallMisses::total      1308774                       # number of overall misses (Count)
system.cpu14.dcache.demandMissLatency::cpu14.data  51526015747                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.demandMissLatency::total  51526015747                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::cpu14.data  51526015747                       # number of overall miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::total  51526015747                       # number of overall miss ticks (Tick)
system.cpu14.dcache.demandAccesses::cpu14.data      3621014                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.demandAccesses::total      3621014                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::cpu14.data      3621014                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::total      3621014                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.demandMissRate::cpu14.data     0.361439                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.demandMissRate::total     0.361439                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.overallMissRate::cpu14.data     0.361439                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.overallMissRate::total     0.361439                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMissLatency::cpu14.data 39369.681662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.demandAvgMissLatency::total 39369.681662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::cpu14.data 39369.681662                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::total 39369.681662                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.blockedCycles::no_mshrs      2999606                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCycles::no_targets         2824                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCauses::no_mshrs        64387                       # number of times access was blocked (Count)
system.cpu14.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu14.dcache.avgBlocked::no_mshrs    46.587137                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.avgBlocked::no_targets   108.615385                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.writebacks::writebacks       156161                       # number of writebacks (Count)
system.cpu14.dcache.writebacks::total          156161                       # number of writebacks (Count)
system.cpu14.dcache.demandMshrHits::cpu14.data       964663                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.demandMshrHits::total       964663                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::cpu14.data       964663                       # number of overall MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::total       964663                       # number of overall MSHR hits (Count)
system.cpu14.dcache.demandMshrMisses::cpu14.data       344111                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.demandMshrMisses::total       344111                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::cpu14.data       344111                       # number of overall MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::total       344111                       # number of overall MSHR misses (Count)
system.cpu14.dcache.demandMshrMissLatency::cpu14.data  36758858747                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissLatency::total  36758858747                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::cpu14.data  36758858747                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::total  36758858747                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissRate::cpu14.data     0.095032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.demandMshrMissRate::total     0.095032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::cpu14.data     0.095032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::total     0.095032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMshrMissLatency::cpu14.data 106822.678575                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.demandAvgMshrMissLatency::total 106822.678575                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::cpu14.data 106822.678575                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::total 106822.678575                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.replacements               342969                       # number of replacements (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::cpu14.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::cpu14.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.missLatency::cpu14.data      1493250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.missLatency::total      1493250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.accesses::cpu14.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.missRate::cpu14.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::cpu14.data 35553.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::total 35553.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::cpu14.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::cpu14.data      3030000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::total      3030000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::cpu14.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu14.data 72142.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::total 72142.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWWriteReq.hits::cpu14.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::cpu14.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.hits::cpu14.data      1210405                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.hits::total       1210405                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.misses::cpu14.data      1160294                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.misses::total      1160294                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.missLatency::cpu14.data  36090647250                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.missLatency::total  36090647250                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.accesses::cpu14.data      2370699                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.accesses::total      2370699                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.missRate::cpu14.data     0.489431                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.missRate::total     0.489431                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMissLatency::cpu14.data 31104.743496                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMissLatency::total 31104.743496                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.mshrHits::cpu14.data       964663                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrHits::total       964663                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrMisses::cpu14.data       195631                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMisses::total       195631                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMissLatency::cpu14.data  21397730250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissLatency::total  21397730250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissRate::cpu14.data     0.082520                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.mshrMissRate::total     0.082520                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMshrMissLatency::cpu14.data 109378.013965                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMshrMissLatency::total 109378.013965                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.hits::cpu14.data      1101835                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.hits::total      1101835                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.misses::cpu14.data       148480                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.misses::total       148480                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.missLatency::cpu14.data  15435368497                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.missLatency::total  15435368497                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.accesses::cpu14.data      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.accesses::total      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.missRate::cpu14.data     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.missRate::total     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMissLatency::cpu14.data 103955.876192                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMissLatency::total 103955.876192                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.mshrMisses::cpu14.data       148480                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMisses::total       148480                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMissLatency::cpu14.data  15361128497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissLatency::total  15361128497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissRate::cpu14.data     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.mshrMissRate::total     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMshrMissLatency::cpu14.data 103455.876192                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMshrMissLatency::total 103455.876192                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dcache.tags.tagsInUse        1008.975729                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dcache.tags.totalRefs            2656438                       # Total number of references to valid blocks. (Count)
system.cpu14.dcache.tags.sampledRefs           344131                       # Sample count of references to valid blocks. (Count)
system.cpu14.dcache.tags.avgRefs             7.719264                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dcache.tags.warmupTick         337013000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dcache.tags.occupancies::cpu14.data  1008.975729                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.dcache.tags.avgOccs::cpu14.data     0.985328                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.avgOccs::total      0.985328                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu14.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.dcache.tags.tagAccesses          7586331                       # Number of tag accesses (Count)
system.cpu14.dcache.tags.dataAccesses         7586331                       # Number of data accesses (Count)
system.cpu14.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.decode.idleCycles                 673193                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles            65383887                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                 2240728                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              753417                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                  165                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved            1332563                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             19346136                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu14.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.fetch.icacheStallCycles          1000802                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                     11106547                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                   2141055                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches          1333028                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                    68050309                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                   404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.cacheLines                  996429                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                  56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples         69051390                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.280227                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           1.345485                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0               65464649     94.81%     94.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 534005      0.77%     95.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 139127      0.20%     95.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                 261152      0.38%     96.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 720213      1.04%     97.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  65151      0.09%     97.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                  88211      0.13%     97.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                 212600      0.31%     97.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                1566282      2.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total           69051390                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.031001                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.160815                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.icache.demandHits::cpu14.inst       996354                       # number of demand (read+write) hits (Count)
system.cpu14.icache.demandHits::total          996354                       # number of demand (read+write) hits (Count)
system.cpu14.icache.overallHits::cpu14.inst       996354                       # number of overall hits (Count)
system.cpu14.icache.overallHits::total         996354                       # number of overall hits (Count)
system.cpu14.icache.demandMisses::cpu14.inst           75                       # number of demand (read+write) misses (Count)
system.cpu14.icache.demandMisses::total            75                       # number of demand (read+write) misses (Count)
system.cpu14.icache.overallMisses::cpu14.inst           75                       # number of overall misses (Count)
system.cpu14.icache.overallMisses::total           75                       # number of overall misses (Count)
system.cpu14.icache.demandMissLatency::cpu14.inst      6613000                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.demandMissLatency::total      6613000                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.overallMissLatency::cpu14.inst      6613000                       # number of overall miss ticks (Tick)
system.cpu14.icache.overallMissLatency::total      6613000                       # number of overall miss ticks (Tick)
system.cpu14.icache.demandAccesses::cpu14.inst       996429                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.demandAccesses::total       996429                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::cpu14.inst       996429                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::total       996429                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.demandMissRate::cpu14.inst     0.000075                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.demandMissRate::total     0.000075                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.overallMissRate::cpu14.inst     0.000075                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.overallMissRate::total     0.000075                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.demandAvgMissLatency::cpu14.inst 88173.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.demandAvgMissLatency::total 88173.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::cpu14.inst 88173.333333                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::total 88173.333333                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.demandMshrHits::cpu14.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.overallMshrHits::cpu14.inst           15                       # number of overall MSHR hits (Count)
system.cpu14.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu14.icache.demandMshrMisses::cpu14.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::cpu14.inst           60                       # number of overall MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu14.icache.demandMshrMissLatency::cpu14.inst      5647500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissLatency::total      5647500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::cpu14.inst      5647500                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::total      5647500                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissRate::cpu14.inst     0.000060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.demandMshrMissRate::total     0.000060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::cpu14.inst     0.000060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::total     0.000060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.demandAvgMshrMissLatency::cpu14.inst        94125                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.demandAvgMshrMissLatency::total        94125                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::cpu14.inst        94125                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::total        94125                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.replacements                    0                       # number of replacements (Count)
system.cpu14.icache.ReadReq.hits::cpu14.inst       996354                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.hits::total        996354                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.misses::cpu14.inst           75                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.misses::total           75                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.missLatency::cpu14.inst      6613000                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.missLatency::total      6613000                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.accesses::cpu14.inst       996429                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.accesses::total       996429                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.missRate::cpu14.inst     0.000075                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.missRate::total     0.000075                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMissLatency::cpu14.inst 88173.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMissLatency::total 88173.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.mshrHits::cpu14.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrMisses::cpu14.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMissLatency::cpu14.inst      5647500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissLatency::total      5647500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissRate::cpu14.inst     0.000060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.mshrMissRate::total     0.000060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMshrMissLatency::cpu14.inst        94125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMshrMissLatency::total        94125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.icache.tags.tagsInUse          55.539195                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.icache.tags.totalRefs             996414                       # Total number of references to valid blocks. (Count)
system.cpu14.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu14.icache.tags.avgRefs         16606.900000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.icache.tags.warmupTick         336994000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.icache.tags.occupancies::cpu14.inst    55.539195                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.icache.tags.avgOccs::cpu14.inst     0.108475                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.avgOccs::total      0.108475                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu14.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.icache.tags.tagAccesses          1992918                       # Number of tag accesses (Count)
system.cpu14.icache.tags.dataAccesses         1992918                       # Number of data accesses (Count)
system.cpu14.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                     165                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                    72117                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles               12416535                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             19344762                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                2370974                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts               1250741                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                     388                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents               12406600                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            5                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               19341630                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              19341544                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                13935718                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                19802859                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.280052                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.703723                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu14.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                  1501                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 5                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                  383                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                16937                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          2369465                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           64.066472                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         140.826836                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9              1154233     48.71%     48.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19              12974      0.55%     49.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29             345869     14.60%     63.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39             204895      8.65%     72.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49             126286      5.33%     77.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59              75259      3.18%     81.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69              35319      1.49%     82.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79              26754      1.13%     83.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89              22258      0.94%     84.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99              21401      0.90%     85.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109            18684      0.79%     86.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119            16975      0.72%     86.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129            16496      0.70%     87.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139            16080      0.68%     88.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149            16326      0.69%     89.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159            14445      0.61%     89.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169             6150      0.26%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179             3858      0.16%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189             3746      0.16%     90.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199             3371      0.14%     90.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209             2853      0.12%     90.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219             2316      0.10%     90.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229             2204      0.09%     90.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239             1809      0.08%     90.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249             1525      0.06%     90.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259             1482      0.06%     90.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269             4997      0.21%     91.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279             3478      0.15%     91.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289            10994      0.46%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299             5789      0.24%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows         190639      8.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           2550                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            2369465                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               2370799                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses               1250498                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    3220                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                    2338                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                996441                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::mean  10920177250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::min_value  10920177250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::max_value  10920177250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  17602940250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::CLK_GATED  10920177250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                  165                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 915180                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles              15232299                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 2717970                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles            50185497                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             19345441                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents              133077                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents               402180                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                 3292                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents             49821161                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands          32508259                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  62876513                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               18603259                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                 6375250                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            32481238                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                  26892                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 3850152                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       87832909                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      38688037                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts               11095796                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 19329885                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                       69057426                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      18313984                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                    189                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     18329476                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                   79                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined              15297                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined           16391                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                60                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples          69044608                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.265473                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.066936                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                63359386     91.77%     91.77% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                 1580535      2.29%     94.06% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                 1230901      1.78%     95.84% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                  625705      0.91%     96.74% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  437052      0.63%     97.38% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  883960      1.28%     98.66% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  260697      0.38%     99.03% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                  653142      0.95%     99.98% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                   13230      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total            69044608                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  2059      4.10%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%      4.10% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd           24861     49.54%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     53.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                  153      0.30%     53.94% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                  34      0.07%     54.01% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            2231      4.45%     58.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite          20849     41.54%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass          139      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu     13150572     71.75%     71.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           18      0.00%     71.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv          204      0.00%     71.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       562555      3.07%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     74.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd       562501      3.07%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult       500000      2.73%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       722558      3.94%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite        63024      0.34%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead      1580391      8.62%     93.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite      1187514      6.48%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     18329476                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.265424                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             50187                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.002738                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               94919900                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites              12953751                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses      12935319                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                10833926                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                5375724                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses        5375106                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                  12938590                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                    5440934                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                        18329178                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                     2302907                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                     298                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                          3553417                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                      1967590                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                    1250510                       # Number of stores executed (Count)
system.cpu15.numRate                         0.265419                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                         12818                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                    1354803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.committedInsts                  10494342                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                    18298809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                             6.580444                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                        6.580444                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.151965                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.151965                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                 17688715                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                 8216780                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                   6375062                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                  4187593                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                   9836911                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  6427011                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                 7989580                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads      2285193                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores      1250838                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads        63091                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores        62754                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups               1969246                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted         1968287                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect             184                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups            1246976                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBHits               1246877                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.999921                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                   207                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups           305                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits               37                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            268                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts         13699                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples     69042762                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.265036                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.190092                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0      64495587     93.41%     93.41% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1       1279258      1.85%     95.27% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        298975      0.43%     95.70% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        509046      0.74%     96.44% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        473344      0.69%     97.12% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        663161      0.96%     98.08% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6        128966      0.19%     98.27% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7        643914      0.93%     99.20% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        550511      0.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total     69042762                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted           10494342                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted             18298809                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                   3533907                       # Number of memory references committed (Count)
system.cpu15.commit.loads                     2283543                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                  1966138                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                  14953416                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu     13139637     71.81%     71.81% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           18      0.00%     71.81% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv          198      0.00%     71.81% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       562510      3.07%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd       562500      3.07%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.96% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult       500000      2.73%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       721025      3.94%     84.63% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite        62856      0.34%     84.97% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead      1562518      8.54%     93.51% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite      1187508      6.49%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     18298809                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       550511                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.dcache.demandHits::cpu15.data      2256514                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.demandHits::total         2256514                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.overallHits::cpu15.data      2256514                       # number of overall hits (Count)
system.cpu15.dcache.overallHits::total        2256514                       # number of overall hits (Count)
system.cpu15.dcache.demandMisses::cpu15.data      1278634                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.demandMisses::total       1278634                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.overallMisses::cpu15.data      1278634                       # number of overall misses (Count)
system.cpu15.dcache.overallMisses::total      1278634                       # number of overall misses (Count)
system.cpu15.dcache.demandMissLatency::cpu15.data  51290466250                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.demandMissLatency::total  51290466250                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::cpu15.data  51290466250                       # number of overall miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::total  51290466250                       # number of overall miss ticks (Tick)
system.cpu15.dcache.demandAccesses::cpu15.data      3535148                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.demandAccesses::total      3535148                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::cpu15.data      3535148                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::total      3535148                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.demandMissRate::cpu15.data     0.361692                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.demandMissRate::total     0.361692                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.overallMissRate::cpu15.data     0.361692                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.overallMissRate::total     0.361692                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMissLatency::cpu15.data 40113.485368                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.demandAvgMissLatency::total 40113.485368                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::cpu15.data 40113.485368                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::total 40113.485368                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.blockedCycles::no_mshrs      3004321                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCycles::no_targets         2937                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCauses::no_mshrs        63764                       # number of times access was blocked (Count)
system.cpu15.dcache.blockedCauses::no_targets           25                       # number of times access was blocked (Count)
system.cpu15.dcache.avgBlocked::no_mshrs    47.116257                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.avgBlocked::no_targets   117.480000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.writebacks::writebacks       156161                       # number of writebacks (Count)
system.cpu15.dcache.writebacks::total          156161                       # number of writebacks (Count)
system.cpu15.dcache.demandMshrHits::cpu15.data       934541                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.demandMshrHits::total       934541                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::cpu15.data       934541                       # number of overall MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::total       934541                       # number of overall MSHR hits (Count)
system.cpu15.dcache.demandMshrMisses::cpu15.data       344093                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.demandMshrMisses::total       344093                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::cpu15.data       344093                       # number of overall MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::total       344093                       # number of overall MSHR misses (Count)
system.cpu15.dcache.demandMshrMissLatency::cpu15.data  36862442500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissLatency::total  36862442500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::cpu15.data  36862442500                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::total  36862442500                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissRate::cpu15.data     0.097335                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.demandMshrMissRate::total     0.097335                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::cpu15.data     0.097335                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::total     0.097335                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMshrMissLatency::cpu15.data 107129.300799                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.demandAvgMshrMissLatency::total 107129.300799                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::cpu15.data 107129.300799                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::total 107129.300799                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.replacements               342952                       # number of replacements (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::cpu15.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::cpu15.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.missLatency::cpu15.data      1756750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.missLatency::total      1756750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.accesses::cpu15.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.missRate::cpu15.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::cpu15.data 41827.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::total 41827.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::cpu15.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::cpu15.data      3567750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::total      3567750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::cpu15.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu15.data 84946.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::total 84946.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWWriteReq.hits::cpu15.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::cpu15.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.hits::cpu15.data      1154675                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.hits::total       1154675                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.misses::cpu15.data      1130152                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.misses::total      1130152                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.missLatency::cpu15.data  35753712250                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.missLatency::total  35753712250                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.accesses::cpu15.data      2284827                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.accesses::total      2284827                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.missRate::cpu15.data     0.494634                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.missRate::total     0.494634                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMissLatency::cpu15.data 31636.197830                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMissLatency::total 31636.197830                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.mshrHits::cpu15.data       934541                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrHits::total       934541                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrMisses::cpu15.data       195611                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMisses::total       195611                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMissLatency::cpu15.data  21399929500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissLatency::total  21399929500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissRate::cpu15.data     0.085613                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.mshrMissRate::total     0.085613                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMshrMissLatency::cpu15.data 109400.440159                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMshrMissLatency::total 109400.440159                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.hits::cpu15.data      1101839                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.hits::total      1101839                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.misses::cpu15.data       148482                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.misses::total       148482                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.missLatency::cpu15.data  15536754000                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.missLatency::total  15536754000                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.accesses::cpu15.data      1250321                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.accesses::total      1250321                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.missRate::cpu15.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMissLatency::cpu15.data 104637.289368                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMissLatency::total 104637.289368                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.mshrMisses::cpu15.data       148482                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMisses::total       148482                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMissLatency::cpu15.data  15462513000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissLatency::total  15462513000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissRate::cpu15.data     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.mshrMissRate::total     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMshrMissLatency::cpu15.data 104137.289368                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMshrMissLatency::total 104137.289368                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dcache.tags.tagsInUse        1009.051175                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dcache.tags.totalRefs            2600693                       # Total number of references to valid blocks. (Count)
system.cpu15.dcache.tags.sampledRefs           344112                       # Sample count of references to valid blocks. (Count)
system.cpu15.dcache.tags.avgRefs             7.557693                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dcache.tags.warmupTick         338787000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dcache.tags.occupancies::cpu15.data  1009.051175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.dcache.tags.avgOccs::cpu15.data     0.985402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.avgOccs::total      0.985402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu15.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.dcache.tags.tagAccesses          7414580                       # Number of tag accesses (Count)
system.cpu15.dcache.tags.dataAccesses         7414580                       # Number of data accesses (Count)
system.cpu15.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.decode.idleCycles                 513538                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles            65789312                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                 1977829                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles              763755                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                  174                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved            1246635                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             18315761                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu15.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.fetch.icacheStallCycles           838300                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                     10505426                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                   1969246                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches          1247121                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                    68206089                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                   424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles            5                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.cacheLines                  834761                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                  72                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples         69044608                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.265331                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           1.314602                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0               65711737     95.17%     95.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 456619      0.66%     95.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 139948      0.20%     96.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 185237      0.27%     96.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 699624      1.01%     97.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                  59985      0.09%     97.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                  95382      0.14%     97.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                 211842      0.31%     97.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                1484234      2.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total           69044608                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.028516                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.152126                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.icache.demandHits::cpu15.inst       834677                       # number of demand (read+write) hits (Count)
system.cpu15.icache.demandHits::total          834677                       # number of demand (read+write) hits (Count)
system.cpu15.icache.overallHits::cpu15.inst       834677                       # number of overall hits (Count)
system.cpu15.icache.overallHits::total         834677                       # number of overall hits (Count)
system.cpu15.icache.demandMisses::cpu15.inst           84                       # number of demand (read+write) misses (Count)
system.cpu15.icache.demandMisses::total            84                       # number of demand (read+write) misses (Count)
system.cpu15.icache.overallMisses::cpu15.inst           84                       # number of overall misses (Count)
system.cpu15.icache.overallMisses::total           84                       # number of overall misses (Count)
system.cpu15.icache.demandMissLatency::cpu15.inst      6588750                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.demandMissLatency::total      6588750                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.overallMissLatency::cpu15.inst      6588750                       # number of overall miss ticks (Tick)
system.cpu15.icache.overallMissLatency::total      6588750                       # number of overall miss ticks (Tick)
system.cpu15.icache.demandAccesses::cpu15.inst       834761                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.demandAccesses::total       834761                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::cpu15.inst       834761                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::total       834761                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.demandMissRate::cpu15.inst     0.000101                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.demandMissRate::total     0.000101                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.overallMissRate::cpu15.inst     0.000101                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.overallMissRate::total     0.000101                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.demandAvgMissLatency::cpu15.inst 78437.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.demandAvgMissLatency::total 78437.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::cpu15.inst 78437.500000                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::total 78437.500000                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.demandMshrHits::cpu15.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.overallMshrHits::cpu15.inst           21                       # number of overall MSHR hits (Count)
system.cpu15.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu15.icache.demandMshrMisses::cpu15.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::cpu15.inst           63                       # number of overall MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu15.icache.demandMshrMissLatency::cpu15.inst      5252000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissLatency::total      5252000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::cpu15.inst      5252000                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::total      5252000                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissRate::cpu15.inst     0.000075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.demandMshrMissRate::total     0.000075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::cpu15.inst     0.000075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::total     0.000075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.demandAvgMshrMissLatency::cpu15.inst 83365.079365                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.demandAvgMshrMissLatency::total 83365.079365                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::cpu15.inst 83365.079365                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::total 83365.079365                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.replacements                    0                       # number of replacements (Count)
system.cpu15.icache.ReadReq.hits::cpu15.inst       834677                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.hits::total        834677                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.misses::cpu15.inst           84                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.misses::total           84                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.missLatency::cpu15.inst      6588750                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.missLatency::total      6588750                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.accesses::cpu15.inst       834761                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.accesses::total       834761                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.missRate::cpu15.inst     0.000101                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.missRate::total     0.000101                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMissLatency::cpu15.inst 78437.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMissLatency::total 78437.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.mshrHits::cpu15.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrMisses::cpu15.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMissLatency::cpu15.inst      5252000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissLatency::total      5252000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissRate::cpu15.inst     0.000075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.mshrMissRate::total     0.000075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMshrMissLatency::cpu15.inst 83365.079365                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMshrMissLatency::total 83365.079365                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.icache.tags.tagsInUse          58.600078                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.icache.tags.totalRefs             834740                       # Total number of references to valid blocks. (Count)
system.cpu15.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu15.icache.tags.avgRefs         13249.841270                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.icache.tags.warmupTick         338768000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.icache.tags.occupancies::cpu15.inst    58.600078                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.icache.tags.avgOccs::cpu15.inst     0.114453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.avgOccs::total      0.114453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu15.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.icache.tags.tagAccesses          1669585                       # Number of tag accesses (Count)
system.cpu15.icache.tags.dataAccesses         1669585                       # Number of data accesses (Count)
system.cpu15.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                     174                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                    70354                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                9056301                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             18314173                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                  2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                2285193                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts               1250838                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  64                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                     415                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                9049612                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            5                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect          117                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                255                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               18310525                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              18310425                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                13173797                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                18862508                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.265148                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.698412                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu15.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                  1642                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 5                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                  474                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                16702                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          2283543                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           65.798153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         143.290690                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9              1095989     48.00%     48.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19              14707      0.64%     48.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29             329220     14.42%     63.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39             207663      9.09%     72.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49             122254      5.35%     77.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59              73147      3.20%     80.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69              33330      1.46%     82.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79              25739      1.13%     83.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89              21843      0.96%     84.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99              20802      0.91%     85.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109            18069      0.79%     85.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119            15522      0.68%     86.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129            15906      0.70%     87.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139            15423      0.68%     88.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149            15526      0.68%     88.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159            13743      0.60%     89.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169             5720      0.25%     89.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179             3484      0.15%     89.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189             3761      0.16%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199             3616      0.16%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209             2530      0.11%     90.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219             2135      0.09%     90.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229             1860      0.08%     90.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239             1759      0.08%     90.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249             1657      0.07%     90.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259             1391      0.06%     90.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269             4779      0.21%     90.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279             3342      0.15%     90.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289            11282      0.49%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299             5735      0.25%     91.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows         191609      8.39%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           2159                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            2283543                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               2284925                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses               1250510                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    3220                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                    2338                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                834763                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                      14                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::mean  10920060250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::min_value  10920060250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::max_value  10920060250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  17603057250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::CLK_GATED  10920060250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                  174                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 753592                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles              11866993                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 2469737                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles            53953833                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             18315079                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents              133015                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents               809760                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                  991                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents             53599337                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands          30446835                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  59269555                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               17659027                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                 6375487                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            30419079                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                  27627                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 3832650                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       86804473                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      36627050                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts               10494342                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 18298809                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                        69150958                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       19262349                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     193                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      19279735                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   111                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               16451                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            16904                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           69126799                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.278904                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.099737                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 63238728     91.48%     91.48% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  1601282      2.32%     93.80% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  1284050      1.86%     95.66% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   635886      0.92%     96.58% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   409176      0.59%     97.17% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   908174      1.31%     98.48% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   332194      0.48%     98.96% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   706515      1.02%     99.98% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    10794      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             69126799                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   2200      3.81%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     1      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     1      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      3.81% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            26409     45.73%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     49.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   173      0.30%     49.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   42      0.07%     49.91% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             4754      8.23%     58.14% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           24173     41.86%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          178      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     14019186     72.71%     72.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           18      0.00%     72.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          218      0.00%     72.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       562579      2.92%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           27      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           23      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           64      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           57      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           22      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     75.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       562514      2.92%     78.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       500000      2.59%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       801686      4.16%     85.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        63203      0.33%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      1582349      8.21%     93.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1187591      6.16%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      19279735                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.278806                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              57753                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.002996                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                96898254                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               13902477                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       13883288                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 10845879                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 5376523                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         5375531                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   13886710                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     5450600                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         19279440                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      2383997                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      295                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           3634756                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2125425                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     1250759                       # Number of stores executed (Count)
system.cpu2.numRate                          0.278802                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            131                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          24159                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1261295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   11046655                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     19246024                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              6.259900                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         6.259900                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.159747                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.159747                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  18562541                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                  8770209                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    6375604                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   4187905                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   10626327                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   6900643                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                  8386579                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       2364329                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      1251040                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        63103                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        62750                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2127122                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2126142                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              234                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             1325816                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                1325701                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999913                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    205                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            319                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             282                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           30                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          14751                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              180                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     69124767                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.278424                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.215187                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       64330753     93.06%     93.06% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        1342147      1.94%     95.01% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         293786      0.43%     95.43% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         569453      0.82%     96.26% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         513663      0.74%     97.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         702176      1.02%     98.01% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         129139      0.19%     98.20% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         681620      0.99%     99.19% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         562030      0.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     69124767                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            11046655                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              19246024                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    3613136                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      2362631                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   2123861                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   5375247                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   15821747                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           55      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     14007487     72.78%     72.78% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           18      0.00%     72.78% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          209      0.00%     72.78% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       562520      2.92%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       562500      2.92%     78.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       500000      2.60%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       800049      4.16%     85.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        62961      0.33%     85.71% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      1562582      8.12%     93.83% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1187544      6.17%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     19246024                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       562030                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu02.data      2302681                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          2302681                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu02.data      2302681                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         2302681                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu02.data      1311754                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        1311754                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu02.data      1311754                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       1311754                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu02.data  52285114750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  52285114750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu02.data  52285114750                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  52285114750                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu02.data      3614435                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      3614435                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu02.data      3614435                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      3614435                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu02.data     0.362921                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.362921                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu02.data     0.362921                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.362921                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu02.data 39858.932963                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 39858.932963                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu02.data 39858.932963                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 39858.932963                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs      3266505                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         3815                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs        66220                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     49.328073                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets   146.730769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       156181                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           156181                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu02.data       967578                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total       967578                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu02.data       967578                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total       967578                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu02.data       344176                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       344176                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu02.data       344176                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       344176                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu02.data  36903359250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  36903359250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu02.data  36903359250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  36903359250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu02.data     0.095223                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.095223                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu02.data     0.095223                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.095223                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu02.data 107222.349176                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 107222.349176                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu02.data 107222.349176                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 107222.349176                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                343046                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu02.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu02.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu02.data      1507750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1507750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu02.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu02.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu02.data 35898.809524                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 35898.809524                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu02.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu02.data      3060500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      3060500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu02.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu02.data 72869.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 72869.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu02.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu02.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu02.data      1200701                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        1200701                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu02.data      1163273                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      1163273                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu02.data  36801677500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  36801677500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu02.data      2363974                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      2363974                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu02.data     0.492084                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.492084                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu02.data 31636.320537                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 31636.320537                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu02.data       967578                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total       967578                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu02.data       195695                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       195695                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu02.data  21494162500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  21494162500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu02.data     0.082782                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.082782                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu02.data 109835.011114                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 109835.011114                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu02.data      1101980                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       1101980                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu02.data       148481                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       148481                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu02.data  15483437250                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  15483437250                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu02.data      1250461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      1250461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu02.data     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu02.data 104278.912790                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 104278.912790                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu02.data       148481                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       148481                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu02.data  15409196750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  15409196750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu02.data     0.118741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu02.data 103778.912790                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 103778.912790                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1009.576877                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             2646946                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            344212                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              7.689871                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          315422000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu02.data  1009.576877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu02.data     0.985915                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.985915                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses           7573258                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses          7573258                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  577405                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             65610022                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  2216980                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               722184                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   208                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1325473                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   55                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              19264226                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  305                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles            922118                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      11058579                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2127122                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           1325943                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     68204344                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    524                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                   914231                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   94                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          69126799                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.278744                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.344509                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                65593135     94.89%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  503847      0.73%     95.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  139550      0.20%     95.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  212834      0.31%     96.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  752574      1.09%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   66168      0.10%     97.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   76859      0.11%     97.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  209688      0.30%     97.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1572144      2.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            69126799                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.030761                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.159919                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu02.inst       914076                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           914076                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu02.inst       914076                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          914076                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu02.inst          155                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            155                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu02.inst          155                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           155                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu02.inst     12003750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     12003750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu02.inst     12003750                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     12003750                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu02.inst       914231                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       914231                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu02.inst       914231                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       914231                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu02.inst     0.000170                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000170                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu02.inst     0.000170                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000170                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu02.inst 77443.548387                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 77443.548387                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu02.inst 77443.548387                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 77443.548387                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu02.inst           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           31                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu02.inst           31                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           31                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu02.inst          124                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          124                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu02.inst          124                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          124                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu02.inst     10492000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     10492000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu02.inst     10492000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     10492000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu02.inst     0.000136                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000136                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu02.inst     0.000136                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000136                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu02.inst 84612.903226                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 84612.903226                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu02.inst 84612.903226                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 84612.903226                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     1                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu02.inst       914076                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         914076                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu02.inst          155                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          155                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu02.inst     12003750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     12003750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu02.inst       914231                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       914231                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu02.inst     0.000170                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000170                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu02.inst 77443.548387                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 77443.548387                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu02.inst           31                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           31                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu02.inst          124                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          124                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu02.inst     10492000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     10492000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu02.inst     0.000136                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000136                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu02.inst 84612.903226                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 84612.903226                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          117.853572                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs              914200                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               124                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           7372.580645                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          315408000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu02.inst   117.853572                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu02.inst     0.230183                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.230183                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          123                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          123                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.240234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           1828586                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          1828586                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      208                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                     77379                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                12117138                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              19262542                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  16                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 2364329                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                1251040                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   71                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      408                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                12107982                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             8                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 296                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                19258915                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               19258819                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 13881939                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 19785539                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.278504                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.701620                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         76                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   1690                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  8                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   535                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 17889                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2362631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            65.503188                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          142.918153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1144822     48.46%     48.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               13222      0.56%     49.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              345730     14.63%     63.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              202462      8.57%     72.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              122347      5.18%     77.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               75470      3.19%     80.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               33914      1.44%     82.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               25906      1.10%     83.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               22026      0.93%     84.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               21244      0.90%     84.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             18771      0.79%     85.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             17284      0.73%     86.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             16984      0.72%     87.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             17035      0.72%     87.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             17292      0.73%     88.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             15106      0.64%     89.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              6403      0.27%     89.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              4002      0.17%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189              3895      0.16%     89.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              3895      0.16%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209              3329      0.14%     90.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              2712      0.11%     90.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229              2440      0.10%     90.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239              2333      0.10%     90.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              1825      0.08%     90.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259              1709      0.07%     90.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269              5124      0.22%     90.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279              3131      0.13%     91.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             11803      0.50%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299              6154      0.26%     91.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          194261      8.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2362631                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2364103                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                1250759                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3221                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 914240                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  10920054250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  10920054250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  10920054250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  17603063250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  10920054250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   208                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  828376                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               14962459                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           714                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  2654542                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             50680500                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              19263402                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               133139                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                547781                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1844                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              50311673                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           32342855                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   62588736                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                18528999                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  6376282                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             32312886                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   29840                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  3826382                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        87823226                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       38523774                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                11046655                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  19246024                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                        69143654                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       19154631                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      19169571                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    84                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               16455                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            17058                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           69121500                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.277332                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.094673                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 63253964     91.51%     91.51% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  1595543      2.31%     93.82% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  1268459      1.84%     95.65% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   642735      0.93%     96.58% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   432931      0.63%     97.21% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   905135      1.31%     98.52% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   318245      0.46%     98.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   693868      1.00%     99.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    10620      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             69121500                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2191      4.06%      4.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      4.06% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     2      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     3      0.01%      4.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      4.07% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            25129     46.58%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     50.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   172      0.32%     50.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   36      0.07%     51.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             1496      2.77%     53.81% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           24916     46.19%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          171      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     13920454     72.62%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           18      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          222      0.00%     72.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       562573      2.93%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           16      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           26      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           50      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           60      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           25      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     75.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       562502      2.93%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       500001      2.61%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       792692      4.14%     85.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        63188      0.33%     85.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      1580002      8.24%     93.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      1187571      6.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      19169571                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.277243                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              53945                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.002814                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                96677401                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               13794613                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       13775555                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 10837270                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 5376665                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         5375466                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   13778940                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     5444405                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         19169268                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      2372648                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      303                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           3623379                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2107468                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     1250731                       # Number of stores executed (Count)
system.cpu3.numRate                          0.277238                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            127                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          22154                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1268183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   10983820                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     19138296                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              6.295046                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         6.295046                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.158855                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.158855                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  18459044                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                  8707346                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    6375520                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   4187861                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   10536601                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   6846803                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                  8339310                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       2355396                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      1251023                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        63089                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        62741                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2109143                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2108163                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              222                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             1316826                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                1316725                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999923                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    204                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            319                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             283                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           28                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          14781                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              168                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     69119487                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.276887                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.212021                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       64353678     93.10%     93.10% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        1333253      1.93%     95.03% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         292436      0.42%     95.46% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         566213      0.82%     96.28% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         507690      0.73%     97.01% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         700913      1.01%     98.02% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         127232      0.18%     98.21% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         681761      0.99%     99.20% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         556311      0.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     69119487                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            10983820                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              19138296                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    3604160                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      2353655                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   2105919                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   5375217                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   15723015                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           50      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     13908758     72.68%     72.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           18      0.00%     72.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          213      0.00%     72.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       562519      2.94%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           12      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           14      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           24      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           12      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     75.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       562500      2.94%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.56% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       500000      2.61%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       791079      4.13%     85.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        62961      0.33%     85.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      1562576      8.16%     93.79% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      1187544      6.21%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     19138296                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       556311                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu03.data      2312436                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          2312436                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu03.data      2312436                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         2312436                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu03.data      1293065                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        1293065                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu03.data      1293065                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       1293065                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu03.data  51678430250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  51678430250                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu03.data  51678430250                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  51678430250                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu03.data      3605501                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      3605501                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu03.data      3605501                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      3605501                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu03.data     0.358637                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.358637                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu03.data     0.358637                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.358637                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu03.data 39965.841044                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 39965.841044                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu03.data 39965.841044                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 39965.841044                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs      2916486                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         3416                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        63293                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     46.079124                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   131.384615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       156180                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           156180                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu03.data       948911                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       948911                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu03.data       948911                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       948911                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu03.data       344154                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       344154                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu03.data       344154                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       344154                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu03.data  36863557500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  36863557500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu03.data  36863557500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  36863557500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu03.data     0.095452                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.095452                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu03.data     0.095452                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.095452                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu03.data 107113.552363                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 107113.552363                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu03.data 107113.552363                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 107113.552363                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                343025                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu03.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu03.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu03.data      1392750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1392750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu03.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu03.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu03.data 33160.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 33160.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu03.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu03.data      2830500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      2830500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu03.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu03.data 67392.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 67392.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu03.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu03.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu03.data      1210455                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        1210455                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu03.data      1144585                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      1144585                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu03.data  36186991250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  36186991250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu03.data      2355040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      2355040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu03.data     0.486015                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.486015                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu03.data 31615.818179                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 31615.818179                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu03.data       948911                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       948911                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu03.data       195674                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       195674                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu03.data  21446358500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  21446358500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu03.data     0.083087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.083087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu03.data 109602.494455                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 109602.494455                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu03.data      1101981                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       1101981                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu03.data       148480                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       148480                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu03.data  15491439000                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  15491439000                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu03.data      1250461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      1250461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu03.data     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu03.data 104333.506196                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 104333.506196                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu03.data       148480                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       148480                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu03.data  15417199000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  15417199000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu03.data     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu03.data 103833.506196                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 103833.506196                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1009.251387                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             2656678                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            344192                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              7.718593                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          317132000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu03.data  1009.251387                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu03.data     0.985597                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.985597                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           7555370                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          7555370                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                  577176                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             65629564                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  2171618                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               742948                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   194                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1316511                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   55                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              19156388                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  308                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles            909228                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      10995681                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2109143                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           1316965                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     68211944                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    496                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                   900892                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   83                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          69121500                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.277201                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.341321                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                65613721     94.93%     94.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  491689      0.71%     95.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  147763      0.21%     95.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  213089      0.31%     96.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  734722      1.06%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   60413      0.09%     97.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   86522      0.13%     97.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  214647      0.31%     97.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1558934      2.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            69121500                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.030504                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.159027                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu03.inst       900755                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total           900755                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu03.inst       900755                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total          900755                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu03.inst          137                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            137                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu03.inst          137                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           137                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu03.inst     10891000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     10891000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu03.inst     10891000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     10891000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu03.inst       900892                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total       900892                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu03.inst       900892                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total       900892                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu03.inst     0.000152                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000152                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu03.inst     0.000152                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000152                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu03.inst 79496.350365                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 79496.350365                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu03.inst 79496.350365                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 79496.350365                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          116                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs            58                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu03.inst           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu03.inst           20                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           20                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu03.inst          117                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          117                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu03.inst          117                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          117                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu03.inst      9960500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      9960500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu03.inst      9960500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      9960500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu03.inst     0.000130                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000130                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu03.inst     0.000130                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000130                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu03.inst 85132.478632                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 85132.478632                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu03.inst 85132.478632                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 85132.478632                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu03.inst       900755                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total         900755                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu03.inst          137                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          137                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu03.inst     10891000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     10891000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu03.inst       900892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total       900892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu03.inst     0.000152                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000152                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu03.inst 79496.350365                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 79496.350365                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu03.inst           20                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           20                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu03.inst          117                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          117                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu03.inst      9960500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      9960500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu03.inst     0.000130                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000130                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu03.inst 85132.478632                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 85132.478632                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          110.927070                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs              900872                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               117                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           7699.760684                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          317113000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu03.inst   110.927070                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu03.inst     0.216654                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.216654                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          116                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          116                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.226562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           1801901                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          1801901                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      194                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     75712                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 9453040                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              19154818                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 2355396                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                1251023                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   69                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      426                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                 9445573                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 279                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                19151116                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               19151021                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 13807061                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 19676360                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.276974                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.701708                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         77                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1733                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   518                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 16312                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2353655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            64.636495                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          142.075609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1154292     49.04%     49.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               13951      0.59%     49.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              328201     13.94%     63.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              206512      8.77%     72.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              120291      5.11%     77.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               76484      3.25%     80.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               33916      1.44%     82.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               26936      1.14%     83.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               22298      0.95%     84.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               21793      0.93%     85.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             18655      0.79%     85.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             17682      0.75%     86.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             17120      0.73%     87.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             17013      0.72%     88.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             17617      0.75%     88.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             15205      0.65%     89.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              6352      0.27%     89.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              4211      0.18%     90.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189              3822      0.16%     90.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              3588      0.15%     90.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209              2852      0.12%     90.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              2566      0.11%     90.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229              2302      0.10%     90.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239              1991      0.08%     90.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              1546      0.07%     90.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259              1339      0.06%     90.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269              4660      0.20%     91.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279              3189      0.14%     91.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             11137      0.47%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299              5658      0.24%     91.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          190476      8.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2170                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2353655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                2355171                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                1250731                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3221                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 900901                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  10920158250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  10920158250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  10920158250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  17602959250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  10920158250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   194                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  816077                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               12278178                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           714                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  2643768                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             53382569                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              19155677                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               133059                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                796485                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  1814                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              53024577                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           32127354                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   62211810                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                18430344                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  6376307                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             32097409                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   29816                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  3777953                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        87715980                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       38308357                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                10983820                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  19138296                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                        69135334                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       18393244                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     188                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      18406628                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    82                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               15402                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            15780                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 59                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           69120978                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.266296                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.078519                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 63538724     91.92%     91.92% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  1507405      2.18%     94.10% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  1198591      1.73%     95.84% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   575621      0.83%     96.67% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   422308      0.61%     97.28% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   909566      1.32%     98.60% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   251986      0.36%     98.96% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   708016      1.02%     99.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                     8761      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             69120978                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2145      4.09%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      4.09% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            23709     45.22%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     49.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   165      0.31%     49.63% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   33      0.06%     49.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             2914      5.56%     55.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           23463     44.75%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          152      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     13223366     71.84%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           18      0.00%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          204      0.00%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       562553      3.06%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       562514      3.06%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       500000      2.72%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       729255      3.96%     84.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite        63019      0.34%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      1578019      8.57%     93.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      1187528      6.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      18406628                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.266241                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              52429                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.002848                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                95155408                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               13033366                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       13014751                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 10831337                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 5375474                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         5375140                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   13018193                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     5440712                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         18406369                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      2307239                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      259                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           3557763                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       1980840                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     1250524                       # Number of stores executed (Count)
system.cpu4.numRate                          0.266237                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             75                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          14356                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1276623                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   10540512                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     18377963                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              6.559011                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         6.559011                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.152462                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.152462                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  17756877                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                  8263098                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    6375092                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   4187613                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                    9903046                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   6466705                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                  8020434                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       2291750                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      1250808                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads        63106                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores        62762                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                1982488                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          1981506                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              185                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1253609                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                1253514                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999924                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    206                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            320                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             284                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts          13748                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              149                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples     69119120                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.265888                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.199773                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       64650914     93.54%     93.54% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        1228126      1.78%     95.31% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         294876      0.43%     95.74% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         436200      0.63%     96.37% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         441225      0.64%     97.01% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         704613      1.02%     98.03% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         128244      0.19%     98.21% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         685320      0.99%     99.20% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         549602      0.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     69119120                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            10540512                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              18377963                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    3540502                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      2290140                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   1979332                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   15025974                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     13212195     71.89%     71.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           18      0.00%     71.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          198      0.00%     71.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       562510      3.06%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     74.95% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       562500      3.06%     78.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       500000      2.72%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.74% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       727622      3.96%     84.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite        62854      0.34%     85.04% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      1562518      8.50%     93.54% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1187508      6.46%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     18377963                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       549602                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu04.data      2279126                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          2279126                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu04.data      2279126                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         2279126                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu04.data      1262602                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        1262602                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu04.data      1262602                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       1262602                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu04.data  50206012748                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total  50206012748                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu04.data  50206012748                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total  50206012748                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu04.data      3541728                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      3541728                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu04.data      3541728                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      3541728                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu04.data     0.356493                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.356493                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu04.data     0.356493                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.356493                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu04.data 39763.926200                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 39763.926200                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu04.data 39763.926200                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 39763.926200                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs      2658457                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets         3617                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs        59829                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     44.434254                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets   133.962963                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       156164                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           156164                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu04.data       918504                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total       918504                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu04.data       918504                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total       918504                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu04.data       344098                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       344098                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu04.data       344098                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       344098                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu04.data  36779996748                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  36779996748                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu04.data  36779996748                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  36779996748                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu04.data     0.097155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.097155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu04.data     0.097155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.097155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu04.data 106888.144505                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 106888.144505                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu04.data 106888.144505                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 106888.144505                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                342968                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu04.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu04.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu04.data      1607000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      1607000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu04.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu04.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu04.data 38261.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 38261.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu04.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu04.data      3267750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      3267750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu04.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu04.data 77803.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 77803.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu04.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu04.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu04.data      1177270                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        1177270                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu04.data      1114139                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      1114139                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu04.data  34632362500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  34632362500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu04.data      2291409                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      2291409                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu04.data     0.486224                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.486224                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu04.data 31084.418102                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 31084.418102                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu04.data       918504                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total       918504                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu04.data       195635                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       195635                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu04.data  21280578000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  21280578000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu04.data     0.085378                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.085378                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu04.data 108776.946865                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 108776.946865                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu04.data      1101856                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       1101856                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu04.data       148463                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       148463                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu04.data  15573650248                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  15573650248                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu04.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu04.data     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu04.data 104899.202145                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 104899.202145                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu04.data       148463                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       148463                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu04.data  15499418748                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  15499418748                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu04.data     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu04.data 104399.202145                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 104399.202145                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1009.048685                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             2623311                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            344136                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              7.622890                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          319242000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu04.data  1009.048685                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu04.data     0.985399                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.985399                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses           7427764                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses          7427764                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                  428695                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             65970476                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  1997411                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               724219                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   177                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1253266                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              18394939                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles            771660                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      10551710                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    1982488                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1253756                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     68349000                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    430                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles          100                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                   768496                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   64                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          69120978                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.266186                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.317681                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                65802592     95.20%     95.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  433434      0.63%     95.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  141830      0.21%     96.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  135338      0.20%     96.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  749658      1.08%     97.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   71190      0.10%     97.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                   83178      0.12%     97.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  207792      0.30%     97.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1495966      2.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            69120978                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.028675                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.152624                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu04.inst       768418                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total           768418                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu04.inst       768418                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total          768418                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu04.inst           78                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             78                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu04.inst           78                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            78                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu04.inst      6662750                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      6662750                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu04.inst      6662750                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      6662750                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu04.inst       768496                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total       768496                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu04.inst       768496                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total       768496                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu04.inst     0.000101                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000101                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu04.inst     0.000101                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000101                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu04.inst 85419.871795                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 85419.871795                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu04.inst 85419.871795                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 85419.871795                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu04.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu04.inst           15                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu04.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu04.inst           63                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu04.inst      5719750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      5719750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu04.inst      5719750                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      5719750                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu04.inst     0.000082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu04.inst     0.000082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu04.inst 90789.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 90789.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu04.inst 90789.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 90789.682540                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu04.inst       768418                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total         768418                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu04.inst           78                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           78                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu04.inst      6662750                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      6662750                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu04.inst       768496                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total       768496                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu04.inst     0.000101                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000101                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu04.inst 85419.871795                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 85419.871795                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu04.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu04.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu04.inst      5719750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      5719750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu04.inst     0.000082                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000082                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu04.inst 90789.682540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 90789.682540                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           57.818755                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs              768481                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          12198.111111                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          319223000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu04.inst    57.818755                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu04.inst     0.112927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.112927                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           1537055                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          1537055                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      177                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                     63837                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                11568767                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              18393432                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 2291750                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                1250808                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   63                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      348                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                11560988                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 266                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                18389985                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               18389891                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 13232164                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 18962219                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.265998                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.697817                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1602                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   446                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 14404                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           2290140                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            63.561763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          141.396107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1123546     49.06%     49.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               14232      0.62%     49.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              340663     14.88%     64.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              199338      8.70%     73.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              125208      5.47%     78.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               75240      3.29%     82.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               30899      1.35%     83.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               22806      1.00%     84.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               19349      0.84%     85.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               18417      0.80%     86.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             15322      0.67%     86.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             14224      0.62%     87.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             14832      0.65%     87.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             13793      0.60%     88.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             13767      0.60%     89.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             11727      0.51%     89.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169              4628      0.20%     89.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179              2860      0.12%     89.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189              3219      0.14%     90.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199              2950      0.13%     90.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209              2195      0.10%     90.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219              1883      0.08%     90.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229              1542      0.07%     90.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239              1389      0.06%     90.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              1176      0.05%     90.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259              1120      0.05%     90.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269              4598      0.20%     90.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279              2721      0.12%     90.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             11823      0.52%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299              5747      0.25%     91.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          188926      8.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2281                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             2290140                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                2291507                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                1250524                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     3202                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                 768511                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  10920128250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  10920128250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  10920128250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  17602989250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  10920128250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   177                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                  682227                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               14376847                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  2434912                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             51626536                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              18394184                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               133226                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                637840                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  1237                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              51257753                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           30605195                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   59546460                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                17731442                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  6375274                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             30577385                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   27681                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  3839302                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        86960930                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       36785468                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                10540512                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  18377963                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                        69127291                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       19113044                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     204                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      19127446                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    78                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               16051                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            19453                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 75                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples           69109786                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.276769                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.096091                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 63276578     91.56%     91.56% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  1590333      2.30%     93.86% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  1256185      1.82%     95.68% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   622020      0.90%     96.58% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   420833      0.61%     97.19% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   909988      1.32%     98.50% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   320775      0.46%     98.97% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   703831      1.02%     99.99% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                     9243      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total             69109786                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   2094      3.99%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      3.99% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            25120     47.84%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     51.83% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   130      0.25%     52.08% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   26      0.05%     52.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             1494      2.85%     54.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           23642     45.03%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          154      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     13882605     72.58%     72.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           18      0.00%     72.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          204      0.00%     72.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       562558      2.94%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       562501      2.94%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       500000      2.61%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       789056      4.13%     85.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite        63034      0.33%     85.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      1579801      8.26%     93.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      1187515      6.21%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      19127446                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.276699                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              52506                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.002745                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                96582195                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               13753568                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       13733871                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 10835067                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 5375736                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         5375113                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   13737136                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     5442662                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         19127138                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      2368806                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      308                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           3619330                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2100606                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     1250524                       # Number of stores executed (Count)
system.cpu5.numRate                          0.276694                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             77                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          17505                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1283855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   10960077                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     19097191                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              6.307190                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         6.307190                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.158549                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.158549                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  18419212                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                  8682769                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    6375062                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   4187599                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   10501800                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   6825943                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                  8321659                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       2351796                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      1250891                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads        63137                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores        62778                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2102443                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2101449                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              187                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             1313576                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                1313478                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999925                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    213                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            307                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             271                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts          14481                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              149                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples     69107857                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.276339                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.211096                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       64351460     93.12%     93.12% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        1333661      1.93%     95.05% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         295625      0.43%     95.48% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         556428      0.81%     96.28% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         505726      0.73%     97.01% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         700576      1.01%     98.03% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         129339      0.19%     98.21% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         679158      0.98%     99.20% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         555884      0.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total     69107857                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            10960077                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              19097191                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    3600461                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      2350083                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   2099194                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   15685267                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     13871468     72.64%     72.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           18      0.00%     72.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          198      0.00%     72.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       562510      2.95%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       562500      2.95%     78.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.53% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       500000      2.62%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       787565      4.12%     85.27% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite        62870      0.33%     85.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      1562518      8.18%     93.78% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1187508      6.22%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     19097191                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       555884                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu05.data      2314420                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          2314420                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu05.data      2314420                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         2314420                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu05.data      1287221                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        1287221                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu05.data      1287221                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       1287221                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu05.data  50337139500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total  50337139500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu05.data  50337139500                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total  50337139500                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu05.data      3601641                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      3601641                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu05.data      3601641                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      3601641                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu05.data     0.357398                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.357398                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu05.data     0.357398                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.357398                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu05.data 39105.281455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 39105.281455                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu05.data 39105.281455                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 39105.281455                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs      2683294                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets         2948                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs        62868                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     42.681396                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets   113.384615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       156167                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           156167                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu05.data       943134                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total       943134                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu05.data       943134                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total       943134                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu05.data       344087                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       344087                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu05.data       344087                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       344087                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu05.data  36647925000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  36647925000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu05.data  36647925000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  36647925000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu05.data     0.095536                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.095536                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu05.data     0.095536                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.095536                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu05.data 106507.729150                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 106507.729150                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu05.data 106507.729150                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 106507.729150                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                342953                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu05.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu05.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu05.data      1980000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1980000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu05.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu05.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu05.data 47142.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 47142.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu05.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu05.data      4035500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      4035500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu05.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu05.data 96083.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 96083.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu05.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu05.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu05.data      1212555                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        1212555                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu05.data      1138751                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      1138751                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu05.data  34844023000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  34844023000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu05.data      2351306                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      2351306                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu05.data     0.484306                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.484306                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu05.data 30598.456555                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 30598.456555                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu05.data       943134                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total       943134                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu05.data       195617                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       195617                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu05.data  21229043500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  21229043500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu05.data     0.083195                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.083195                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu05.data 108523.510227                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 108523.510227                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu05.data      1101865                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       1101865                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu05.data       148470                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       148470                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu05.data  15493116500                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  15493116500                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu05.data      1250335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      1250335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu05.data     0.118744                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118744                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu05.data 104351.832020                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 104351.832020                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu05.data       148470                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       148470                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu05.data  15418881500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  15418881500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu05.data     0.118744                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118744                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu05.data 103851.832020                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 103851.832020                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1009.358579                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             2658593                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            344122                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              7.725728                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          321059000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu05.data  1009.358579                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu05.data     0.985702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.985702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses           7547576                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses          7547576                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                  562364                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             65642291                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  2170697                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               734254                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   180                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1313218                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              19114849                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles            898138                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      10971736                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2102443                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           1313727                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                     68211353                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    436                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                   895102                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples          69109786                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.276649                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.340272                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                65611479     94.94%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  494807      0.72%     95.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  143999      0.21%     95.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  197664      0.29%     96.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  743174      1.08%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   69888      0.10%     97.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                   79481      0.12%     97.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  210046      0.30%     97.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1559248      2.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total            69109786                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.030414                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.158718                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu05.inst       895025                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total           895025                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu05.inst       895025                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total          895025                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu05.inst           77                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             77                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu05.inst           77                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            77                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu05.inst      7244000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      7244000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu05.inst      7244000                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      7244000                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu05.inst       895102                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total       895102                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu05.inst       895102                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total       895102                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu05.inst     0.000086                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000086                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu05.inst     0.000086                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000086                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu05.inst 94077.922078                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 94077.922078                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu05.inst 94077.922078                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 94077.922078                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu05.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu05.inst           14                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu05.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu05.inst           63                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu05.inst      6331000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      6331000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu05.inst      6331000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      6331000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu05.inst     0.000070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000070                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu05.inst     0.000070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000070                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu05.inst 100492.063492                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 100492.063492                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu05.inst 100492.063492                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 100492.063492                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu05.inst       895025                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total         895025                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu05.inst           77                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu05.inst      7244000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      7244000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu05.inst       895102                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total       895102                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu05.inst     0.000086                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000086                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu05.inst 94077.922078                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 94077.922078                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu05.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu05.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu05.inst      6331000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      6331000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu05.inst     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu05.inst 100492.063492                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 100492.063492                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           58.269956                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs              895088                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          14207.746032                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          321040000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu05.inst    58.269956                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu05.inst     0.113809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.113809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           1790267                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          1790267                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      180                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                     71822                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                 9787301                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              19113248                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 2351796                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                1250891                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   69                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      371                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                 9780441                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           133                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 260                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                19109085                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               19108984                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 13785033                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 19644123                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.276432                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.701738                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         44                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1713                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   513                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 16067                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           2350083                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            62.427063                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          139.318085                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1155659     49.18%     49.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               14610      0.62%     49.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              342890     14.59%     64.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              211146      8.98%     73.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49              126724      5.39%     78.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               79774      3.39%     82.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               34471      1.47%     83.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               25273      1.08%     84.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               20256      0.86%     85.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               19264      0.82%     86.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             16660      0.71%     87.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             15465      0.66%     87.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             14025      0.60%     88.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             12846      0.55%     88.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             12599      0.54%     89.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             10790      0.46%     89.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              4855      0.21%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179              3142      0.13%     90.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189              2846      0.12%     90.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199              2540      0.11%     90.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209              2055      0.09%     90.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              1846      0.08%     90.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229              1767      0.08%     90.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239              1623      0.07%     90.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              1409      0.06%     90.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259              1380      0.06%     90.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269              4596      0.20%     91.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279              2688      0.11%     91.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             11860      0.50%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299              5631      0.24%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          189393      8.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2357                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             2350083                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                2351411                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                1250524                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     3203                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 895114                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  10920331000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  10920331000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  10920331000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  17602786500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  10920331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   180                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  806507                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               12605862                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  2629076                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             53067882                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              19114144                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               133039                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                758710                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  2790                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              52704541                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           32044543                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   62065744                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                18391645                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  6375481                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             32015805                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   28729                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  3777911                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        87663307                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       38225300                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                10960077                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  19097191                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        69120490                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       19064453                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     202                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      19080296                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    79                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               15328                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            16026                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 73                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           69104763                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.276107                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.092212                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 63247273     91.52%     91.52% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  1596306      2.31%     93.83% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  1291862      1.87%     95.70% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   634827      0.92%     96.62% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   416385      0.60%     97.22% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   904365      1.31%     98.53% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   300019      0.43%     98.97% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   701502      1.02%     99.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    12224      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             69104763                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2097      3.72%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      3.72% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            25498     45.28%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     49.01% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   150      0.27%     49.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   29      0.05%     49.33% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             5977     10.62%     59.94% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           22555     40.06%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          148      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     13838682     72.53%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           18      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          201      0.00%     72.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       562535      2.95%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     75.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       562501      2.95%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       500000      2.62%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       785157      4.12%     85.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite        63041      0.33%     85.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      1580498      8.28%     93.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      1187515      6.22%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      19080296                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.276044                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              56306                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.002951                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                96481588                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               13704658                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       13686018                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 10840152                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 5375330                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         5375083                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   13689363                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     5447091                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         19080042                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      2365629                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      254                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           3616150                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2092720                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     1250521                       # Number of stores executed (Count)
system.cpu6.numRate                          0.276040                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             81                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          15727                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1291299                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   10932078                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     19049219                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              6.322722                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         6.322722                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.158160                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.158160                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  18377010                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                  8654681                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    6375039                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   4187569                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   10462327                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   6802245                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                  8302585                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       2347685                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      1250848                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        63105                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores        62788                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2094380                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2093379                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              191                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             1309457                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                1309389                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999948                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    213                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            321                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             284                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts          13686                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              152                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples     69102930                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.275664                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.208244                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       64342740     93.11%     93.11% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        1336740      1.93%     95.05% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         303917      0.44%     95.49% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         560782      0.81%     96.30% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         502952      0.73%     97.03% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         697293      1.01%     98.03% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         134157      0.19%     98.23% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         675708      0.98%     99.21% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         548641      0.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     69102930                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            10932078                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              19049219                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    3596440                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      2346078                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   2091208                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   15641292                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     13827513     72.59%     72.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           18      0.00%     72.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          198      0.00%     72.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       562510      2.95%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       562500      2.95%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.50% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       500000      2.62%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       783560      4.11%     85.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite        62854      0.33%     85.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      1562518      8.20%     93.77% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      1187508      6.23%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     19049219                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       548641                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu06.data      2301182                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          2301182                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu06.data      2301182                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         2301182                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu06.data      1296462                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        1296462                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu06.data      1296462                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       1296462                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu06.data  51004797747                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total  51004797747                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu06.data  51004797747                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total  51004797747                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu06.data      3597644                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      3597644                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu06.data      3597644                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      3597644                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu06.data     0.360364                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.360364                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu06.data     0.360364                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.360364                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu06.data 39341.529290                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 39341.529290                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu06.data 39341.529290                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 39341.529290                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs      2966991                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets         2652                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs        64525                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     45.982038                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets          102                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       156164                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           156164                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu06.data       952364                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total       952364                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu06.data       952364                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total       952364                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu06.data       344098                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       344098                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu06.data       344098                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       344098                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu06.data  36745137997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  36745137997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu06.data  36745137997                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  36745137997                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu06.data     0.095645                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.095645                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu06.data     0.095645                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.095645                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu06.data 106786.839787                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 106786.839787                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu06.data 106786.839787                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 106786.839787                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                342971                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu06.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu06.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu06.data      1256250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1256250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu06.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu06.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu06.data 29910.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 29910.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu06.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu06.data      2574000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      2574000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu06.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu06.data 61285.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 61285.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu06.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu06.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu06.data      1199326                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        1199326                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu06.data      1147999                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      1147999                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu06.data  35508910250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  35508910250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu06.data      2347325                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      2347325                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu06.data     0.489067                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.489067                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu06.data 30931.133433                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 30931.133433                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu06.data       952364                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total       952364                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu06.data       195635                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       195635                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu06.data  21323482000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  21323482000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu06.data     0.083344                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.083344                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu06.data 108996.253227                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 108996.253227                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu06.data      1101856                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       1101856                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu06.data       148463                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       148463                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu06.data  15495887497                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  15495887497                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu06.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu06.data     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu06.data 104375.416750                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 104375.416750                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu06.data       148463                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       148463                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu06.data  15421655997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  15421655997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu06.data     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu06.data 103875.416750                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 103875.416750                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1008.983653                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             2645367                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            344136                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              7.686981                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          322911000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu06.data  1008.983653                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu06.data     0.985336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.985336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses           7539596                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses          7539596                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                  569565                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             65639534                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  2138953                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               756531                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   180                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1309156                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   40                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              19066209                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles            895652                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      10943383                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2094380                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           1309639                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     68208815                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    438                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                   892458                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   63                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          69104763                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.275963                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.337046                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                65614929     94.95%     94.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  483431      0.70%     95.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  135683      0.20%     95.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  206398      0.30%     96.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  755840      1.09%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   71882      0.10%     97.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                   85952      0.12%     97.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  207278      0.30%     97.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1543370      2.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            69104763                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.030300                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.158323                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu06.inst       892377                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total           892377                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu06.inst       892377                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total          892377                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu06.inst           81                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             81                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu06.inst           81                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            81                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu06.inst      7225000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      7225000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu06.inst      7225000                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      7225000                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu06.inst       892458                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total       892458                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu06.inst       892458                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total       892458                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu06.inst     0.000091                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000091                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu06.inst     0.000091                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000091                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu06.inst 89197.530864                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 89197.530864                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu06.inst 89197.530864                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 89197.530864                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu06.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu06.inst           16                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu06.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu06.inst           65                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu06.inst      6135750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      6135750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu06.inst      6135750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      6135750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu06.inst     0.000073                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000073                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu06.inst     0.000073                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000073                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu06.inst 94396.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 94396.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu06.inst 94396.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 94396.153846                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu06.inst       892377                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total         892377                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu06.inst           81                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu06.inst      7225000                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      7225000                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu06.inst       892458                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total       892458                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu06.inst     0.000091                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000091                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu06.inst 89197.530864                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 89197.530864                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu06.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu06.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu06.inst      6135750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      6135750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu06.inst     0.000073                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000073                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu06.inst 94396.153846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 94396.153846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           60.491851                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs              892442                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                65                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          13729.876923                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          322892000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu06.inst    60.491851                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu06.inst     0.118148                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.118148                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           1784981                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          1784981                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      180                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                     68196                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                12556092                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              19064655                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 2347685                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                1250848                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   68                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      459                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                12546020                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 274                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                19061208                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               19061101                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 13716829                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 19550423                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.275766                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.701613                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         32                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1596                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   486                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 16758                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           2346078                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            63.666403                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          140.647023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1143909     48.76%     48.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               12896      0.55%     49.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              348408     14.85%     64.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              203769      8.69%     72.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49              125494      5.35%     78.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               75093      3.20%     81.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               34160      1.46%     82.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               26334      1.12%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               22174      0.95%     84.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               21190      0.90%     85.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             17994      0.77%     86.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             16109      0.69%     87.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             15500      0.66%     87.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             15511      0.66%     88.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             14562      0.62%     89.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             11761      0.50%     89.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169              5658      0.24%     89.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179              3465      0.15%     90.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189              3143      0.13%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199              2879      0.12%     90.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209              2453      0.10%     90.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219              2096      0.09%     90.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229              1941      0.08%     90.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239              1766      0.08%     90.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249              1476      0.06%     90.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259              1335      0.06%     90.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269              4654      0.20%     91.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279              3353      0.14%     91.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             10917      0.47%     91.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299              5814      0.25%     91.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          190264      8.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             2346078                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                2347420                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                1250521                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     3202                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 892470                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  10920170250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  10920170250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  10920170250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  17602947250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  10920170250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   180                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  812288                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               15379952                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  2618606                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             50293458                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              19065454                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               133100                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                383970                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  2183                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              49928125                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           31947578                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   61895698                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                18346606                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  6375202                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             31919897                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   27466                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  3878239                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        87616895                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       38127831                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                10932078                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  19049219                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                        69113878                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       18626190                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     189                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      18641836                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    81                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               15643                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            17234                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 60                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples           69097848                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.269789                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.078103                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 63352271     91.68%     91.68% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  1580796      2.29%     93.97% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  1250524      1.81%     95.78% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   620735      0.90%     96.68% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   433577      0.63%     97.31% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   902342      1.31%     98.61% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   263066      0.38%     98.99% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   682923      0.99%     99.98% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    11614      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total             69097848                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2150      3.96%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      3.96% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            25183     46.36%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     50.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   146      0.27%     50.58% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   30      0.06%     50.64% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             3278      6.03%     56.67% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           23536     43.33%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          151      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     13436693     72.08%     72.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           18      0.00%     72.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          204      0.00%     72.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       562554      3.02%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     75.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       562501      3.02%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       500001      2.68%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       748542      4.02%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite        63020      0.34%     85.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      1580638      8.48%     93.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      1187514      6.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      18641836                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.269726                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              54323                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.002914                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                95597446                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               13266301                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       13247429                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 10838478                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 5375726                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         5375111                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   13250770                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     5445238                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         18641542                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      2329136                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      294                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           3579645                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2019589                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     1250509                       # Number of stores executed (Count)
system.cpu7.numRate                          0.269722                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          16030                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1298215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   10676261                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     18610669                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              6.473603                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         6.473603                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.154473                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.154473                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  17975164                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                  8398874                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    6375067                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   4187598                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   10096788                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   6582953                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                  8119868                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       2311186                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      1250829                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads        63100                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores        62755                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2021308                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2020340                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              185                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             1272988                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                1272919                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999946                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    205                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            308                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             272                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts          13970                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              147                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples     69095968                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.269345                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.200832                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       64508361     93.36%     93.36% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        1267178      1.83%     95.19% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         301870      0.44%     95.63% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         501990      0.73%     96.36% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         472048      0.68%     97.04% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         691871      1.00%     98.04% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         130835      0.19%     98.23% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         673296      0.97%     99.21% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         548519      0.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total     69095968                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            10676261                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              18610669                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    3559900                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      2309534                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   2018114                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   15239288                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     13425504     72.14%     72.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           18      0.00%     72.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          198      0.00%     72.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       562510      3.02%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     75.16% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       562500      3.02%     78.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       500000      2.69%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.87% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       747016      4.01%     84.89% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite        62858      0.34%     85.22% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      1562518      8.40%     93.62% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      1187508      6.38%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     18610669                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       548519                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu07.data      2263783                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          2263783                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu07.data      2263783                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         2263783                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu07.data      1297346                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        1297346                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu07.data      1297346                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       1297346                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu07.data  51864760250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total  51864760250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu07.data  51864760250                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total  51864760250                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu07.data      3561129                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      3561129                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu07.data      3561129                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      3561129                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu07.data     0.364307                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.364307                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu07.data     0.364307                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.364307                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu07.data 39977.585201                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 39977.585201                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu07.data 39977.585201                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 39977.585201                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs      3220369                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets         2710                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs        65640                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     49.061076                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets   104.230769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       156162                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           156162                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu07.data       953269                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total       953269                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu07.data       953269                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total       953269                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu07.data       344077                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       344077                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu07.data       344077                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       344077                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu07.data  36940895000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  36940895000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu07.data  36940895000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  36940895000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu07.data     0.096620                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.096620                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu07.data     0.096620                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.096620                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu07.data 107362.290999                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 107362.290999                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu07.data 107362.290999                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 107362.290999                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                342947                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu07.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu07.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu07.data      1762500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1762500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu07.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu07.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu07.data 41964.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 41964.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu07.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu07.data      3586000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      3586000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu07.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu07.data 85380.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 85380.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu07.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu07.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu07.data      1161924                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        1161924                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu07.data      1148882                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      1148882                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu07.data  36327359250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total  36327359250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu07.data      2310806                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      2310806                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu07.data     0.497178                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.497178                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu07.data 31619.747938                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 31619.747938                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu07.data       953269                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total       953269                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu07.data       195613                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       195613                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu07.data  21477726000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  21477726000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu07.data     0.084651                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.084651                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu07.data 109797.027805                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 109797.027805                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu07.data      1101859                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       1101859                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu07.data       148464                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       148464                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu07.data  15537401000                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  15537401000                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu07.data      1250323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      1250323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu07.data     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu07.data 104654.333711                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 104654.333711                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu07.data       148464                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       148464                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu07.data  15463169000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  15463169000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu07.data     0.118741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu07.data 104154.333711                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 104154.333711                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1009.015032                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             2607946                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            344115                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              7.578705                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          324640000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu07.data  1009.015032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu07.data     0.985366                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.985366                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses           7466545                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses          7466545                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                  511958                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             65795368                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  2015788                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               774558                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   176                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1272672                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              18627892                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles            831084                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      10687609                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2021308                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           1273160                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                     68266473                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    428                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                   828189                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples          69097848                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.269646                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.324267                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                65719325     95.11%     95.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  445100      0.64%     95.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  140290      0.20%     95.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  182620      0.26%     96.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  733916      1.06%     97.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   61252      0.09%     97.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                   93851      0.14%     97.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  218548      0.32%     97.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1502946      2.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total            69097848                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.029246                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.154638                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu07.inst       828111                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total           828111                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu07.inst       828111                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total          828111                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu07.inst           78                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             78                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu07.inst           78                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            78                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu07.inst      7171250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      7171250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu07.inst      7171250                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      7171250                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu07.inst       828189                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total       828189                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu07.inst       828189                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total       828189                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu07.inst     0.000094                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000094                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu07.inst     0.000094                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000094                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu07.inst 91939.102564                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 91939.102564                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu07.inst 91939.102564                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 91939.102564                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu07.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu07.inst           15                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu07.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu07.inst           63                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu07.inst      5984750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      5984750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu07.inst      5984750                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      5984750                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu07.inst     0.000076                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000076                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu07.inst     0.000076                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000076                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu07.inst 94996.031746                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 94996.031746                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu07.inst 94996.031746                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 94996.031746                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu07.inst       828111                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total         828111                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu07.inst           78                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           78                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu07.inst      7171250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      7171250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu07.inst       828189                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total       828189                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu07.inst     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000094                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu07.inst 91939.102564                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 91939.102564                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu07.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu07.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu07.inst      5984750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      5984750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu07.inst     0.000076                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000076                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu07.inst 94996.031746                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 94996.031746                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           57.640315                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs              828174                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          13145.619048                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          324621000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu07.inst    57.640315                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu07.inst     0.112579                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.112579                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           1656441                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          1656441                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      176                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                     66715                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 9288769                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              18626379                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 2311186                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                1250829                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   64                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      436                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                 9281720                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           140                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 262                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                18622633                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               18622540                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 13403057                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 19172143                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.269447                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.699090                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         38                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1644                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   463                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 16908                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           2309534                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            66.074800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          143.286528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1105068     47.85%     47.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               15013      0.65%     48.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              329111     14.25%     62.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              210874      9.13%     71.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49              120057      5.20%     77.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               76066      3.29%     80.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               34569      1.50%     81.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               27177      1.18%     83.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               22438      0.97%     84.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               21594      0.93%     84.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             19211      0.83%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             17016      0.74%     86.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             17129      0.74%     87.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             16077      0.70%     87.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             16070      0.70%     88.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             14588      0.63%     89.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169              6223      0.27%     89.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179              3809      0.16%     89.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189              3734      0.16%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199              3473      0.15%     90.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209              2609      0.11%     90.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219              2205      0.10%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229              2007      0.09%     90.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239              1928      0.08%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              1603      0.07%     90.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259              1462      0.06%     90.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269              4878      0.21%     90.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279              3711      0.16%     90.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             10878      0.47%     91.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299              6242      0.27%     91.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          192714      8.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             2309534                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                2310905                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                1250509                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     3202                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                 828201                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  10920094250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  10920094250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  10920094250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  17603023250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  10920094250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   176                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  749710                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               12105356                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  2520888                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             53721439                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              18627234                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               133236                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                835544                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  2877                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              53364755                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           31071133                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   60362060                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                17945131                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  6375474                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             31042788                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   28216                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  3870048                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        87171789                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       37251346                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                10676261                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  18610669                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                        69107258                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       18532616                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      18546605                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                    87                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined               14711                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined            14363                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples           69092662                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.268431                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.076641                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                 63394367     91.75%     91.75% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                  1555119      2.25%     94.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  1244745      1.80%     95.81% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   615162      0.89%     96.70% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   426322      0.62%     97.31% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   892893      1.29%     98.60% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   269653      0.39%     98.99% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                   686369      0.99%     99.99% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                     8032      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total             69092662                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   2181      4.05%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      4.05% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd            23166     43.02%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                   172      0.32%     47.39% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                   34      0.06%     47.45% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             4672      8.68%     56.13% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           23627     43.87%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass          145      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     13351461     71.99%     71.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           18      0.00%     71.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv          204      0.00%     71.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       562539      3.03%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     75.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd       562500      3.03%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult       500000      2.70%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       740872      3.99%     84.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite        63007      0.34%     85.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead      1578345      8.51%     93.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite      1187514      6.40%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      18546605                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.268374                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              53852                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.002904                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                95406524                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               13172144                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses       13154511                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 10833287                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                 5375362                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses         5375086                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                   13157936                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                     5442376                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                         18546364                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                      2319187                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                      241                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                           3569685                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                       2004170                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                     1250498                       # Number of stores executed (Count)
system.cpu8.numRate                          0.268371                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                             72                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                          14596                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                     1304823                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.committedInsts                   10622204                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                     18518013                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                              6.505925                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                         6.505925                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.153706                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.153706                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                  17885675                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                  8344508                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                    6375038                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                   4187572                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                   10019788                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                   6536747                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                  8078955                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads       2303310                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores      1250733                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads        63071                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores        62730                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                2005724                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted          2004792                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups             1265190                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBHits                1265126                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.999949                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups            308                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             272                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts          13052                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples     69090921                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.268024                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.197911                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0       64515017     93.38%     93.38% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        1277585      1.85%     95.23% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         302721      0.44%     95.66% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         492435      0.71%     96.38% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         467719      0.68%     97.05% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         687525      1.00%     98.05% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6         130918      0.19%     98.24% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7         672336      0.97%     99.21% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         544665      0.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total     69090921                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted            10622204                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted              18518013                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                    3552167                       # Number of memory references committed (Count)
system.cpu8.commit.loads                      2301809                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                   2002676                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                   15154353                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     13340579     72.04%     72.04% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           18      0.00%     72.04% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv          198      0.00%     72.04% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       562510      3.04%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     75.08% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd       562500      3.04%     78.12% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.12% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.12% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.12% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.12% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.12% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult       500000      2.70%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.82% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       739291      3.99%     84.81% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite        62850      0.34%     85.15% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      1562518      8.44%     93.59% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite      1187508      6.41%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     18518013                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       544665                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.dcache.demandHits::cpu08.data      2284712                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total          2284712                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu08.data      2284712                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total         2284712                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu08.data      1268639                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total        1268639                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu08.data      1268639                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total       1268639                       # number of overall misses (Count)
system.cpu8.dcache.demandMissLatency::cpu08.data  49968571000                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.demandMissLatency::total  49968571000                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::cpu08.data  49968571000                       # number of overall miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::total  49968571000                       # number of overall miss ticks (Tick)
system.cpu8.dcache.demandAccesses::cpu08.data      3553351                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total      3553351                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu08.data      3553351                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total      3553351                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu08.data     0.357026                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.357026                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu08.data     0.357026                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.357026                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMissLatency::cpu08.data 39387.541294                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.demandAvgMissLatency::total 39387.541294                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::cpu08.data 39387.541294                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::total 39387.541294                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.blockedCycles::no_mshrs      2516986                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets         3260                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs        59959                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs     41.978452                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets   125.384615                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks       156163                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total           156163                       # number of writebacks (Count)
system.cpu8.dcache.demandMshrHits::cpu08.data       924527                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.demandMshrHits::total       924527                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::cpu08.data       924527                       # number of overall MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::total       924527                       # number of overall MSHR hits (Count)
system.cpu8.dcache.demandMshrMisses::cpu08.data       344112                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.demandMshrMisses::total       344112                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::cpu08.data       344112                       # number of overall MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::total       344112                       # number of overall MSHR misses (Count)
system.cpu8.dcache.demandMshrMissLatency::cpu08.data  36705654750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissLatency::total  36705654750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::cpu08.data  36705654750                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::total  36705654750                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissRate::cpu08.data     0.096842                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.demandMshrMissRate::total     0.096842                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::cpu08.data     0.096842                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::total     0.096842                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMshrMissLatency::cpu08.data 106667.755702                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.demandAvgMshrMissLatency::total 106667.755702                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::cpu08.data 106667.755702                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::total 106667.755702                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.replacements                342969                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::cpu08.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu08.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.missLatency::cpu08.data      1866000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.missLatency::total      1866000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu08.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu08.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::cpu08.data 44428.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::total 44428.571429                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::cpu08.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::cpu08.data      3775500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::total      3775500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::cpu08.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu08.data 89892.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::total 89892.857143                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu08.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu08.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu08.data      1182877                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total        1182877                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu08.data      1120159                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total      1120159                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.missLatency::cpu08.data  34428347750                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.missLatency::total  34428347750                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.accesses::cpu08.data      2303036                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total      2303036                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu08.data     0.486384                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.486384                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMissLatency::cpu08.data 30735.232900                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMissLatency::total 30735.232900                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.mshrHits::cpu08.data       924527                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrHits::total       924527                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrMisses::cpu08.data       195632                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMisses::total       195632                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMissLatency::cpu08.data  21239671500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissLatency::total  21239671500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissRate::cpu08.data     0.084945                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.mshrMissRate::total     0.084945                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMshrMissLatency::cpu08.data 108569.515723                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMshrMissLatency::total 108569.515723                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.hits::cpu08.data      1101835                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total       1101835                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu08.data       148480                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total       148480                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.missLatency::cpu08.data  15540223250                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.missLatency::total  15540223250                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.accesses::cpu08.data      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu08.data     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMissLatency::cpu08.data 104662.063914                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMissLatency::total 104662.063914                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.mshrMisses::cpu08.data       148480                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMisses::total       148480                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMissLatency::cpu08.data  15465983250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissLatency::total  15465983250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissRate::cpu08.data     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.mshrMissRate::total     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMshrMissLatency::cpu08.data 104162.063914                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMshrMissLatency::total 104162.063914                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse         1009.048478                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs             2628911                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs            344132                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs              7.639252                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick          326292000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu08.data  1009.048478                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu08.data     0.985399                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.985399                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses           7451006                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses          7451006                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.decode.idleCycles                  485785                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles             65836221                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                  2026392                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles               744100                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                   164                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             1264900                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              18534178                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.fetch.icacheStallCycles            823175                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                      10632836                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                    2005724                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches           1265360                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                     68269209                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                    402                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.cacheLines                   819759                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                   58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples          69092662                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.268306                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            1.320021                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                65721427     95.12%     95.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  446205      0.65%     95.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  139977      0.20%     95.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                  180059      0.26%     96.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  747974      1.08%     97.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                   65565      0.09%     97.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                   87002      0.13%     97.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                  205717      0.30%     97.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                 1498736      2.17%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total            69092662                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.029023                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.153860                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.icache.demandHits::cpu08.inst       819685                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total           819685                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu08.inst       819685                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total          819685                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu08.inst           74                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total             74                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu08.inst           74                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total            74                       # number of overall misses (Count)
system.cpu8.icache.demandMissLatency::cpu08.inst      7061250                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.demandMissLatency::total      7061250                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.overallMissLatency::cpu08.inst      7061250                       # number of overall miss ticks (Tick)
system.cpu8.icache.overallMissLatency::total      7061250                       # number of overall miss ticks (Tick)
system.cpu8.icache.demandAccesses::cpu08.inst       819759                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total       819759                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu08.inst       819759                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total       819759                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu08.inst     0.000090                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000090                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu08.inst     0.000090                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000090                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.demandAvgMissLatency::cpu08.inst 95422.297297                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.demandAvgMissLatency::total 95422.297297                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::cpu08.inst 95422.297297                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::total 95422.297297                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.demandMshrHits::cpu08.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.overallMshrHits::cpu08.inst           14                       # number of overall MSHR hits (Count)
system.cpu8.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu8.icache.demandMshrMisses::cpu08.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::cpu08.inst           60                       # number of overall MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu8.icache.demandMshrMissLatency::cpu08.inst      6014500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissLatency::total      6014500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::cpu08.inst      6014500                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::total      6014500                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissRate::cpu08.inst     0.000073                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.demandMshrMissRate::total     0.000073                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::cpu08.inst     0.000073                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::total     0.000073                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.demandAvgMshrMissLatency::cpu08.inst 100241.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.demandAvgMshrMissLatency::total 100241.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::cpu08.inst 100241.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::total 100241.666667                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.replacements                     0                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu08.inst       819685                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total         819685                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu08.inst           74                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.missLatency::cpu08.inst      7061250                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.missLatency::total      7061250                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.accesses::cpu08.inst       819759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total       819759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu08.inst     0.000090                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000090                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMissLatency::cpu08.inst 95422.297297                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMissLatency::total 95422.297297                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.mshrHits::cpu08.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrMisses::cpu08.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMissLatency::cpu08.inst      6014500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissLatency::total      6014500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissRate::cpu08.inst     0.000073                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.mshrMissRate::total     0.000073                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMshrMissLatency::cpu08.inst 100241.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMshrMissLatency::total 100241.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse           55.549131                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs              819745                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs          13662.416667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick          326273000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu08.inst    55.549131                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu08.inst     0.108494                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.108494                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses           1639578                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses          1639578                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                      164                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                     74351                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                12405087                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              18532791                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 2303310                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                1250733                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                      437                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                12395410                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                 258                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                18529682                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               18529597                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 13310022                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 19060323                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.268128                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.698310                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                   1493                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                   375                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                 15123                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           2301809                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            62.878249                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          139.811480                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               1129509     49.07%     49.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19               12692      0.55%     49.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29              343773     14.93%     64.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39              200291      8.70%     73.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49              127786      5.55%     78.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59               74545      3.24%     82.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69               32526      1.41%     83.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79               24591      1.07%     84.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89               20665      0.90%     85.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99               18798      0.82%     86.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109             15916      0.69%     86.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119             13959      0.61%     87.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129             14180      0.62%     88.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139             13697      0.60%     88.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149             13335      0.58%     89.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159             11693      0.51%     89.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169              4745      0.21%     90.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179              2856      0.12%     90.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189              2889      0.13%     90.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199              2799      0.12%     90.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209              2279      0.10%     90.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219              1848      0.08%     90.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229              1537      0.07%     90.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239              1339      0.06%     90.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249              1008      0.04%     90.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259               810      0.04%     90.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269              4234      0.18%     90.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279              3008      0.13%     91.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289             11160      0.48%     91.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299              5480      0.24%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows          187861      8.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2296                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             2301809                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                2303135                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                1250498                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     3220                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                 819771                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean  10920097250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value  10920097250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value  10920097250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  17603020250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED  10920097250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                   164                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                  741352                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles               15222024                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  2481311                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles             50647532                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              18533465                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents               133087                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                542188                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                  2407                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents              50277973                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands           30884339                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   60034624                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                17858944                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                  6375210                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             30857494                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                   26716                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  3964359                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        87077048                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       37064059                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                10622204                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  18518013                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                        69099338                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       19141441                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                     175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      19155589                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                    87                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined               15004                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined            14935                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples           69084931                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.277276                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.092226                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                 63187079     91.46%     91.46% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                  1616967      2.34%     93.80% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                  1285459      1.86%     95.66% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   648771      0.94%     96.60% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   429803      0.62%     97.23% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   904281      1.31%     98.53% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   318740      0.46%     99.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   682314      0.99%     99.98% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                    11517      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total             69084931                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   2187      4.16%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      4.16% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd            24434     46.46%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     50.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                   166      0.32%     50.93% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                   34      0.06%     50.99% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             2676      5.09%     56.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite           23100     43.92%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass          145      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu     13909383     72.61%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           18      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv          204      0.00%     72.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       562562      2.94%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     75.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd       562501      2.94%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult       500000      2.61%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       791522      4.13%     85.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite        63007      0.33%     85.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead      1578732      8.24%     93.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite      1187515      6.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      19155589                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.277218                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              52597                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.002746                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                96615900                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites               13780899                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses       13763106                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                 10832893                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                 5375726                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses         5375120                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                   13766489                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                     5441552                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                         19155310                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                      2370220                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                      279                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                           3620719                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                       2105598                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                     1250499                       # Number of stores executed (Count)
system.cpu9.numRate                          0.277214                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                             71                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                          14407                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                     1312255                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.committedInsts                   10977181                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                     19126545                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                              6.294816                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                         6.294816                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.158861                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.158861                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                  18444258                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                  8699534                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                    6375068                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                   4187607                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                   10526928                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   6841049                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                  8332852                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads       2354073                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores      1250773                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads        63074                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores        62733                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                2107163                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted          2106229                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect              176                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups             1315914                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBHits                1315848                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.999950                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                    198                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups            308                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses             272                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts          13330                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts              139                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples     69083148                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.276863                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.206521                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0       64250890     93.01%     93.01% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        1377184      1.99%     95.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         302492      0.44%     95.44% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         600046      0.87%     96.31% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         522868      0.76%     97.06% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         685854      0.99%     98.05% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6         130319      0.19%     98.24% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7         666377      0.96%     99.21% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         547118      0.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total     69083148                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted            10977181                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted              19126545                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                    3602878                       # Number of memory references committed (Count)
system.cpu9.commit.loads                      2352520                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                   2104098                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                   15712174                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu     13898400     72.67%     72.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           18      0.00%     72.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv          198      0.00%     72.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       562510      2.94%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     75.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd       562500      2.94%     78.55% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.55% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult       500000      2.61%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.16% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       790002      4.13%     85.29% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite        62850      0.33%     85.62% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead      1562518      8.17%     93.79% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite      1187508      6.21%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     19126545                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       547118                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.dcache.demandHits::cpu09.data      2326756                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.demandHits::total          2326756                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.overallHits::cpu09.data      2326756                       # number of overall hits (Count)
system.cpu9.dcache.overallHits::total         2326756                       # number of overall hits (Count)
system.cpu9.dcache.demandMisses::cpu09.data      1277348                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.demandMisses::total        1277348                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.overallMisses::cpu09.data      1277348                       # number of overall misses (Count)
system.cpu9.dcache.overallMisses::total       1277348                       # number of overall misses (Count)
system.cpu9.dcache.demandMissLatency::cpu09.data  49809071750                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.demandMissLatency::total  49809071750                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::cpu09.data  49809071750                       # number of overall miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::total  49809071750                       # number of overall miss ticks (Tick)
system.cpu9.dcache.demandAccesses::cpu09.data      3604104                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.demandAccesses::total      3604104                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::cpu09.data      3604104                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::total      3604104                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.demandMissRate::cpu09.data     0.354415                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.demandMissRate::total     0.354415                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.overallMissRate::cpu09.data     0.354415                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.overallMissRate::total     0.354415                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMissLatency::cpu09.data 38994.128264                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.demandAvgMissLatency::total 38994.128264                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::cpu09.data 38994.128264                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::total 38994.128264                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.blockedCycles::no_mshrs      2588796                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCycles::no_targets         2856                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCauses::no_mshrs        61729                       # number of times access was blocked (Count)
system.cpu9.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu9.dcache.avgBlocked::no_mshrs     41.938084                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.avgBlocked::no_targets   109.846154                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.writebacks::writebacks       156163                       # number of writebacks (Count)
system.cpu9.dcache.writebacks::total           156163                       # number of writebacks (Count)
system.cpu9.dcache.demandMshrHits::cpu09.data       933280                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.demandMshrHits::total       933280                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::cpu09.data       933280                       # number of overall MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::total       933280                       # number of overall MSHR hits (Count)
system.cpu9.dcache.demandMshrMisses::cpu09.data       344068                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.demandMshrMisses::total       344068                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::cpu09.data       344068                       # number of overall MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::total       344068                       # number of overall MSHR misses (Count)
system.cpu9.dcache.demandMshrMissLatency::cpu09.data  36555535000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissLatency::total  36555535000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::cpu09.data  36555535000                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::total  36555535000                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissRate::cpu09.data     0.095466                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.demandMshrMissRate::total     0.095466                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::cpu09.data     0.095466                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::total     0.095466                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMshrMissLatency::cpu09.data 106245.088180                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.demandAvgMshrMissLatency::total 106245.088180                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::cpu09.data 106245.088180                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::total 106245.088180                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.replacements                342945                       # number of replacements (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::cpu09.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::cpu09.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.missLatency::cpu09.data      1816250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.missLatency::total      1816250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.accesses::cpu09.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.missRate::cpu09.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::cpu09.data 43244.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::total 43244.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::cpu09.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::cpu09.data      3676000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::total      3676000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::cpu09.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu09.data 87523.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::total 87523.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWWriteReq.hits::cpu09.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::cpu09.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.hits::cpu09.data      1224901                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.hits::total        1224901                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.misses::cpu09.data      1128888                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.misses::total      1128888                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.missLatency::cpu09.data  34336613000                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.missLatency::total  34336613000                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.accesses::cpu09.data      2353789                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.accesses::total      2353789                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.missRate::cpu09.data     0.479605                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.missRate::total     0.479605                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMissLatency::cpu09.data 30416.314993                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMissLatency::total 30416.314993                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.mshrHits::cpu09.data       933280                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrHits::total       933280                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrMisses::cpu09.data       195608                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMisses::total       195608                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMissLatency::cpu09.data  21157306250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissLatency::total  21157306250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissRate::cpu09.data     0.083103                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.mshrMissRate::total     0.083103                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMshrMissLatency::cpu09.data 108161.763578                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMshrMissLatency::total 108161.763578                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.hits::cpu09.data      1101855                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.hits::total       1101855                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.misses::cpu09.data       148460                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.misses::total       148460                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.missLatency::cpu09.data  15472458750                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.missLatency::total  15472458750                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.accesses::cpu09.data      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.accesses::total      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.missRate::cpu09.data     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.missRate::total     0.118738                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMissLatency::cpu09.data 104219.714064                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMissLatency::total 104219.714064                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.mshrMisses::cpu09.data       148460                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMisses::total       148460                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMissLatency::cpu09.data  15398228750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissLatency::total  15398228750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissRate::cpu09.data     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.mshrMissRate::total     0.118738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMshrMissLatency::cpu09.data 103719.714064                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMshrMissLatency::total 103719.714064                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dcache.tags.tagsInUse         1008.981077                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dcache.tags.totalRefs             2670910                       # Total number of references to valid blocks. (Count)
system.cpu9.dcache.tags.sampledRefs            344108                       # Sample count of references to valid blocks. (Count)
system.cpu9.dcache.tags.avgRefs              7.761836                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dcache.tags.warmupTick          328150000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dcache.tags.occupancies::cpu09.data  1008.981077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.dcache.tags.avgOccs::cpu09.data     0.985333                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.avgOccs::total       0.985333                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu9.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.dcache.tags.tagAccesses           7552488                       # Number of tag accesses (Count)
system.cpu9.dcache.tags.dataAccesses          7552488                       # Number of data accesses (Count)
system.cpu9.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.decode.idleCycles                  611845                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles             65546469                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                  2154329                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               772123                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                   165                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved             1315624                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                   38                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              19142981                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                  223                       # Number of squashed instructions handled by decode (Count)
system.cpu9.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.fetch.icacheStallCycles            931622                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                      10987949                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                    2107163                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches           1316082                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                     68153030                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                    404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.cacheLines                   928788                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                   54                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples          69084931                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.277148                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            1.339867                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                65566265     94.91%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  500049      0.72%     95.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  142235      0.21%     95.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  229200      0.33%     96.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  727827      1.05%     97.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                   68717      0.10%     97.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                   87811      0.13%     97.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                  209754      0.30%     97.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                 1553073      2.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total            69084931                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.030495                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.159017                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.icache.demandHits::cpu09.inst       928714                       # number of demand (read+write) hits (Count)
system.cpu9.icache.demandHits::total           928714                       # number of demand (read+write) hits (Count)
system.cpu9.icache.overallHits::cpu09.inst       928714                       # number of overall hits (Count)
system.cpu9.icache.overallHits::total          928714                       # number of overall hits (Count)
system.cpu9.icache.demandMisses::cpu09.inst           74                       # number of demand (read+write) misses (Count)
system.cpu9.icache.demandMisses::total             74                       # number of demand (read+write) misses (Count)
system.cpu9.icache.overallMisses::cpu09.inst           74                       # number of overall misses (Count)
system.cpu9.icache.overallMisses::total            74                       # number of overall misses (Count)
system.cpu9.icache.demandMissLatency::cpu09.inst      6721250                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.demandMissLatency::total      6721250                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.overallMissLatency::cpu09.inst      6721250                       # number of overall miss ticks (Tick)
system.cpu9.icache.overallMissLatency::total      6721250                       # number of overall miss ticks (Tick)
system.cpu9.icache.demandAccesses::cpu09.inst       928788                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.demandAccesses::total       928788                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::cpu09.inst       928788                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::total       928788                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.demandMissRate::cpu09.inst     0.000080                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.demandMissRate::total     0.000080                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.overallMissRate::cpu09.inst     0.000080                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.overallMissRate::total     0.000080                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.demandAvgMissLatency::cpu09.inst 90827.702703                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.demandAvgMissLatency::total 90827.702703                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::cpu09.inst 90827.702703                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::total 90827.702703                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.demandMshrHits::cpu09.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.overallMshrHits::cpu09.inst           14                       # number of overall MSHR hits (Count)
system.cpu9.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu9.icache.demandMshrMisses::cpu09.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::cpu09.inst           60                       # number of overall MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu9.icache.demandMshrMissLatency::cpu09.inst      5670500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissLatency::total      5670500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::cpu09.inst      5670500                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::total      5670500                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissRate::cpu09.inst     0.000065                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.demandMshrMissRate::total     0.000065                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::cpu09.inst     0.000065                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::total     0.000065                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.demandAvgMshrMissLatency::cpu09.inst 94508.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.demandAvgMshrMissLatency::total 94508.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::cpu09.inst 94508.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::total 94508.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.replacements                     0                       # number of replacements (Count)
system.cpu9.icache.ReadReq.hits::cpu09.inst       928714                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.hits::total         928714                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.misses::cpu09.inst           74                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.missLatency::cpu09.inst      6721250                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.missLatency::total      6721250                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.accesses::cpu09.inst       928788                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.accesses::total       928788                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.missRate::cpu09.inst     0.000080                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.missRate::total     0.000080                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMissLatency::cpu09.inst 90827.702703                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMissLatency::total 90827.702703                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.mshrHits::cpu09.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrMisses::cpu09.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMissLatency::cpu09.inst      5670500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissLatency::total      5670500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissRate::cpu09.inst     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.mshrMissRate::total     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMshrMissLatency::cpu09.inst 94508.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMshrMissLatency::total 94508.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.icache.tags.tagsInUse           55.547546                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.icache.tags.totalRefs              928774                       # Total number of references to valid blocks. (Count)
system.cpu9.icache.tags.sampledRefs                60                       # Sample count of references to valid blocks. (Count)
system.cpu9.icache.tags.avgRefs          15479.566667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.icache.tags.warmupTick          328131000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.icache.tags.occupancies::cpu09.inst    55.547546                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.icache.tags.avgOccs::cpu09.inst     0.108491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.avgOccs::total       0.108491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu9.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.icache.tags.tagAccesses           1857636                       # Number of tag accesses (Count)
system.cpu9.icache.tags.dataAccesses          1857636                       # Number of data accesses (Count)
system.cpu9.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                      165                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                     70622                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                 9307174                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              19141616                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 2354073                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                1250773                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   59                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                      390                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                 9300041                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                 257                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                19138314                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               19138226                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 13785911                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 19638014                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.276967                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.702001                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu9.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                   1545                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                   415                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                 15286                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           2352520                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            61.493260                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          138.292309                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               1166562     49.59%     49.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19               14191      0.60%     50.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29              342240     14.55%     64.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39              216105      9.19%     73.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49              129013      5.48%     79.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59               79449      3.38%     82.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69               32268      1.37%     84.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79               24186      1.03%     85.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89               18977      0.81%     85.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99               17313      0.74%     86.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109             15001      0.64%     87.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119             13848      0.59%     87.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129             13176      0.56%     88.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139             13075      0.56%     89.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149             12261      0.52%     89.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159             10134      0.43%     90.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169              5090      0.22%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179              3096      0.13%     90.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189              2429      0.10%     90.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199              2334      0.10%     90.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209              1906      0.08%     90.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219              1582      0.07%     90.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229              1420      0.06%     90.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239              1411      0.06%     90.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249              1180      0.05%     90.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259              1108      0.05%     90.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269              4417      0.19%     91.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279              3300      0.14%     91.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289             11057      0.47%     91.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299              5687      0.24%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows          188704      8.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            2406                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             2352520                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                2353887                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                1250499                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     3220                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 928800                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::mean  10920219250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::min_value  10920219250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::max_value  10920219250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  17602898250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::CLK_GATED  10920219250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                   165                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  849793                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles               12129034                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  2656782                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles             53448878                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              19142360                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents               133039                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                795246                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                   425                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents              53094389                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.renamedOperands           32101848                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   62165547                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                18417139                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                  6375471                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             32074558                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                   27161                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  3855451                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        87675632                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       38281721                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                10977181                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  19126545                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_writebacks::samples   1252260.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.inst::samples      1294.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.data::samples    361929.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.inst::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.data::samples    172008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.inst::samples        60.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.data::samples    171998.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.data::samples    172040.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.data::samples    171966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.data::samples    171926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.data::samples    171908.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.data::samples    171952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.data::samples    171910.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.data::samples    171966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.data::samples    172002.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.data::samples    171976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.data::samples    171914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.data::samples    171914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.022043691000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        67782                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        67782                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            3636940                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState           1192419                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                    1471675                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    626145                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  2943350                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                 1252290                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                   193                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                   30                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                     12.31                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     28.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        2                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                      380                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              2943350                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5             1252290                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                  90453                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                  95143                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 115589                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 120323                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 135360                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 138801                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                 110151                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                 114232                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                 110602                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                 113780                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                114379                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                119192                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                116898                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                120848                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                120116                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                119846                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                109189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                107818                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                 98297                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                 95606                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                 83320                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                 79955                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                 72807                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                 68882                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                 52960                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                 49445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                 43184                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                 39955                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                 33085                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                 30183                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                 21571                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                 19579                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                 15886                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                 14150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                 11433                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                  9809                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                  6057                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                  5276                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                  4061                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                  3470                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                  2668                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                  2267                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                  1336                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                  1133                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                   866                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                   736                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                   540                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                   455                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                   265                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                   238                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                   191                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                   178                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                   135                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                   123                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                    72                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                    58                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                    49                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                    41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                    36                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                    37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 18653                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 23454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 34981                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 38907                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 50090                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 54275                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 60908                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 61898                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 65660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 67356                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 70362                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 71542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 72656                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 73499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 74238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 74673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 75009                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 84059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                 40994                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                 23500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                 17694                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                 14050                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                 11111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                  9109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                  7352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                  6294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                  5328                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                  4538                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                  3872                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                  3532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                  3186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                  2970                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                  2773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                  2665                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                  2520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                  2302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                  2190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                  2024                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                  1893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                  1869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                  1698                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                  1317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                  1168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                  1039                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                   914                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                   733                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                   548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                   516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                   326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        67782                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     43.420775                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    35.039414                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   714.953288                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-4095        67781    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::184320-188415            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        67782                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        67782                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     18.474477                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    18.110535                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     4.104353                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16           39908     58.88%     58.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17            1586      2.34%     61.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18            5466      8.06%     69.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19            1805      2.66%     71.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            5231      7.72%     79.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21            1486      2.19%     81.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22            3137      4.63%     86.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23            1034      1.53%     88.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24            2107      3.11%     91.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25             707      1.04%     92.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26            1409      2.08%     94.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27             395      0.58%     94.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28             673      0.99%     95.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29             295      0.44%     96.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30             604      0.89%     97.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31             203      0.30%     97.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32            1000      1.48%     98.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33             157      0.23%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34             254      0.37%     99.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::35              64      0.09%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::36              95      0.14%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::37              42      0.06%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38              38      0.06%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::39              16      0.02%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::40              23      0.03%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::41              14      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::42              10      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::43               5      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::44               5      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::45               2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::46               4      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::47               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::48               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::51               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::52               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::54               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::55               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::59               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        67782                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   6176                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               94187200                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            40073280                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             3302135539.70739698                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             1404940396.15410209                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  28522943750                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     13596.47                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu00.inst        41408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu00.data     11581728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.inst         2048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.data      5504256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.inst         1920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.data      5503936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.data      5505280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.data      5502912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.data      5501632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.data      5501056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.data      5502464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.data      5501120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.data      5502912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.data      5504064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.data      5503232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.data      5501248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.data      5501248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     40071584                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu00.inst 1451734.720091518713                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu00.data 406047059.897993266582                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.inst 71801.408103444512                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.data 192975259.454020053148                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.inst 67313.820096979223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.data 192964040.484003901482                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.inst 62826.232090513950                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.data 193011160.158071786165                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.inst 35900.704051722256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.data 192928139.779952168465                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.inst 35900.704051722256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.data 192883263.899887531996                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.inst 38144.498054954900                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.data 192863069.753858417273                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.inst 35900.704051722256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.data 192912433.221929550171                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.inst 33656.910048489612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.data 192905701.839919835329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.inst 33656.910048489612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.data 192865313.547861665487                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.inst 38144.498054954900                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.data 192928139.779952168465                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.inst 35900.704051722256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.data 192968528.072010368109                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.inst 35900.704051722256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.data 192939358.749968320131                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.inst 35900.704051722256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.data 192869801.135868132114                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.inst 33656.910048489612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.data 192905701.839919835329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.inst 35900.704051722256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.data 192869801.135868132114                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 1404880935.613016366959                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu00.inst         1400                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu00.data       361988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.data       172010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.data       172000                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.inst           60                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.data       172044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.data       171968                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.data       171928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.data       171910                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.data       171954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.data       171910                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.data       171966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.data       172002                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.data       171976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.data       171914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.data       171914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks      1252290                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu00.inst     51217506                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu00.data  20336379854                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.inst      2731500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.data  12468827448                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.inst      3613500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.data  12550260565                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.inst      3227000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.data  12618736565                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.inst      1796502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.data  12519864336                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.inst      2322500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.data  12425754941                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.inst      1838500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.data  12436469350                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.inst      1924000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.data  12603892204                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.inst      2059500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.data  12511797739                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.inst      1844000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.data  12367583744                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.inst      1871000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.data  12533720606                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.inst      1636000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.data  12556993776                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.inst      2314500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.data  12483085879                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.inst      1676000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.data  12528141029                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.inst      1644500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.data  12465230683                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.inst      1634000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.data  12517414543                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 814533668350                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu00.inst     36583.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu00.data     56179.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.inst     40169.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.data     72488.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.inst     56460.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.data     72966.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.inst     53783.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.data     73345.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.inst     56140.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.data     72803.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.inst     72578.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.data     72273.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.inst     54073.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.data     72342.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.inst     60125.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.data     73298.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.inst     68650.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.data     72765.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.inst     61466.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.data     71942.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.inst     55029.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.data     72884.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.inst     51125.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.data     73004.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.inst     72328.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.data     72586.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.inst     52375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.data     72874.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.inst     54816.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.data     72495.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.inst     51062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.data     72812.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks    650435.34                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu00.inst        44800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu00.data     11583616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.data      5504320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.data      5504000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.inst         1920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.data      5505408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.data      5502976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.data      5501696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.data      5501120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.data      5502528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.data      5501120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.data      5502912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.data      5504064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.data      5503232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.data      5501248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.data      5501248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      94187200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu00.inst        44800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu01.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu02.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu03.inst         1920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu04.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu05.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu06.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu07.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu08.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu09.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu10.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu11.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu12.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu13.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu14.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu15.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        63168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     40038720                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     40038720                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu00.inst          700                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu00.data       180994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.data        86005                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.data        86000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.inst           30                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.data        86022                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.data        85984                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.data        85964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.data        85955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.data        85977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.data        85955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.data        85983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.data        86001                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.data        85988                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.data        85957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.data        85957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total        1471675                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       625605                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        625605                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu00.inst      1570656                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu00.data    406113252                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.inst        76289                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.data    192977503                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.inst        71801                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.data    192966284                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.inst        67314                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.data    193015648                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.inst        35901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.data    192930384                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.inst        35901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.data    192885508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.inst        38144                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.data    192865314                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.inst        35901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.data    192914677                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.inst        33657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.data    192905702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.inst        33657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.data    192865314                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.inst        38144                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.data    192928140                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.inst        35901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.data    192968528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.inst        35901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.data    192939359                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.inst        35901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.data    192869801                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.inst        33657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.data    192905702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.inst        35901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.data    192869801                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       3302135540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu00.inst      1570656                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu01.inst        76289                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu02.inst        71801                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu03.inst        67314                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu04.inst        35901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu05.inst        35901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu06.inst        38144                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu07.inst        35901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu08.inst        33657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu09.inst        33657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu10.inst        38144                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu11.inst        35901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu12.inst        35901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu13.inst        35901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu14.inst        33657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu15.inst        35901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total      2214625                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks   1403728747                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total      1403728747                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks   1403728747                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.inst      1570656                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.data    406113252                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.inst        76289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.data    192977503                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.inst        71801                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.data    192966284                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.inst        67314                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.data    193015648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.inst        35901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.data    192930384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.inst        35901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.data    192885508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.inst        38144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.data    192865314                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.inst        35901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.data    192914677                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.inst        33657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.data    192905702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.inst        33657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.data    192865314                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.inst        38144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.data    192928140                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.inst        35901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.data    192968528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.inst        35901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.data    192939359                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.inst        35901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.data    192869801                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.inst        33657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.data    192905702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.inst        35901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.data    192869801                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      4705864287                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             2943157                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts            1252237                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0       184346                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1       183814                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2       183863                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3       183864                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4       184568                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5       184102                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6       184741                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7       184154                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8       183796                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9       183590                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10       183753                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11       183723                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12       183818                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13       183614                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14       183740                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15       183671                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        78274                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        78140                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        78203                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        78164                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        78658                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        78279                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        78876                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        78449                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        78160                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        78110                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        78222                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        78144                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        78220                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        78046                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        78148                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        78144                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat           149144363770                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           5886314000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat      208007503770                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               50674.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          70674.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits            1469661                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            785686                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          62.74                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples      1940046                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    69.200685                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    67.052179                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    20.153248                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-63        54946      2.83%      2.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-127      1726399     88.99%     91.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-191       153052      7.89%     99.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-255         5137      0.26%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-319          418      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-383           57      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-447           16      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-511           11      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-575           10      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total      1940046                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             94181024                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          40071584                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            3301.919014                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW            1404.880936                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                  29.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead              20.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              8.78                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              53.76                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE   9364648359                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   1614580000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  17543889141                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples   1251370.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.inst::samples      1257.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.data::samples    361411.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.data::samples    171998.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.inst::samples        52.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.data::samples    171988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.inst::samples        50.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.data::samples    171986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.data::samples    171996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.data::samples    172034.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.data::samples    172038.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.data::samples    171948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.data::samples    172030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.data::samples    172070.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.data::samples    172000.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.022050163000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        67866                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        67866                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            3644203                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState           1191438                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                    1471580                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    625695                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  2943160                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                 1251390                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                   158                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                   20                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                     12.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     24.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                       15                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                      420                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              2943160                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5             1251390                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                  90333                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                  95038                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 115921                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 120726                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 135810                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 139526                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                 111330                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                 115588                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                 111548                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                 114694                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                115241                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                119958                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                117828                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                121561                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                120405                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                120370                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                109408                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                108167                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                 98342                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                 95173                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                 83072                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                 79445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                 72263                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                 68078                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                 51738                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                 48434                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                 42612                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                 39583                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                 32811                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                 29942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                 21175                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                 18836                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                 15199                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                 13480                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                 10792                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                  9499                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                  5926                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                  5144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                  4037                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                  3419                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                  2596                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                  2189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                  1235                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                  1045                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                   781                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                   668                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                   498                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                   417                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                   242                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                   206                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                   146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                   129                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                    90                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                    81                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                    53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                    43                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                    36                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                    26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                    13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 18470                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 23269                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 34828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 39043                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 50582                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 54626                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 61273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 62637                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 66437                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 68206                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 70868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 71843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 73379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 74125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 74692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 75188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 75366                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 84238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                 40839                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                 23046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                 17306                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                 13358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                 10460                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                  8644                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                  6989                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                  5952                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                  5004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                  4286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                  3787                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                  3398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                  3031                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                  2755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                  2519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                  2397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                  2229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                  2062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                  1976                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                  1862                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                  1767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                  1724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                  1494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                  1210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                  1029                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                   837                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                   689                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                   554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                   418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                   417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                   246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        67866                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     43.364571                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    35.071821                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   714.366457                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-4095        67865    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::184320-188415            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        67866                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        67866                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     18.438408                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    18.080446                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     4.065711                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16           40276     59.35%     59.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17            1577      2.32%     61.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18            5310      7.82%     69.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19            1829      2.70%     72.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            5186      7.64%     79.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21            1567      2.31%     82.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22            3081      4.54%     86.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23            1063      1.57%     88.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24            2082      3.07%     91.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25             700      1.03%     92.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26            1394      2.05%     94.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27             376      0.55%     94.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28             691      1.02%     95.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29             283      0.42%     96.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30             582      0.86%     97.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31             173      0.25%     97.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32             959      1.41%     98.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::33             158      0.23%     99.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34             281      0.41%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::35              75      0.11%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36              89      0.13%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::37              27      0.04%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::38              24      0.04%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::39              18      0.03%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::40              21      0.03%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::41               7      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::42              11      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::43               4      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::44              10      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::45               2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::46               3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::47               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::48               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::49               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::50               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::56               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::58               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        67866                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   5056                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               94181120                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            40044480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             3301922379.27709007                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             1403930688.85264730                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  28522304000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     13599.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu00.inst        40224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu00.data     11565152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.data      5503936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.inst         1664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.data      5503616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.inst         1600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.data      5503552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.data      5503872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.data      5505088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.data      5505216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.data      5502336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.data      5504960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.data      5506240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.data      5504000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     40042912                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu00.inst 1410224.531031714985                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu00.data 405465917.251156032085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.inst 62826.232090513950                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.data 192964040.484003901482                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.inst 58338.644084048668                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.data 192952821.513987720013                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.inst 56094.850080816024                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.data 192950577.719984501600                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.inst 33656.910048489612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.data 192961796.690000653267                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.inst 33656.910048489612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.data 193004428.776062071323                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.inst 33656.910048489612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.data 193008916.364068537951                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.inst 33656.910048489612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.data 192905701.839919835329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.inst 31413.116045256975                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.data 192905701.839919835329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.inst 31413.116045256975                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.data 192905701.839919835329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.inst 38144.498054954900                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.data 192907945.633923083544                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.inst 33656.910048489612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.data 192905701.839919835329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.inst 33656.910048489612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.data 192999941.188055604696                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.inst 33656.910048489612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.data 193044817.068120270967                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.inst 31413.116045256975                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.data 192966284.278007119894                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.inst 33656.910048489612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.data 192905701.839919835329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 1403875715.899568080902                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu00.inst         1356                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu00.data       361442                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.inst           66                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.data       171998                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.inst           60                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.data       171988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.inst           58                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.data       171986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.data       171996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.data       172034                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.data       172038                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.data       171948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.data       172030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.data       172070                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.data       172000                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks      1251390                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu00.inst     48360000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu00.data  20007826115                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.inst      3062502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.data  12393450363                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.inst      2611000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.data  12488510341                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.inst      2645502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.data  12475058159                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.inst      1621000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.data  12458828535                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.inst      1690000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.data  12420663639                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.inst      2193500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.data  12476462405                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.inst      1764000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.data  12480153607                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.inst      1657000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.data  12359605435                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.inst      1689000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.data  12275177600                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.inst      1781000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.data  12473486099                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.inst      1748000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.data  12527016164                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.inst      1746500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.data  12469411884                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.inst      1661500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.data  12515506641                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.inst      1967500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.data  12454264847                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.inst      1550500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.data  12438265119                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 703760194836                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu00.inst     35663.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu00.data     55355.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.inst     46401.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.data     72055.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.inst     43516.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.data     72612.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.inst     45612.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.data     72535.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.inst     54033.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.data     72436.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.inst     56333.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.data     72198.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.inst     68546.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.data     72521.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.inst     58800.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.data     72581.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.inst     59178.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.data     71880.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.inst     60321.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.data     71389.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.inst     52382.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.data     72542.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.inst     58266.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.data     72854.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.inst     58216.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.data     72483.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.inst     55383.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.data     72734.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.inst     70267.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.data     72408.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.inst     51683.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.data     72338.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks    562382.79                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu00.inst        43392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu00.data     11566144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.inst         2112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.data      5503936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.inst         1920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.data      5503616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.inst         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.data      5503552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.data      5503872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.data      5505088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.data      5505216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.data      5502336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.data      5504960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.data      5506240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.data      5504000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      94181120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu00.inst        43392                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu01.inst         2112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu02.inst         1920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu03.inst         1856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu04.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu05.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu06.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu07.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu08.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu09.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu10.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu11.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu12.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu13.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu14.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu15.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        60800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     40010624                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     40010624                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu00.inst          678                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu00.data       180721                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.inst           33                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.data        85999                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.inst           30                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.data        85994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.inst           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.data        85993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.data        85998                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.data        86017                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.data        86019                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.data        85974                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.data        86015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.data        86035                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.data        86000                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total        1471580                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       625166                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        625166                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu00.inst      1521292                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu00.data    405500696                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.inst        74045                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.data    192964040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.inst        67314                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.data    192952822                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.inst        65070                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.data    192950578                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.inst        33657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.data    192961797                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.inst        33657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.data    193004429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.inst        35901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.data    193008916                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.inst        33657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.data    192905702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.data    192905702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.data    192905702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.inst        38144                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.data    192907946                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.inst        33657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.data    192905702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.inst        33657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.data    192999941                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.inst        33657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.data    193044817                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.data    192966284                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.inst        33657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.data    192905702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       3301922379                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu00.inst      1521292                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu01.inst        74045                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu02.inst        67314                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu03.inst        65070                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu04.inst        33657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu05.inst        33657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu06.inst        35901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu07.inst        33657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu08.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu09.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu10.inst        38144                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu11.inst        33657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu12.inst        33657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu13.inst        33657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu14.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu15.inst        33657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total      2131604                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks   1402743722                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total      1402743722                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks   1402743722                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.inst      1521292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.data    405500696                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.inst        74045                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.data    192964040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.inst        67314                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.data    192952822                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.inst        65070                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.data    192950578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.inst        33657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.data    192961797                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.inst        33657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.data    193004429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.inst        35901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.data    193008916                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.inst        33657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.data    192905702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.data    192905702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.data    192905702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.inst        38144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.data    192907946                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.inst        33657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.data    192905702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.inst        33657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.data    192999941                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.inst        33657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.data    193044817                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.data    192966284                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.inst        33657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.data    192905702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      4704666101                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             2943002                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts            1251341                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0       184102                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1       183689                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2       183822                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3       183757                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4       184406                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5       184078                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6       185612                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7       184192                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8       183732                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9       183574                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10       183704                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11       183672                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12       183714                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13       183600                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14       183689                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15       183659                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        78182                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        78144                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        78164                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        78152                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        78548                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        78258                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        78658                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        78424                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        78092                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        78082                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        78141                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        78128                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        78096                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        78028                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        78114                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        78130                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat           147931395457                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           5886004000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat      206791435457                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               50265.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          70265.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits            1469810                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            784209                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          62.67                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples      1940324                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    69.173486                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    67.029433                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    20.148076                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        55283      2.85%      2.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127      1726983     89.00%     91.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191       152593      7.86%     99.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255         4990      0.26%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319          344      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383           57      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447           34      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575           32      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total      1940324                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             94176064                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          40042912                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            3301.745120                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW            1403.875716                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                  29.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead              20.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              8.77                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              53.74                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE   9369462870                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   1614580000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  17539074630                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples   1252300.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu00.inst::samples      1208.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu00.data::samples    362191.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu01.inst::samples        62.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu01.data::samples    171988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu02.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu02.data::samples    172000.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu03.inst::samples        54.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu03.data::samples    171986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu04.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu04.data::samples    172000.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu05.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu05.data::samples    172024.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu06.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu06.data::samples    171995.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu07.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu07.data::samples    172042.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu08.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu08.data::samples    171998.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu09.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu09.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu10.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu10.data::samples    171988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu11.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu11.data::samples    171984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu12.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu12.data::samples    171956.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu13.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu13.data::samples    171952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu14.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu14.data::samples    171992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu15.inst::samples        36.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu15.data::samples    172036.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.022046703000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        67859                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        67859                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            3648483                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState           1192502                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                    1472146                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    626182                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                  2944292                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                 1252364                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                   404                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                   64                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                     12.25                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     23.42                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                       12                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                      394                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5              2944292                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5             1252364                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                  90944                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                  95591                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                 115910                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                 120864                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                 136071                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                 139675                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                 111417                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                 115589                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                 111739                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                 114990                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                115456                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                120238                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                117597                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                121159                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                120214                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                119877                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                108529                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                106930                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                 97328                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                 94538                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                 82809                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                 79342                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                 72031                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                 68371                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                 52332                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                 48811                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                 42858                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                 39710                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                 32920                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                 29980                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                 21222                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                 19147                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                 15608                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                 13898                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                 11174                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                  9776                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                  6036                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                  5162                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                  4042                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                  3464                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                  2566                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                  2168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                  1232                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                  1037                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                   823                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                   686                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                   481                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                   416                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                   243                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                   208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                   148                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                   124                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                    83                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                    70                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                    44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                    38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                    32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                    27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                    22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                    20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                    22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                    20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 18778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 23541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 35302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 39473                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                 50846                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                 55283                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                 61955                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                 63135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                 67017                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                 68877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                 71526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                 72474                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                 73606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                 74108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                 74760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                 75190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 75595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 84753                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                 40982                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                 22706                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                 16931                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                 13178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                 10376                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                  8609                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                  6869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                  5735                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                  4786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                  4051                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                  3491                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                  3116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                  2722                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                  2446                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                  2239                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                  2043                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                  1944                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                  1815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                  1696                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                  1602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                  1458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                  1429                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                  1235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                  1004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                   816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                   682                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                   586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                   471                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                   408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                   420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                   220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        67859                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     43.382337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev   713.955885                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-4095        67858    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::184320-188415            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        67859                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        67859                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     18.454162                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    18.095613                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     4.064571                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16           40023     58.98%     58.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17            1591      2.34%     61.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18            5466      8.05%     69.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19            1856      2.74%     72.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20            5190      7.65%     79.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21            1515      2.23%     82.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22            3166      4.67%     86.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23             974      1.44%     88.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24            2061      3.04%     91.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::25             699      1.03%     92.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26            1443      2.13%     94.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::27             399      0.59%     94.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::28             731      1.08%     95.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::29             264      0.39%     96.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::30             634      0.93%     97.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::31             173      0.25%     97.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::32             954      1.41%     98.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::33             174      0.26%     99.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::34             266      0.39%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::35              65      0.10%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::36             102      0.15%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::37              26      0.04%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::38              22      0.03%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::39              14      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::40              11      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::41               9      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::42               8      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::43               6      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::44               5      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::45               3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::46               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::47               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::48               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::49               4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::50               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::58               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        67859                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                  12928                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               94217344                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            40075648                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             3303192366.68291950                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             1405023416.53222156                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  28523114000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     13593.26                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu00.inst        38656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu00.data     11590112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu01.inst         1984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu01.data      5503616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu02.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu02.data      5504000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu03.inst         1728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu03.data      5503552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu04.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu04.data      5504000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu05.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu05.data      5504768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu06.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu06.data      5503840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu07.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu07.data      5505344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu08.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu08.data      5503936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu09.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu09.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu10.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu10.data      5503616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu11.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu11.data      5503488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu12.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu12.data      5502592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu13.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu13.data      5502464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu14.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu14.data      5503744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu15.inst         1152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu15.data      5505152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     40072992                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu00.inst 1355251.577952515101                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu00.data 406340996.912416756153                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu01.inst 69557.614100211867                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu01.data 192952821.513987720013                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu02.inst 65070.026093746586                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu02.data 192966284.278007119894                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu03.inst 60582.438087281305                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu03.data 192950577.719984501600                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu04.inst 40388.292058187537                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu04.data 192966284.278007119894                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu05.inst 40388.292058187537                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu05.data 192993209.806045919657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu06.inst 40388.292058187537                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu06.data 192960674.792999058962                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu07.inst 40388.292058187537                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu07.data 193013403.952075004578                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu08.inst 38144.498054954900                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu08.data 192964040.484003901482                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu09.inst 38144.498054954900                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu09.data 192905701.839919835329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu10.inst 42632.086061420181                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu10.data 192952821.513987720013                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu11.inst 40388.292058187537                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu11.data 192948333.925981253386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu12.inst 40388.292058187537                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu12.data 192916920.809936016798                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu13.inst 40388.292058187537                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu13.data 192912433.221929550171                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu14.inst 38144.498054954900                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu14.data 192957309.101994186640                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu15.inst 40388.292058187537                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu15.data 193006672.570065319538                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 1404930299.081087350845                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu00.inst         1346                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu00.data       362268                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu01.inst           68                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu01.data       171988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu02.inst           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu02.data       172012                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu03.inst           60                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu03.data       172008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu04.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu04.data       172020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu05.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu05.data       172040                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu06.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu06.data       172024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu07.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu07.data       172076                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu08.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu08.data       171998                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu09.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu09.data       171984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu10.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu10.data       171988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu11.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu11.data       171984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu12.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu12.data       171956                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu13.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu13.data       171952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu14.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu14.data       171992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu15.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu15.data       172036                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks      1252364                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu00.inst     47041248                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu00.data  20175565824                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu01.inst      2944500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu01.data  12408417699                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu02.inst      3401000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu02.data  12550589459                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu03.inst      3622000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu03.data  12487422315                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu04.inst      2081000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu04.data  12420676180                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu05.inst      2467500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu05.data  12300443078                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu06.inst      2187500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu06.data  12360365667                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu07.inst      2367500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu07.data  12459714315                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu08.inst      2479500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu08.data  12369030725                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu09.inst      2018000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu09.data  12289099930                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu10.inst      2250500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu10.data  12413503437                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu11.inst      1988500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu11.data  12409874820                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu12.inst      2297000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu12.data  12437497820                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu13.inst      1983500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu13.data  12470268094                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu14.inst      2110500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu14.data  12442104104                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu15.inst      1792000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu15.data  12487949882                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 679302830875                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu00.inst     34948.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu00.data     55692.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu01.inst     43301.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu01.data     72147.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu02.inst     53140.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu02.data     72963.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu03.inst     60366.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu03.data     72597.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu04.inst     57805.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu04.data     72204.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu05.inst     68541.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu05.data     71497.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu06.inst     60763.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu06.data     71852.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu07.inst     65763.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu07.data     72408.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu08.inst     72926.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu08.data     71913.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu09.inst     59352.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu09.data     71454.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu10.inst     59223.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu10.data     72176.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu11.inst     55236.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu11.data     72157.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu12.inst     63805.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu12.data     72329.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu13.inst     55097.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu13.data     72521.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu14.inst     62073.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu14.data     72341.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu15.inst     49777.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu15.data     72589.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks    542416.45                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu00.inst        43072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu00.data     11592576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu01.inst         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu01.data      5503616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu02.inst         2048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu02.data      5504384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu03.inst         1920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu03.data      5504256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu04.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu04.data      5504640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu05.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu05.data      5505280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu06.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu06.data      5504768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu07.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu07.data      5506432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu08.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu08.data      5503936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu09.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu09.data      5503488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu10.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu10.data      5503616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu11.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu11.data      5503488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu12.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu12.data      5502592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu13.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu13.data      5502464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu14.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu14.data      5503744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu15.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu15.data      5505152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      94217344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu00.inst        43072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu01.inst         2176                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu02.inst         2048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu03.inst         1920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu04.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu05.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu06.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu07.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu08.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu09.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu10.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu11.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu12.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu13.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu14.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu15.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        62912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     40042112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     40042112                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu00.inst          673                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu00.data       181134                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu01.inst           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu01.data        85994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu02.inst           32                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu02.data        86006                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu03.inst           30                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu03.data        86004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu04.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu04.data        86010                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu05.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu05.data        86020                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu06.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu06.data        86012                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu07.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu07.data        86038                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu08.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu08.data        85999                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu09.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu09.data        85992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu10.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu10.data        85994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu11.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu11.data        85992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu12.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu12.data        85978                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu13.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu13.data        85976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu14.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu14.data        85996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu15.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu15.data        86018                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total        1472146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       625658                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        625658                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu00.inst      1510073                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu00.data    406427383                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu01.inst        76289                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu01.data    192952822                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu02.inst        71801                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu02.data    192979747                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu03.inst        67314                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu03.data    192975259                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu04.inst        40388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu04.data    192988722                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu05.inst        40388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu05.data    193011160                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu06.inst        40388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu06.data    192993210                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu07.inst        40388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu07.data    193051548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu08.inst        38144                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu08.data    192964040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu09.inst        38144                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu09.data    192948334                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu10.inst        42632                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu10.data    192952822                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu11.inst        40388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu11.data    192948334                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu12.inst        40388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu12.data    192916921                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu13.inst        40388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu13.data    192912433                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu14.inst        38144                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu14.data    192957309                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu15.inst        40388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu15.data    193006673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total       3303192367                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu00.inst      1510073                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu01.inst        76289                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu02.inst        71801                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu03.inst        67314                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu04.inst        40388                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu05.inst        40388                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu06.inst        40388                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu07.inst        40388                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu08.inst        38144                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu09.inst        38144                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu10.inst        42632                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu11.inst        40388                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu12.inst        40388                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu13.inst        40388                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu14.inst        38144                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu15.inst        40388                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total      2205650                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks   1403847668                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total      1403847668                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks   1403847668                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu00.inst      1510073                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu00.data    406427383                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu01.inst        76289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu01.data    192952822                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu02.inst        71801                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu02.data    192979747                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu03.inst        67314                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu03.data    192975259                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu04.inst        40388                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu04.data    192988722                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu05.inst        40388                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu05.data    193011160                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu06.inst        40388                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu06.data    192993210                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu07.inst        40388                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu07.data    193051548                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu08.inst        38144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu08.data    192964040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu09.inst        38144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu09.data    192948334                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu10.inst        42632                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu10.data    192952822                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu11.inst        40388                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu11.data    192948334                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu12.inst        40388                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu12.data    192916921                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu13.inst        40388                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu13.data    192912433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu14.inst        38144                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu14.data    192957309                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu15.inst        40388                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu15.data    193006673                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total      4707040035                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts             2943888                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts            1252281                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0       184116                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1       183828                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2       184281                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3       184384                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4       184498                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5       184200                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6       184722                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7       184198                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8       183718                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9       183663                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10       183668                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11       183784                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12       183678                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13       183630                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14       183711                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15       183809                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        78204                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        78220                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        78126                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        78240                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        78582                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        78386                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        78825                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        78526                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        78094                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        78193                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        78154                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        78224                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        78082                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        78070                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        78110                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        78245                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat           147687795097                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           5887776000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat      206565555097                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               50167.60                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          70167.60                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits            1470479                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            783713                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          62.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples      1941976                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    69.144698                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    67.009312                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    20.135343                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-63        55211      2.84%      2.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-127      1729341     89.05%     91.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-191       152120      7.83%     99.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-255         4793      0.25%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-319          356      0.02%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-383           51      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-447           46      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::448-511           10      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-575           48      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total      1941976                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             94204416                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          40072992                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW            3302.739120                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW            1404.930299                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                  29.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead              20.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              8.78                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              53.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE   9336033868                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   1614580000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  17572503632                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples   1252014.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu00.inst::samples      1261.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu00.data::samples    362160.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu01.inst::samples        58.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu01.data::samples    172092.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu02.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu02.data::samples    172100.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu03.inst::samples        52.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu03.data::samples    172035.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu04.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu04.data::samples    171960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu05.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu05.data::samples    171971.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu06.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu06.data::samples    171964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu07.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu07.data::samples    171950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu08.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu08.data::samples    171992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu09.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu09.data::samples    172070.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu10.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu10.data::samples    172011.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu11.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu11.data::samples    171948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu12.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu12.data::samples    171952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu13.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu13.data::samples    171948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu14.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu14.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu15.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu15.data::samples    171984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.022047347000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        67803                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        67803                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            3650819                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState           1191706                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                    1472143                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    626028                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                  2944286                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                 1252056                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                   464                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                   42                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                     12.27                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     27.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        9                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                      353                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5              2944286                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5             1252056                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                  91292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                  95994                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                 116445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                 121252                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                 135975                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                 139567                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                 111266                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                 115629                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                 111736                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                 114547                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                115176                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                119831                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                117413                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                121584                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                120581                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                120150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                108457                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                107004                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                 97386                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                 94277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                 82323                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                 78918                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                 71961                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                 68111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                 52291                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                 48800                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                 42556                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                 39633                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                 32818                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                 29917                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                 21421                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                 19309                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                 15612                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                 13886                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                 11178                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                  9730                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                  6092                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                  5352                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                  4246                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                  3621                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                  2647                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                  2271                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                  1304                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                  1121                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                   848                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                   675                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                   451                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                   350                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                   182                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                   162                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                   126                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                   100                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                    63                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                    53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                    35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                    25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                    18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                    17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 18737                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 23667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 35096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 39418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                 50849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                 55166                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                 61937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                 63205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                 67034                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                 68689                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                 71355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                 72482                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                 73885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                 74524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                 75101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                 75598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 75917                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 84751                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                 41068                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                 22592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                 16844                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                 13251                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                 10382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                  8713                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                  7072                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                  5832                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                  4923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                  4229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                  3660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                  3214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                  2825                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                  2517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                  2272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                  2004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                  1807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                  1637                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                  1514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                  1314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                  1186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                  1221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                  1036                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                   798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                   632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                   534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                   454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                   356                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                   254                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                   287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                   160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        67803                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     43.417253                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean    35.139450                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev   714.655343                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-4095        67802    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::184320-188415            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        67803                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        67803                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     18.465245                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    18.105763                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     4.071742                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16           39862     58.79%     58.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17            1600      2.36%     61.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18            5442      8.03%     69.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19            1900      2.80%     71.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20            5154      7.60%     79.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21            1558      2.30%     81.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22            3154      4.65%     86.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::23            1084      1.60%     88.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24            2083      3.07%     91.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::25             672      0.99%     92.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26            1443      2.13%     94.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::27             428      0.63%     94.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::28             670      0.99%     95.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::29             291      0.43%     96.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::30             622      0.92%     97.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::31             177      0.26%     97.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::32             933      1.38%     98.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::33             158      0.23%     99.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::34             281      0.41%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::35              59      0.09%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::36              77      0.11%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::37              32      0.05%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::38              36      0.05%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::39              27      0.04%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::40              20      0.03%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::41               3      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::42              12      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::43              10      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::44               6      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::45               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::46               3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::47               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::48               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::51               2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::54               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        67803                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                  14848                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               94217152                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            40065792                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             3303185635.30091000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             1404677872.25572371                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  28522967500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     13594.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu00.inst        40352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu00.data     11589120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu01.inst         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu01.data      5506944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu02.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu02.data      5507200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu03.inst         1664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu03.data      5505120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu04.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu04.data      5502720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu05.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu05.data      5503072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu06.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu06.data      5502848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu07.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu07.data      5502400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu08.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu08.data      5503744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu09.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu09.data      5506240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu10.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu10.data      5504352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu11.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu11.data      5502336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu12.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu12.data      5502464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu13.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu13.data      5502336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu14.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu14.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu15.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu15.data      5503488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     40063968                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu00.inst 1414712.119038180215                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu00.data 406306218.105366647243                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu01.inst 65070.026093746586                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu01.data 193069498.802155822515                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu02.inst 62826.232090513950                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu02.data 193078473.978168755770                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu03.inst 58338.644084048668                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu03.data 193005550.673063695431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu04.inst 29169.322042024334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu04.data 192921408.397942483425                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu05.inst 29169.322042024334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu05.data 192933749.264960259199                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu06.inst 29169.322042024334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu06.data 192925895.985948950052                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu07.inst 29169.322042024334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu07.data 192910189.427926301956                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu08.inst 29169.322042024334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu08.data 192957309.101994186640                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu09.inst 29169.322042024334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu09.data 193044817.068120270967                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu10.inst 29169.322042024334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu10.data 192978625.145024895668                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu11.inst 29169.322042024334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu11.data 192907945.633923083544                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu12.inst 29169.322042024334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu12.data 192912433.221929550171                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu13.inst 29169.322042024334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu13.data 192907945.633923083544                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu14.inst 29169.322042024334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu14.data 192905701.839919835329                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu15.inst 29169.322042024334                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu15.data 192948333.925981253386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 1404613924.126631736755                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu00.inst         1382                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu00.data       362238                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu01.inst           62                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu01.data       172094                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu02.inst           60                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu02.data       172114                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu03.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu03.data       172068                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu04.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu04.data       171986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu05.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu05.data       171992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu06.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu06.data       171986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu07.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu07.data       171988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu08.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu08.data       171992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu09.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu09.data       172108                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu10.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu10.data       172046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu11.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu11.data       171948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu12.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu12.data       171952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu13.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu13.data       171948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu14.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu14.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu15.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu15.data       171984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks      1252056                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu00.inst     47776004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu00.data  20152415635                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu01.inst      2764000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu01.data  12388414610                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu02.inst      3118000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu02.data  12453997374                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu03.inst      2652000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu03.data  12387421378                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu04.inst      1627500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu04.data  12401646923                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu05.inst      1752000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu05.data  12347553122                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu06.inst      1606500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu06.data  12429347206                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu07.inst      1575500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu07.data  12569063416                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu08.inst      1624000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu08.data  12390501843                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu09.inst      1643500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu09.data  12348586641                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu10.inst      1928000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu10.data  12432848639                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu11.inst      1296000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu11.data  12392019686                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu12.inst      1449500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu12.data  12420303920                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu13.inst      1531500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu13.data  12444295709                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu14.inst      1489000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu14.data  12381979700                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu15.inst      1256500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu15.data  12517291079                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 789236293337                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu00.inst     34570.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu00.data     55633.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu01.inst     44580.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu01.data     71986.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu02.inst     51966.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu02.data     72359.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu03.inst     47357.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu03.data     71991.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu04.inst     58125.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu04.data     72108.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu05.inst     62571.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu05.data     71791.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu06.inst     57375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu06.data     72269.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu07.inst     56267.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu07.data     73081.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu08.inst     58000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu08.data     72041.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu09.inst     58696.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu09.data     71749.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu10.inst     68857.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu10.data     72264.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu11.inst     46285.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu11.data     72068.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu12.inst     51767.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu12.data     72231.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu13.inst     54696.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu13.data     72372.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu14.inst     53178.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu14.data     72010.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu15.inst     44875.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu15.data     72781.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks    630352.23                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu00.inst        44160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu00.data     11591616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu01.inst         1984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu01.data      5507008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu02.inst         1920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu02.data      5507648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu03.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu03.data      5506176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu04.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu04.data      5503552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu05.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu05.data      5503744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu06.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu06.data      5503552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu07.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu07.data      5503616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu08.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu08.data      5503744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu09.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu09.data      5507456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu10.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu10.data      5505472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu11.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu11.data      5502336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu12.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu12.data      5502464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu13.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu13.data      5502336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu14.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu14.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu15.inst          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu15.data      5503488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      94217088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu00.inst        44160                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu01.inst         1984                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu02.inst         1920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu03.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu04.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu05.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu06.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu07.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu08.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu09.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu10.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu11.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu12.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu13.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu14.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu15.inst          896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        60608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     40031040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     40031040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu00.inst          690                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu00.data       181119                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu01.inst           31                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu01.data        86047                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu02.inst           30                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu02.data        86057                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu03.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu03.data        86034                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu04.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu04.data        85993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu05.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu05.data        85996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu06.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu06.data        85993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu07.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu07.data        85994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu08.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu08.data        85996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu09.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu09.data        86054                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu10.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu10.data        86023                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu11.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu11.data        85974                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu12.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu12.data        85976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu13.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu13.data        85974                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu14.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu14.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu15.inst           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu15.data        85992                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total        1472142                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       625485                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        625485                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu00.inst      1548218                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu00.data    406393726                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu01.inst        69558                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu01.data    193071743                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu02.inst        67314                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu02.data    193094181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu03.inst        62826                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu03.data    193042573                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu04.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu04.data    192950578                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu05.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu05.data    192957309                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu06.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu06.data    192950578                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu07.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu07.data    192952822                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu08.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu08.data    192957309                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu09.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu09.data    193087449                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu10.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu10.data    193017892                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu11.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu11.data    192907946                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu12.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu12.data    192912433                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu13.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu13.data    192907946                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu14.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu14.data    192905702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu15.inst        31413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu15.data    192948334                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total       3303183392                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu00.inst      1548218                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu01.inst        69558                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu02.inst        67314                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu03.inst        62826                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu04.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu05.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu06.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu07.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu08.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu09.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu10.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu11.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu12.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu13.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu14.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu15.inst        31413                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total      2124873                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks   1403459492                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total      1403459492                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks   1403459492                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu00.inst      1548218                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu00.data    406393726                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu01.inst        69558                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu01.data    193071743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu02.inst        67314                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu02.data    193094181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu03.inst        62826                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu03.data    193042573                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu04.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu04.data    192950578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu05.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu05.data    192957309                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu06.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu06.data    192950578                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu07.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu07.data    192952822                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu08.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu08.data    192957309                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu09.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu09.data    193087449                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu10.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu10.data    193017892                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu11.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu11.data    192907946                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu12.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu12.data    192912433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu13.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu13.data    192907946                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu14.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu14.data    192905702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu15.inst        31413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu15.data    192948334                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total      4706642884                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts             2943822                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts            1251999                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0       184176                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1       184935                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2       183734                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3       183865                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4       184422                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5       184152                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6       184608                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7       184114                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8       183828                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9       183735                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10       183700                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11       183726                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12       183664                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13       183642                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14       183670                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15       183851                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        78232                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        78204                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        78116                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        78234                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        78524                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        78342                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        78692                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        78441                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        78140                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        78218                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        78182                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        78202                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        78088                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        78080                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        78092                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        78212                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat           147656336385                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           5887644000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat      206532776385                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               50158.04                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          70158.04                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits            1470263                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            782723                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           49.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          62.52                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples      1942833                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    69.108416                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    66.985137                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    19.999203                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-63        55412      2.85%      2.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-127      1730881     89.09%     91.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-191       151161      7.78%     99.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-255         4945      0.25%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-319          340      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-383           51      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-447           15      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-511           14      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-575           14      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total      1942833                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             94202304                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          40063968                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW            3302.665075                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW            1404.613924                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                  29.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead              20.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              8.78                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              53.70                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE   9340247869                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   1614580000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  17568289631                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3513208                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501914                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2233                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3367619                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               329                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              237                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2379016                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2379016                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            3869                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3509340                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls0.port         1973                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls1.port         1906                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls2.port         1891                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls3.port         1943                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::total         7713                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls0.port       543783                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls1.port       543048                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls2.port       544204                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls3.port       544168                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::total      2175203                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls0.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls1.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls2.port           68                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls3.port           62                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::total          266                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls0.port       257761                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls1.port       257776                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls2.port       257844                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls3.port       257959                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::total      1031340                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls0.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls1.port           61                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls2.port           64                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls3.port           60                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::total          249                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls0.port       257749                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls1.port       257759                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls2.port       257828                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls3.port       257985                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::total      1031321                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls0.port           60                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls1.port           59                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls2.port           60                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls3.port           56                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::total          235                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls0.port       257815                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls1.port       257757                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls2.port       257821                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls3.port       257881                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::total      1031274                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls0.port       257744                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls1.port       257760                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls2.port       257821                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls3.port       257768                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::total      1031093                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls0.port       257648                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls1.port       257818                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls2.port       257838                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls3.port       257775                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::total      1031079                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls1.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::total          130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls0.port       257627                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls1.port       257858                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls2.port       257835                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls3.port       257770                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::total      1031090                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls0.port       257674                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls1.port       257698                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls2.port       257904                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls3.port       257772                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::total      1031048                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls0.port       257663                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls1.port       257698                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls2.port       257895                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls3.port       257808                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::total      1031064                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls0.port       257626                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls1.port       257697                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls2.port       257778                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls3.port       257928                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::total      1031029                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls0.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls1.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls2.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls0.port       257695                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls1.port       257702                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls2.port       257826                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls3.port       257893                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::total      1031116                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls0.port       257751                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls1.port       257698                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls2.port       257820                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls3.port       257752                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::total      1031021                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls0.port       257757                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls1.port       257798                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls2.port       257792                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls3.port       257754                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::total      1031101                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls0.port       257631                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls1.port       257855                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls2.port       257786                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls3.port       257752                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::total      1031024                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls1.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls2.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls0.port       257666                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls1.port       257814                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls2.port       257837                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls3.port       257747                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::total      1031064                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls0.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls1.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls3.port           28                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls0.port       257633                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls1.port       257696                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls2.port       257908                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls3.port       257790                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::total      1031027                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17651863                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls0.port        81408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls1.port        78592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls2.port        77952                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls3.port        80128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::total       318080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls0.port     14131072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls1.port     14106624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls2.port     14147584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls3.port     14151040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::total     56536320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls0.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls1.port         2240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls2.port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls3.port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::total         8576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls0.port      8003712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls1.port      8001792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls2.port      8002752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls3.port      8006336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::total     32014592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls0.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls1.port         1984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls2.port         2048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls3.port         1920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::total         8000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls0.port      8003392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls1.port      8001472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls2.port      8003392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls3.port      8006976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::total     32015232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls0.port         1920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls1.port         1920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls2.port         1920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls3.port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::total         7552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls0.port      8006016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls1.port      8001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls2.port      8003264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls3.port      8004224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::total     32014912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls0.port      8003264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls1.port      8001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls2.port      8003520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls3.port      8001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::total     32009536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls0.port      8000768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls1.port      8003904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls2.port      8004288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls3.port      8001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::total     32010496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls1.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::total         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls0.port      8000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls1.port      8004096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls2.port      8003712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls3.port      8001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::total     32009152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls0.port      8001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls1.port      7999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls2.port      8006528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls3.port      8001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::total     32009216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls0.port      8001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls1.port      7999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls2.port      8003968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls3.port      8001472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::total     32006656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls0.port      8000192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls1.port      7999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls2.port      8002240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls3.port      8006464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::total     32008768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls0.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls1.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls2.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls0.port      8001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls1.port      7999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls2.port      8002496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls3.port      8004416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::total     32008832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls0.port      8004224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls1.port      7999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls2.port      8002304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls3.port      8000000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::total     32006464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls0.port      8003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls1.port      8002688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls2.port      8001536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls3.port      8000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::total     32007808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls0.port      8000256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls1.port      8005056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls2.port      8001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls3.port      8000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::total     32006720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls0.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls1.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls2.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls0.port      8001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls1.port      8002880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls2.port      8002560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls3.port      7999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::total     32006592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls1.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls3.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls0.port      8000192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls1.port      8000000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls2.port      8005120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls3.port      8001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::total     32006464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                537068160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             4918                       # Total snoops (Count)
system.membus.snoopTraffic                     299584                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5892592                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.009586                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.278712                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5870617     99.63%     99.63% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    17551      0.30%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      472      0.01%     99.93% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      400      0.01%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      287      0.00%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      293      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      247      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      230      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::8                      227      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::9                      235      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::10                     230      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::11                     221      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::12                     220      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::13                     220      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::14                     222      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::15                     911      0.02%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::16                       6      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::17                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::18                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::19                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::20                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::21                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::22                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::23                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::24                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::25                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::26                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::27                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::28                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::29                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::30                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::31                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::33                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::34                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::35                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::36                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::37                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::38                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::39                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::40                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::41                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::42                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::43                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::44                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::45                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::46                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::47                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::48                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::49                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::50                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::51                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::52                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::53                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::54                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::55                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::56                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::57                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::58                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::59                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::60                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::61                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::62                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::63                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::64                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               19                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5892592                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  28523117500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer32.occupancy         6252982251                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer32.utilization              0.2                       # Layer utilization (Ratio)
system.membus.reqLayer33.occupancy         6253109461                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer33.utilization              0.2                       # Layer utilization (Ratio)
system.membus.reqLayer34.occupancy         6257338434                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer34.utilization              0.2                       # Layer utilization (Ratio)
system.membus.reqLayer35.occupancy         6257593269                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer35.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13818995                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            670247                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy        1780805166                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            633748                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy        1781528437                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         3695170879                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            337499                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy        1780816085                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            341999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy        1780387342                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            350500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy        1780851849                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            339500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy        1782000566                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer41.occupancy            323750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer41.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer42.occupancy        1781601527                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer42.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer46.occupancy            323250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer47.occupancy        1780185930                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer47.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer51.occupancy            360250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer51.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer52.occupancy        1780919602                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer52.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer56.occupancy            339750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer56.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer57.occupancy        1782288562                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer57.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             702249                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer61.occupancy            337250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer61.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer62.occupancy        1781285981                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer62.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer66.occupancy            340250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer66.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer67.occupancy        1780788042                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer67.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy         1781978773                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer71.occupancy            324750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer71.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer72.occupancy        1780986906                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer72.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer76.occupancy            340000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer76.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer77.occupancy        1782437050                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer77.utilization             0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11765905                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5873273                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        22465                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
