// Seed: 2771085431
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wor id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd26
) (
    output wire  id_0,
    output uwire id_1
    , _id_4,
    output uwire id_2
);
  logic [7:0] id_5;
  assign id_2 = id_4 > -1;
  assign id_5[id_4] = 1;
  tri id_6 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
