// Seed: 2802319246
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri0 id_3
);
  logic id_5;
  ;
  wire id_6;
  ;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1
    , id_9,
    output supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    output wand id_5,
    output logic id_6,
    input wand id_7
);
  id_10 :
  assert property (@(posedge id_3) id_3)
  else id_6 = id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_1,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
