
---------- Begin Simulation Statistics ----------
final_tick                                   64036000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187176                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686500                       # Number of bytes of host memory used
host_op_rate                                   215485                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.06                       # Real time elapsed on the host
host_tick_rate                             1045832316                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11444                       # Number of instructions simulated
sim_ops                                         13191                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000064                       # Number of seconds simulated
sim_ticks                                    64036000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             26.687211                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     866                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3245                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               579                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2610                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 61                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              135                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3876                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     324                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       11444                       # Number of instructions committed
system.cpu.committedOps                         13191                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.595596                       # CPI: cycles per instruction
system.cpu.discardedOps                          1897                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10770                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2542                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1451                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           43297                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178712                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            64036                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    9218     69.88%     69.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                     50      0.38%     70.26% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.16%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.42% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2001     15.17%     85.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1901     14.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    13191                       # Class of committed instruction
system.cpu.tickCycles                           20739                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           556                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          823                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                481                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           481                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        35584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               556                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     556    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 556                       # Request fanout histogram
system.membus.respLayer1.occupancy            2966000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              556000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          176                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               75                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              75                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          117                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        12288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  52416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              643                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038880                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.193460                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    618     96.11%     96.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     25      3.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                643                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1175000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            577998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1354998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       83                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                      83                       # number of overall hits
system.l2.demand_misses::.cpu.inst                381                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                179                       # number of demand (read+write) misses
system.l2.demand_misses::total                    560                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               381                       # number of overall misses
system.l2.overall_misses::.cpu.data               179                       # number of overall misses
system.l2.overall_misses::total                   560                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     17713000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         54869000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37156000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     17713000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        54869000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              192                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  643                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             192                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 643                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.844789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.932292                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870918                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.844789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.932292                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870918                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97522.309711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 98955.307263                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97980.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97522.309711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 98955.307263                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97980.357143                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               556                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              556                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29388000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     14001000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     43389000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29388000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     14001000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     43389000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.840355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.921875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.864697                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.840355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.921875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.864697                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77540.897098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79101.694915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78037.769784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77540.897098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79101.694915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78037.769784                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks          169                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              169                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          169                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          169                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              75                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  75                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      7260000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7260000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        96800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        96800                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5760000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5760000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        76800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        76800                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37156000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37156000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.844789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.844789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97522.309711                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97522.309711                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          379                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          379                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29388000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29388000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.840355                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.840355                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77540.897098                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77540.897098                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10453000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10453000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.888889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.888889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100509.615385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100509.615385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8241000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8241000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.871795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.871795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80794.117647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80794.117647                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   298.400310                       # Cycle average of tags in use
system.l2.tags.total_refs                         812                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       556                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.460432                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       196.290667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       102.109643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.005990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.009106                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.016968                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7084                       # Number of tag accesses
system.l2.tags.data_accesses                     7084                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          11328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24256                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 556                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         378786932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         176900493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             555687426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    378786932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        378786932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        378786932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        176900493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            555687426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000552000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1123                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4414250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14839250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7939.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26689.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      417                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.896296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.950443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.458508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           36     26.67%     26.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           49     36.30%     62.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     14.07%     77.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      8.89%     85.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      2.96%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      4.44%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.22%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.74%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            5      3.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          135                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  35584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   35584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       555.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    555.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      63926000                       # Total gap between requests
system.mem_ctrls.avgGap                     114974.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        11328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 378786932.350552856922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 176900493.472421765327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9937250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4902000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26219.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27694.92                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               189750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1756440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         28107840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           920160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           36276870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        566.507433                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2161750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     59794250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               606900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               322575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2213400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4917120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         26982090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1868160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           36910245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.398354                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4623500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     57332500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        64036000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4048                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4048                       # number of overall hits
system.cpu.icache.overall_hits::total            4048                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          451                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            451                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          451                       # number of overall misses
system.cpu.icache.overall_misses::total           451                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40902000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40902000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40902000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40902000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4499                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100244                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.100244                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100244                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.100244                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 90691.796009                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 90691.796009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 90691.796009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 90691.796009                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          176                       # number of writebacks
system.cpu.icache.writebacks::total               176                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          451                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40000000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40000000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40000000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40000000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.100244                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.100244                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.100244                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.100244                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88691.796009                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88691.796009                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88691.796009                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88691.796009                       # average overall mshr miss latency
system.cpu.icache.replacements                    176                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4048                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4048                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          451                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           451                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40902000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40902000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.100244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 90691.796009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 90691.796009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40000000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40000000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.100244                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.100244                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88691.796009                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88691.796009                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           153.901261                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4499                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               451                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.975610                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   153.901261                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.300588                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.300588                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          275                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.537109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4950                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4950                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3802                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3802                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3822                       # number of overall hits
system.cpu.dcache.overall_hits::total            3822                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          238                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            238                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          251                       # number of overall misses
system.cpu.dcache.overall_misses::total           251                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23424000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23424000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23424000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23424000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4040                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4040                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4073                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4073                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058911                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061625                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061625                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 98420.168067                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 98420.168067                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93322.709163                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93322.709163                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           55                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          192                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          192                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17518000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17518000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18591000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18591000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.045297                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045297                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047140                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047140                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95726.775956                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95726.775956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 96828.125000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96828.125000                       # average overall mshr miss latency
system.cpu.dcache.replacements                      4                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          113                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           113                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10918000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10918000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051481                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051481                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 96619.469027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96619.469027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10031000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.049203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92879.629630                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92879.629630                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1720                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1720                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12506000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12506000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1845                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1845                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.067751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.067751                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       100048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total       100048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           50                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7487000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7487000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040650                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040650                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99826.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99826.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           33                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.393939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.393939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1073000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1073000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 119222.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 119222.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           108.236743                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4050                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               192                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.093750                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   108.236743                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.105700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.105700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.183594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8410                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8410                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     64036000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
