#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 15 21:02:43 2025
# Process ID: 31932
# Current directory: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33444 C:\Users\ASUS TUF\Documents\Vivado\Nano_Alts\Lower1\Lab10.xpr
# Log file: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/vivado.log
# Journal file: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 972.902 ; gain = 244.457
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/imports/new/Slow_Clk.vhd}}]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 21:30:03 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1525.895 ; gain = 322.387
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 1547.922 ; gain = 16.504
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 21:34:47 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.817 . Memory (MB): peak = 1981.262 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 21:42:18 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 21:47:45 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Thu May 15 21:48:43 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.681 . Memory (MB): peak = 2008.105 ; gain = 0.000
close [ open {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Slow_Clk_Div.vhd} w ]
add_files {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Slow_Clk_Div.vhd}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 21:56:47 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 2018.426 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 21:58:21 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.706 . Memory (MB): peak = 2030.379 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 22:04:04 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.668 . Memory (MB): peak = 2035.109 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 23:29:22 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.898 . Memory (MB): peak = 2211.504 ; gain = 0.000
close [ open {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Slow_Clk_LFSR.vhd} w ]
add_files {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Slow_Clk_LFSR.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu May 15 23:59:23 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Slow_Clk_LFSR' instantiated as 'SlowClk' [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Computer.vhd:51]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.736 . Memory (MB): peak = 2222.508 ; gain = 0.000
launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2222.508 ; gain = 0.000
[Fri May 16 00:01:50 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May 16 00:03:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.684 . Memory (MB): peak = 2231.676 ; gain = 0.062
close [ open {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Slow_Clk_RO.vhd} w ]
add_files {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Slow_Clk_RO.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May 16 00:08:13 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.734 . Memory (MB): peak = 2237.543 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Comp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Comp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/AU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Computer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Computer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Display_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Display_Driver
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Slow_Clk_RO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk_RO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1583b26344940f9b507640dfaa62bca --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L secureip -L xpm --snapshot Test_Comp_behav xil_defaultlib.Test_Comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package ieee.std_logic_arith
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk_RO [slow_clk_ro_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_PC [register_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_Inc [pc_inc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Load_Selector [load_selector_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_8 [decoder_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX8 [mux8_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv [\xbip_addsub_v3_0_5_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling architecture behavioral of entity xil_defaultlib.AU [au_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.Display_Driver [display_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.Computer [computer_default]
Compiling architecture behavioral of entity xil_defaultlib.test_comp
Built simulation snapshot Test_Comp_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2239.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Comp_behav -key {Behavioral:sim_1:Functional:Test_Comp} -tclbatch {Test_Comp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Comp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Comp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2268.105 ; gain = 30.562
run all
run: Time (s): cpu = 00:03:25 ; elapsed = 00:03:01 . Memory (MB): peak = 2270.230 ; gain = 0.000
run all
run: Time (s): cpu = 00:02:20 ; elapsed = 00:02:04 . Memory (MB): peak = 2270.230 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1

update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Fri May 16 00:15:30 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Comp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Comp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Computer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Computer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Slow_Clk_LFSR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk_LFSR
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1583b26344940f9b507640dfaa62bca --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L secureip -L xpm --snapshot Test_Comp_behav xil_defaultlib.Test_Comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package ieee.std_logic_arith
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk_LFSR [slow_clk_lfsr_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_PC [register_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_Inc [pc_inc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Load_Selector [load_selector_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_8 [decoder_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX8 [mux8_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv [\xbip_addsub_v3_0_5_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling architecture behavioral of entity xil_defaultlib.AU [au_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.Display_Driver [display_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.Computer [computer_default]
Compiling architecture behavioral of entity xil_defaultlib.test_comp
Built simulation snapshot Test_Comp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Comp_behav -key {Behavioral:sim_1:Functional:Test_Comp} -tclbatch {Test_Comp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Comp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Comp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2270.230 ; gain = 0.000
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.697 . Memory (MB): peak = 2270.230 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2270.230 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/PC_Inc_DSP.vhd} w ]
add_files {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/PC_Inc_DSP.vhd}}
update_compile_order -fileset sources_1
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_1 -dir {c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip}
set_property -dict [list CONFIG.Implementation {DSP48} CONFIG.A_Type {Unsigned} CONFIG.A_Width {3} CONFIG.B_Width {3} CONFIG.Latency {0} CONFIG.CE {false} CONFIG.Out_Width {3} CONFIG.B_Value {000}] [get_ips c_addsub_1]
generate_target {instantiation_template} [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_addsub_1'...
generate_target all [get_files  {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_addsub_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_addsub_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_addsub_1'...
catch { config_ip_cache -export [get_ips -all c_addsub_1] }
export_ip_user_files -of_objects [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci}}]
launch_runs -jobs 8 c_addsub_1_synth_1
[Fri May 16 00:26:08 2025] Launched c_addsub_1_synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/c_addsub_1_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_1/c_addsub_1.xci}}] -directory {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files} -ipstatic_source_dir {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/questa} {riviera=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close [ open {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Instruction_Decoder_B.vhd} w ]
add_files {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Instruction_Decoder_B.vhd}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Instruction_Decoder(Behavioral)' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 17 of file C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Instruction_Decoder.vhd
Duplicate found in file C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Instruction_Decoder_B.vhd
[Fri May 16 00:30:52 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_1/c_addsub_1.dcp' for cell 'NP1/Incrementer/Add'
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.748 . Memory (MB): peak = 2277.348 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri May 16 00:54:24 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2290.141 ; gain = 3.047
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.741 . Memory (MB): peak = 2292.969 ; gain = 0.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Comp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Comp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Computer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Computer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Instruction_Decoder_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder_B
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1583b26344940f9b507640dfaa62bca --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L secureip -L xpm --snapshot Test_Comp_behav xil_defaultlib.Test_Comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package ieee.std_logic_arith
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [\Slow_Clk(bit_width=1,n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.Register_PC [register_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_Inc [pc_inc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder_B [instruction_decoder_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Load_Selector [load_selector_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_8 [decoder_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX8 [mux8_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv [\xbip_addsub_v3_0_5_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling architecture behavioral of entity xil_defaultlib.AU [au_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.Display_Driver [display_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.Computer [computer_default]
Compiling architecture behavioral of entity xil_defaultlib.test_comp
Built simulation snapshot Test_Comp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Comp_behav -key {Behavioral:sim_1:Functional:Test_Comp} -tclbatch {Test_Comp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Comp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Comp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2294.730 ; gain = 0.000
save_wave_config {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg}}
WARNING: [filemgmt 56-12] File 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg' cannot be added to the project because it already exists in the project, skipping this file
set_property xsim.view {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg} {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Comp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Comp_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1583b26344940f9b507640dfaa62bca --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L secureip -L xpm --snapshot Test_Comp_behav xil_defaultlib.Test_Comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Comp_behav -key {Behavioral:sim_1:Functional:Test_Comp} -tclbatch {Test_Comp.tcl} -view {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg}
source Test_Comp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Comp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2298.609 ; gain = 1.371
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Comp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Comp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/Instruction_Decoder_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder_B
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1583b26344940f9b507640dfaa62bca --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L secureip -L xpm --snapshot Test_Comp_behav xil_defaultlib.Test_Comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package ieee.std_logic_arith
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [\Slow_Clk(bit_width=1,n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.Register_PC [register_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_Inc [pc_inc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder_B [instruction_decoder_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Load_Selector [load_selector_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_8 [decoder_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX8 [mux8_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv [\xbip_addsub_v3_0_5_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling architecture behavioral of entity xil_defaultlib.AU [au_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.Display_Driver [display_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.Computer [computer_default]
Compiling architecture behavioral of entity xil_defaultlib.test_comp
Built simulation snapshot Test_Comp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Comp_behav -key {Behavioral:sim_1:Functional:Test_Comp} -tclbatch {Test_Comp.tcl} -view {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg}
source Test_Comp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Comp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2298.609 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 16 01:01:01 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.734 . Memory (MB): peak = 2303.340 ; gain = 0.090
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Comp' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Comp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a1583b26344940f9b507640dfaa62bca --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L xil_defaultlib -L secureip -L xpm --snapshot Test_Comp_behav xil_defaultlib.Test_Comp -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package ieee.std_logic_arith
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [\Slow_Clk(bit_width=1,n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.Register_PC [register_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_Inc [pc_inc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Load_Selector [load_selector_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_8 [decoder_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_4bit [register_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX8 [mux8_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv [\xbip_addsub_v3_0_5_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture c_addsub_0_arch of entity xil_defaultlib.c_addsub_0 [c_addsub_0_default]
Compiling architecture behavioral of entity xil_defaultlib.AU [au_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.NanoProcessor [nanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.Display_Driver [display_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.Computer [computer_default]
Compiling architecture behavioral of entity xil_defaultlib.test_comp
Built simulation snapshot Test_Comp_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Comp_behav -key {Behavioral:sim_1:Functional:Test_Comp} -tclbatch {Test_Comp.tcl} -view {{C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Test_Comp_behav.wcfg}
source Test_Comp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Comp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2306.918 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri May 16 01:03:03 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/sources_1/ip/c_addsub_0/c_addsub_0.dcp' for cell 'NP1/Arithmetic_Unit/addsub'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
Finished Parsing XDC File [C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Lower1/Lab10.srcs/constrs_1/imports/Basic/Basic_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.767 . Memory (MB): peak = 2318.910 ; gain = 0.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 16 01:07:09 2025...
