{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670817577086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670817577087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 00:59:36 2022 " "Processing started: Mon Dec 12 00:59:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670817577087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670817577087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670817577087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670817577595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulaaoc.v 1 1 " "Found 1 design units, including 1 entities, in source file ulaaoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULAAOC " "Found entity 1: ULAAOC" {  } { { "ULAAOC.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ULAAOC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaand.v 1 1 " "Found 1 design units, including 1 entities, in source file portaand.v" { { "Info" "ISGN_ENTITY_NAME" "1 PortaAND " "Found entity 1: PortaAND" {  } { { "PortaAND.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/PortaAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3ent8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3ent8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3ent8bits " "Found entity 1: mux3ent8bits" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2entradas.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2entradas.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2entradas " "Found entity 1: mux2entradas" {  } { { "mux2entradas.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux2entradas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2ent8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2ent8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2ent8bits " "Found entity 1: mux2ent8bits" {  } { { "mux2ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux2ent8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2bits4entradas.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2bits4entradas.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2bits4entradas " "Found entity 1: mux2bits4entradas" {  } { { "mux2bits4entradas.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux2bits4entradas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2bits3entradas.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2bits3entradas.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2bits3entradas " "Found entity 1: mux2bits3entradas" {  } { { "mux2bits3entradas.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux2bits3entradas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoinst.v 1 1 " "Found 1 design units, including 1 entities, in source file memoinst.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoInst " "Found entity 1: memoInst" {  } { { "memoInst.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/memoInst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memodados.v 1 1 " "Found 1 design units, including 1 entities, in source file memodados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoDados " "Found entity 1: memoDados" {  } { { "MemoDados.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/MemoDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor5bits " "Found entity 1: extensor5bits" {  } { { "extensor5bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/extensor5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor3bits " "Found entity 1: extensor3bits" {  } { { "extensor3bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/extensor3bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor2bits " "Found entity 1: extensor2bits" {  } { { "extensor2bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/extensor2bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "CTRL.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577720 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bancoDeReg.v(9) " "Verilog HDL information at bancoDeReg.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "bancoDeReg.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/bancoDeReg.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1670817577723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancodereg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancodereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoDeReg " "Found entity 1: bancoDeReg" {  } { { "bancoDeReg.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/bancoDeReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817577728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817577728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670817577799 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "processador.v(167) " "Verilog HDL warning at processador.v(167): ignoring unsupported system task" {  } { { "processador.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 167 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1670817577803 "|processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "processador.v" "pc" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoInst memoInst:memoi " "Elaborating entity \"memoInst\" for hierarchy \"memoInst:memoi\"" {  } { { "processador.v" "memoi" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL CTRL:controle " "Elaborating entity \"CTRL\" for hierarchy \"CTRL:controle\"" {  } { { "processador.v" "controle" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2bits3entradas mux2bits3entradas:m2b3e " "Elaborating entity \"mux2bits3entradas\" for hierarchy \"mux2bits3entradas:m2b3e\"" {  } { { "processador.v" "m2b3e" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577863 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux2bits3entradas.v(7) " "Verilog HDL Case Statement warning at mux2bits3entradas.v(7): incomplete case statement has no default case item" {  } { { "mux2bits3entradas.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux2bits3entradas.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1670817577864 "|processador|mux2bits3entradas:m2b3e"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux2bits3entradas.v(7) " "Verilog HDL Always Construct warning at mux2bits3entradas.v(7): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux2bits3entradas.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux2bits3entradas.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670817577864 "|processador|mux2bits3entradas:m2b3e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] mux2bits3entradas.v(7) " "Inferred latch for \"saida\[0\]\" at mux2bits3entradas.v(7)" {  } { { "mux2bits3entradas.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux2bits3entradas.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670817577864 "|processador|mux2bits3entradas:m2b3e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] mux2bits3entradas.v(7) " "Inferred latch for \"saida\[1\]\" at mux2bits3entradas.v(7)" {  } { { "mux2bits3entradas.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux2bits3entradas.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670817577864 "|processador|mux2bits3entradas:m2b3e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2entradas mux2entradas:m2b2e " "Elaborating entity \"mux2entradas\" for hierarchy \"mux2entradas:m2b2e\"" {  } { { "processador.v" "m2b2e" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2bits4entradas mux2bits4entradas:m2b4e " "Elaborating entity \"mux2bits4entradas\" for hierarchy \"mux2bits4entradas:m2b4e\"" {  } { { "processador.v" "m2b4e" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoDeReg bancoDeReg:br " "Elaborating entity \"bancoDeReg\" for hierarchy \"bancoDeReg:br\"" {  } { { "processador.v" "br" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor3bits extensor3bits:e3b " "Elaborating entity \"extensor3bits\" for hierarchy \"extensor3bits:e3b\"" {  } { { "processador.v" "e3b" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor5bits extensor5bits:e5b " "Elaborating entity \"extensor5bits\" for hierarchy \"extensor5bits:e5b\"" {  } { { "processador.v" "e5b" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor2bits extensor2bits:e2b " "Elaborating entity \"extensor2bits\" for hierarchy \"extensor2bits:e2b\"" {  } { { "processador.v" "e2b" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3ent8bits mux3ent8bits:extSinal " "Elaborating entity \"mux3ent8bits\" for hierarchy \"mux3ent8bits:extSinal\"" {  } { { "processador.v" "extSinal" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577881 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux3ent8bits.v(7) " "Verilog HDL Case Statement warning at mux3ent8bits.v(7): incomplete case statement has no default case item" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1670817577882 "|processador|mux3ent8bits:extSinal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida mux3ent8bits.v(7) " "Verilog HDL Always Construct warning at mux3ent8bits.v(7): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1670817577882 "|processador|mux3ent8bits:extSinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] mux3ent8bits.v(7) " "Inferred latch for \"saida\[0\]\" at mux3ent8bits.v(7)" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670817577882 "|processador|mux3ent8bits:extSinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] mux3ent8bits.v(7) " "Inferred latch for \"saida\[1\]\" at mux3ent8bits.v(7)" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670817577882 "|processador|mux3ent8bits:extSinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] mux3ent8bits.v(7) " "Inferred latch for \"saida\[2\]\" at mux3ent8bits.v(7)" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670817577882 "|processador|mux3ent8bits:extSinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] mux3ent8bits.v(7) " "Inferred latch for \"saida\[3\]\" at mux3ent8bits.v(7)" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670817577882 "|processador|mux3ent8bits:extSinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] mux3ent8bits.v(7) " "Inferred latch for \"saida\[4\]\" at mux3ent8bits.v(7)" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670817577882 "|processador|mux3ent8bits:extSinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] mux3ent8bits.v(7) " "Inferred latch for \"saida\[5\]\" at mux3ent8bits.v(7)" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670817577882 "|processador|mux3ent8bits:extSinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] mux3ent8bits.v(7) " "Inferred latch for \"saida\[6\]\" at mux3ent8bits.v(7)" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670817577882 "|processador|mux3ent8bits:extSinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] mux3ent8bits.v(7) " "Inferred latch for \"saida\[7\]\" at mux3ent8bits.v(7)" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1670817577883 "|processador|mux3ent8bits:extSinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2ent8bits mux2ent8bits:uf1 " "Elaborating entity \"mux2ent8bits\" for hierarchy \"mux2ent8bits:uf1\"" {  } { { "processador.v" "uf1" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAAOC ULAAOC:ula " "Elaborating entity \"ULAAOC\" for hierarchy \"ULAAOC:ula\"" {  } { { "processador.v" "ula" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoDados memoDados:md " "Elaborating entity \"memoDados\" for hierarchy \"memoDados:md\"" {  } { { "processador.v" "md" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortaAND PortaAND:pand " "Elaborating entity \"PortaAND\" for hierarchy \"PortaAND:pand\"" {  } { { "processador.v" "pand" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:adc1 " "Elaborating entity \"somador\" for hierarchy \"somador:adc1\"" {  } { { "processador.v" "adc1" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/processador.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817577898 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|CtrlUla " "Converted tri-state buffer \"CTRL:controle\|CtrlUla\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|UlaFonte2\[0\] " "Converted tri-state buffer \"CTRL:controle\|UlaFonte2\[0\]\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|UlaFonte2\[1\] " "Converted tri-state buffer \"CTRL:controle\|UlaFonte2\[1\]\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|UlaFonte1 " "Converted tri-state buffer \"CTRL:controle\|UlaFonte1\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|Branch " "Converted tri-state buffer \"CTRL:controle\|Branch\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|ExtensorSinal\[0\] " "Converted tri-state buffer \"CTRL:controle\|ExtensorSinal\[0\]\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|ExtensorSinal\[1\] " "Converted tri-state buffer \"CTRL:controle\|ExtensorSinal\[1\]\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|RegOrdem3\[0\] " "Converted tri-state buffer \"CTRL:controle\|RegOrdem3\[0\]\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|RegOrdem3\[1\] " "Converted tri-state buffer \"CTRL:controle\|RegOrdem3\[1\]\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|RegOrdem2 " "Converted tri-state buffer \"CTRL:controle\|RegOrdem2\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|RegOrdem1\[0\] " "Converted tri-state buffer \"CTRL:controle\|RegOrdem1\[0\]\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|RegOrdem1\[1\] " "Converted tri-state buffer \"CTRL:controle\|RegOrdem1\[1\]\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CTRL:controle\|RegFonte " "Converted tri-state buffer \"CTRL:controle\|RegFonte\" feeding internal logic into a wire" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1670817578025 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1670817578025 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[0\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[0\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[1\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[1\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[2\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[2\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[3\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[3\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[4\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[4\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[5\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[5\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[6\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[6\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[7\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[7\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[0\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[0\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[1\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[1\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[2\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[2\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[3\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[3\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[4\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[4\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[5\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[5\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[6\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[6\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux3ent8bits:uf2\|saida\[7\] " "LATCH primitive \"mux3ent8bits:uf2\|saida\[7\]\" is permanently enabled" {  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1670817578062 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoDados:md\|RF " "RAM logic \"memoDados:md\|RF\" is uninferred due to inappropriate RAM size" {  } { { "memodados.v" "RF" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/memodados.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1670817578104 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1670817578104 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "memoInst:memoi\|WideOr3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoInst:memoi\|WideOr3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670817578203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670817578203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670817578203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670817578203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670817578203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670817578203 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE processador.processador0.rtl.mif " "Parameter INIT_FILE set to processador.processador0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1670817578203 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670817578203 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1670817578203 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ULAAOC:ula\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ULAAOC:ula\|Add0\"" {  } { { "ulaaoc.v" "Add0" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ulaaoc.v" 12 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670817578203 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1670817578203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoInst:memoi\|altsyncram:WideOr3_rtl_0 " "Elaborated megafunction instantiation \"memoInst:memoi\|altsyncram:WideOr3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670817578276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoInst:memoi\|altsyncram:WideOr3_rtl_0 " "Instantiated megafunction \"memoInst:memoi\|altsyncram:WideOr3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817578277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817578277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817578277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817578277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817578277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817578277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE processador.processador0.rtl.mif " "Parameter \"INIT_FILE\" = \"processador.processador0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817578277 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1670817578277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u311.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u311.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u311 " "Found entity 1: altsyncram_u311" {  } { { "db/altsyncram_u311.tdf" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/db/altsyncram_u311.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817578345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817578345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULAAOC:ula\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"ULAAOC:ula\|lpm_add_sub:Add0\"" {  } { { "ulaaoc.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ulaaoc.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670817578389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULAAOC:ula\|lpm_add_sub:Add0 " "Instantiated megafunction \"ULAAOC:ula\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817578389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817578389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817578389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670817578389 ""}  } { { "ulaaoc.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ulaaoc.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1670817578389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qpi " "Found entity 1: add_sub_qpi" {  } { { "db/add_sub_qpi.tdf" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/db/add_sub_qpi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670817578456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670817578456 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3ent8bits:extSinal\|saida\[2\] " "Latch mux3ent8bits:extSinal\|saida\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CTRL:controle\|ExtensorSinal\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal CTRL:controle\|ExtensorSinal\[1\]~reg0" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670817578702 ""}  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670817578702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3ent8bits:extSinal\|saida\[3\] " "Latch mux3ent8bits:extSinal\|saida\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CTRL:controle\|ExtensorSinal\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal CTRL:controle\|ExtensorSinal\[0\]~reg0" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670817578702 ""}  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670817578702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3ent8bits:extSinal\|saida\[4\] " "Latch mux3ent8bits:extSinal\|saida\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CTRL:controle\|ExtensorSinal\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal CTRL:controle\|ExtensorSinal\[0\]~reg0" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670817578702 ""}  } { { "mux3ent8bits.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux3ent8bits.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670817578702 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux2bits3entradas:m2b3e\|saida\[0\] " "Latch mux2bits3entradas:m2b3e\|saida\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CTRL:controle\|RegOrdem1\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal CTRL:controle\|RegOrdem1\[1\]~reg0" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670817578703 ""}  } { { "mux2bits3entradas.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux2bits3entradas.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670817578703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux2bits3entradas:m2b3e\|saida\[1\] " "Latch mux2bits3entradas:m2b3e\|saida\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CTRL:controle\|RegOrdem1\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal CTRL:controle\|RegOrdem1\[1\]~reg0" {  } { { "ctrl.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/ctrl.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1670817578703 ""}  } { { "mux2bits3entradas.v" "" { Text "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/mux2bits3entradas.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1670817578703 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1670817578901 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/output_files/processador.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/3º Semestre/LAOC/processador/output_files/processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1670817578986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670817579191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670817579191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "330 " "Implemented 330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670817579281 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670817579281 ""} { "Info" "ICUT_CUT_TM_LCELLS" "313 " "Implemented 313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670817579281 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1670817579281 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670817579281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670817579321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 00:59:39 2022 " "Processing ended: Mon Dec 12 00:59:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670817579321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670817579321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670817579321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670817579321 ""}
