;redcode
;assert 1
	SPL 0, #2
	ADD #270, 1
	ADD #270, <1
	SPL @96, 300
	MOV -11, -25
	MOV -11, <-25
	MOV -11, <-25
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	SUB 4, <-0
	SUB #0, @0
	JMP <121, #106
	JMP <121, #106
	ADD -1, <-20
	SUB -11, <-25
	SUB -311, <-25
	SLT 0, @12
	ADD -1, <-20
	JMN 0, #2
	JMN 0, #2
	ADD @110, 7
	SUB -100, -100
	JMP <121, 103
	SUB -6, 19
	DJN -1, @-20
	CMP @121, 103
	CMP @121, 103
	SUB @121, 103
	ADD 10, 9
	SLT 10, 9
	JMN 10, <122
	JMP <121, #106
	SUB @121, 103
	SLT #0, -0
	ADD @-30, @9
	SUB 821, 901
	JMN 0, #2
	DJN -1, @-20
	JMP <121, 103
	DJN -1, @-20
	SPL @96, 300
	SPL 0, #2
	SPL 0, #2
	SPL @96, 300
	JMP <121, #106
	ADD #270, 1
	SUB -11, <-25
	ADD #270, 1
