Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\cm_sketch_sorted_cam\afu_banking\ip\fifo\fifo_w32_d256.ip --block-symbol-file --output-directory=C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\cm_sketch_sorted_cam\afu_banking\ip\fifo\fifo_w32_d256 --family="Agilex 7" --part=AGIB027R29A1E2VR3
Warning: fifo_0: Used fifo 19.3.0 (instead of 19.2.3)
: fifo_w32_d256.fifo_0: Targeting device family: Agilex 7.
: fifo_w32_d256.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo_w32_d256.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\cm_sketch_sorted_cam\afu_banking\ip\fifo\fifo_w32_d256.ip --synthesis=VERILOG --output-directory=C:\Users\11755\Downloads\ASPLOS-2025-M5-main\ASPLOS-2025-M5-main\hw\m5_rtl\pac_m5_cm32k\hardware_test_design\common\cm_sketch_sorted_cam\afu_banking\ip\fifo\fifo_w32_d256 --family="Agilex 7" --part=AGIB027R29A1E2VR3
Warning: fifo_0: Used fifo 19.3.0 (instead of 19.2.3)
: fifo_w32_d256.fifo_0: Targeting device family: Agilex 7.
: fifo_w32_d256.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo_w32_d256.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: fifo_w32_d256: "Transforming system: fifo_w32_d256"
Info: fifo_w32_d256: "Naming system components in system: fifo_w32_d256"
Info: fifo_w32_d256: "Processing generation queue"
Info: fifo_w32_d256: "Generating: fifo_w32_d256"
Info: fifo_w32_d256: "Generating: fifo_w32_d256_fifo_1930_czjjdta"
Info: fifo_w32_d256: Done "fifo_w32_d256" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
