
HWP1_assignments.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800200  000009d4  00000a68  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000009d4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800224  00800224  00000a8c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000a8c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000ae8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c0  00000000  00000000  00000b28  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000130c  00000000  00000000  00000be8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  00001ef4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000007dc  00000000  00000000  00002ddf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001f0  00000000  00000000  000035bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000755  00000000  00000000  000037ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000006bf  00000000  00000000  00003f01  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000090  00000000  00000000  000045c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	dd c1       	rjmp	.+954    	; 0x400 <__vector_17>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	5e c0       	rjmp	.+188    	; 0x122 <__bad_interrupt>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	b6 c1       	rjmp	.+876    	; 0x3e2 <__vector_29>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	ca c0       	rjmp	.+404    	; 0x216 <__vector_32>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e4 ed       	ldi	r30, 0xD4	; 212
  fc:	f9 e0       	ldi	r31, 0x09	; 9
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a4 32       	cpi	r26, 0x24	; 36
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	22 e0       	ldi	r18, 0x02	; 2
 110:	a4 e2       	ldi	r26, 0x24	; 36
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a0 33       	cpi	r26, 0x30	; 48
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	32 d1       	rcall	.+612    	; 0x384 <main>
 120:	57 c4       	rjmp	.+2222   	; 0x9d0 <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <init_display>:
}

void init_display(){
	
	// Set SI, SCX, RCK as output
	DDRB |= (1 << SI_PIN) | (1 << SCK_PIN) | (1 << RCK_PIN);
 124:	84 b1       	in	r24, 0x04	; 4
 126:	87 60       	ori	r24, 0x07	; 7
 128:	84 b9       	out	0x04, r24	; 4

	// Set display control pins as output
	DDRF |= DISPLAY_CONTROL_PINS;
 12a:	80 b3       	in	r24, 0x10	; 16
 12c:	8f 60       	ori	r24, 0x0F	; 15
 12e:	80 bb       	out	0x10, r24	; 16
	
	DISPLAY_CONTROL_PORT |= DISPLAY_CONTROL_PINS;
 130:	81 b3       	in	r24, 0x11	; 17
 132:	8f 60       	ori	r24, 0x0F	; 15
 134:	81 bb       	out	0x11, r24	; 17

	// Initialize the timer for interrupt-driven refresh
	TCCR3B |= (1 << WGM32);  // Configure timer 3 for CTC mode
 136:	e1 e9       	ldi	r30, 0x91	; 145
 138:	f0 e0       	ldi	r31, 0x00	; 0
 13a:	80 81       	ld	r24, Z
 13c:	88 60       	ori	r24, 0x08	; 8
 13e:	80 83       	st	Z, r24
	OCR3A = 1200;  // Set compare value for 2ms interval at 16 MHz clock with prescaler of 64
 140:	80 eb       	ldi	r24, 0xB0	; 176
 142:	94 e0       	ldi	r25, 0x04	; 4
 144:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x7c0099>
 148:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x7c0098>
	TIMSK3 |= (1 << OCIE3A); // Enable Timer3 compare match A interrupt
 14c:	a1 e7       	ldi	r26, 0x71	; 113
 14e:	b0 e0       	ldi	r27, 0x00	; 0
 150:	8c 91       	ld	r24, X
 152:	82 60       	ori	r24, 0x02	; 2
 154:	8c 93       	st	X, r24
	TCCR3B |= (1 << CS31) | (1 << CS30); // Start timer with prescaler 64
 156:	80 81       	ld	r24, Z
 158:	83 60       	ori	r24, 0x03	; 3
 15a:	80 83       	st	Z, r24
 15c:	08 95       	ret

0000015e <toggle_shift_clock>:
	}
	toggle_shift_clock(); // Clock the bit into the shift register
}

void toggle_shift_clock(void) {
	SCK_PORT &= ~(1 << SCK_PIN); // Clock low
 15e:	85 b1       	in	r24, 0x05	; 5
 160:	8d 7f       	andi	r24, 0xFD	; 253
 162:	85 b9       	out	0x05, r24	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 164:	85 e0       	ldi	r24, 0x05	; 5
 166:	8a 95       	dec	r24
 168:	f1 f7       	brne	.-4      	; 0x166 <toggle_shift_clock+0x8>
 16a:	00 00       	nop
	_delay_us(1);                // Short delay
	SCK_PORT |= (1 << SCK_PIN);  // Clock high
 16c:	85 b1       	in	r24, 0x05	; 5
 16e:	82 60       	ori	r24, 0x02	; 2
 170:	85 b9       	out	0x05, r24	; 5
 172:	85 e0       	ldi	r24, 0x05	; 5
 174:	8a 95       	dec	r24
 176:	f1 f7       	brne	.-4      	; 0x174 <toggle_shift_clock+0x16>
 178:	00 00       	nop
	_delay_us(1);                // Short delay
	SCK_PORT &= ~(1 << SCK_PIN); // Clock low again
 17a:	85 b1       	in	r24, 0x05	; 5
 17c:	8d 7f       	andi	r24, 0xFD	; 253
 17e:	85 b9       	out	0x05, r24	; 5
 180:	08 95       	ret

00000182 <send_bit_to_display>:
	}
	toggle_register_clock(); // Latch the bits to the output register after all bits are sent
}

void send_bit_to_display(uint8_t bitVal) {
	if (bitVal) {
 182:	88 23       	and	r24, r24
 184:	21 f0       	breq	.+8      	; 0x18e <send_bit_to_display+0xc>
		SI_PORT |= (1 << SI_PIN); // Set SI to high
 186:	85 b1       	in	r24, 0x05	; 5
 188:	84 60       	ori	r24, 0x04	; 4
 18a:	85 b9       	out	0x05, r24	; 5
 18c:	03 c0       	rjmp	.+6      	; 0x194 <send_bit_to_display+0x12>
		} else {
		SI_PORT &= ~(1 << SI_PIN); // Set SI to low
 18e:	85 b1       	in	r24, 0x05	; 5
 190:	8b 7f       	andi	r24, 0xFB	; 251
 192:	85 b9       	out	0x05, r24	; 5
	}
	toggle_shift_clock(); // Clock the bit into the shift register
 194:	e4 cf       	rjmp	.-56     	; 0x15e <toggle_shift_clock>
 196:	08 95       	ret

00000198 <toggle_register_clock>:
	_delay_us(1);                // Short delay
	SCK_PORT &= ~(1 << SCK_PIN); // Clock low again
}

void toggle_register_clock(void) {
	RCK_PORT &= ~(1 << RCK_PIN); // Clock low
 198:	85 b1       	in	r24, 0x05	; 5
 19a:	8e 7f       	andi	r24, 0xFE	; 254
 19c:	85 b9       	out	0x05, r24	; 5
 19e:	85 e0       	ldi	r24, 0x05	; 5
 1a0:	8a 95       	dec	r24
 1a2:	f1 f7       	brne	.-4      	; 0x1a0 <toggle_register_clock+0x8>
 1a4:	00 00       	nop
	_delay_us(1);                // Short delay
	RCK_PORT |= (1 << RCK_PIN);  // Clock high
 1a6:	85 b1       	in	r24, 0x05	; 5
 1a8:	81 60       	ori	r24, 0x01	; 1
 1aa:	85 b9       	out	0x05, r24	; 5
 1ac:	85 e0       	ldi	r24, 0x05	; 5
 1ae:	8a 95       	dec	r24
 1b0:	f1 f7       	brne	.-4      	; 0x1ae <toggle_register_clock+0x16>
 1b2:	00 00       	nop
	_delay_us(1);                // Short delay
	RCK_PORT &= ~(1 << RCK_PIN); // Clock low again
 1b4:	85 b1       	in	r24, 0x05	; 5
 1b6:	8e 7f       	andi	r24, 0xFE	; 254
 1b8:	85 b9       	out	0x05, r24	; 5
 1ba:	08 95       	ret

000001bc <send_segments_to_display>:
	// Enable interrupts
	sei();
	return 0;
}

void send_segments_to_display(uint8_t segment) {
 1bc:	1f 93       	push	r17
 1be:	cf 93       	push	r28
 1c0:	df 93       	push	r29
 1c2:	18 2f       	mov	r17, r24
	for (int bit = 0; bit < 8; bit++) {
 1c4:	c0 e0       	ldi	r28, 0x00	; 0
 1c6:	d0 e0       	ldi	r29, 0x00	; 0
 1c8:	0b c0       	rjmp	.+22     	; 0x1e0 <send_segments_to_display+0x24>
		// Send each bit starting from LSB to MSB
		uint8_t bitVal = (segment >> bit) & 0x01;
 1ca:	81 2f       	mov	r24, r17
 1cc:	90 e0       	ldi	r25, 0x00	; 0
 1ce:	0c 2e       	mov	r0, r28
 1d0:	02 c0       	rjmp	.+4      	; 0x1d6 <send_segments_to_display+0x1a>
 1d2:	95 95       	asr	r25
 1d4:	87 95       	ror	r24
 1d6:	0a 94       	dec	r0
 1d8:	e2 f7       	brpl	.-8      	; 0x1d2 <send_segments_to_display+0x16>
		send_bit_to_display(bitVal);
 1da:	81 70       	andi	r24, 0x01	; 1
 1dc:	d2 df       	rcall	.-92     	; 0x182 <send_bit_to_display>
	sei();
	return 0;
}

void send_segments_to_display(uint8_t segment) {
	for (int bit = 0; bit < 8; bit++) {
 1de:	21 96       	adiw	r28, 0x01	; 1
 1e0:	c8 30       	cpi	r28, 0x08	; 8
 1e2:	d1 05       	cpc	r29, r1
		// Send each bit starting from LSB to MSB
		uint8_t bitVal = (segment >> bit) & 0x01;
		send_bit_to_display(bitVal);
	}
	toggle_register_clock(); // Latch the bits to the output register after all bits are sent
 1e4:	94 f3       	brlt	.-28     	; 0x1ca <send_segments_to_display+0xe>
 1e6:	d8 df       	rcall	.-80     	; 0x198 <toggle_register_clock>
}
 1e8:	df 91       	pop	r29
 1ea:	cf 91       	pop	r28
 1ec:	1f 91       	pop	r17
 1ee:	08 95       	ret

000001f0 <set_digit>:
	_delay_us(1);                // Short delay
	RCK_PORT &= ~(1 << RCK_PIN); // Clock low again
}

void set_digit(uint8_t digitNum) {
	DISPLAY_CONTROL_PORT |= DISPLAY_CONTROL_PINS;   // Turn off all digits
 1f0:	91 b3       	in	r25, 0x11	; 17
 1f2:	9f 60       	ori	r25, 0x0F	; 15
 1f4:	91 bb       	out	0x11, r25	; 17
	DISPLAY_CONTROL_PORT &= ~(1 << (DISPLAY_PIN_4 - digitNum));		// Turn on selected digit
 1f6:	21 b3       	in	r18, 0x11	; 17
 1f8:	43 e0       	ldi	r20, 0x03	; 3
 1fa:	50 e0       	ldi	r21, 0x00	; 0
 1fc:	48 1b       	sub	r20, r24
 1fe:	51 09       	sbc	r21, r1
 200:	81 e0       	ldi	r24, 0x01	; 1
 202:	90 e0       	ldi	r25, 0x00	; 0
 204:	02 c0       	rjmp	.+4      	; 0x20a <set_digit+0x1a>
 206:	88 0f       	add	r24, r24
 208:	99 1f       	adc	r25, r25
 20a:	4a 95       	dec	r20
 20c:	e2 f7       	brpl	.-8      	; 0x206 <set_digit+0x16>
 20e:	80 95       	com	r24
 210:	82 23       	and	r24, r18
 212:	81 bb       	out	0x11, r24	; 17
 214:	08 95       	ret

00000216 <__vector_32>:
	0x1F, // 7
	0x01, // 8
	0x09  // 9
};

ISR(TIMER3_COMPA_vect) {
 216:	1f 92       	push	r1
 218:	0f 92       	push	r0
 21a:	0f b6       	in	r0, 0x3f	; 63
 21c:	0f 92       	push	r0
 21e:	11 24       	eor	r1, r1
 220:	0b b6       	in	r0, 0x3b	; 59
 222:	0f 92       	push	r0
 224:	2f 93       	push	r18
 226:	3f 93       	push	r19
 228:	4f 93       	push	r20
 22a:	5f 93       	push	r21
 22c:	6f 93       	push	r22
 22e:	7f 93       	push	r23
 230:	8f 93       	push	r24
 232:	9f 93       	push	r25
 234:	af 93       	push	r26
 236:	bf 93       	push	r27
 238:	ef 93       	push	r30
 23a:	ff 93       	push	r31
	// Clear all digit control lines first
	DISPLAY_CONTROL_PORT |= DISPLAY_CONTROL_PINS;
 23c:	81 b3       	in	r24, 0x11	; 17
 23e:	8f 60       	ori	r24, 0x0F	; 15
 240:	81 bb       	out	0x11, r24	; 17

	// Send segments to display for current digit
	send_segments_to_display(digits_to_display[current_digit]);
 242:	e0 91 28 02 	lds	r30, 0x0228	; 0x800228 <current_digit>
 246:	f0 e0       	ldi	r31, 0x00	; 0
 248:	ec 5d       	subi	r30, 0xDC	; 220
 24a:	fd 4f       	sbci	r31, 0xFD	; 253
 24c:	80 81       	ld	r24, Z
 24e:	b6 df       	rcall	.-148    	; 0x1bc <send_segments_to_display>

	// Activate current digit
	set_digit(current_digit);
 250:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <current_digit>
 254:	cd df       	rcall	.-102    	; 0x1f0 <set_digit>
		
	// Prepare for the next digit
	current_digit = (current_digit + 1) % MAX_DIGITS;
 256:	80 91 28 02 	lds	r24, 0x0228	; 0x800228 <current_digit>
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	01 96       	adiw	r24, 0x01	; 1
 25e:	83 70       	andi	r24, 0x03	; 3
 260:	90 78       	andi	r25, 0x80	; 128
 262:	99 23       	and	r25, r25
 264:	24 f4       	brge	.+8      	; 0x26e <__vector_32+0x58>
 266:	01 97       	sbiw	r24, 0x01	; 1
 268:	8c 6f       	ori	r24, 0xFC	; 252
 26a:	9f 6f       	ori	r25, 0xFF	; 255
 26c:	01 96       	adiw	r24, 0x01	; 1
 26e:	80 93 28 02 	sts	0x0228, r24	; 0x800228 <current_digit>
}
 272:	ff 91       	pop	r31
 274:	ef 91       	pop	r30
 276:	bf 91       	pop	r27
 278:	af 91       	pop	r26
 27a:	9f 91       	pop	r25
 27c:	8f 91       	pop	r24
 27e:	7f 91       	pop	r23
 280:	6f 91       	pop	r22
 282:	5f 91       	pop	r21
 284:	4f 91       	pop	r20
 286:	3f 91       	pop	r19
 288:	2f 91       	pop	r18
 28a:	0f 90       	pop	r0
 28c:	0b be       	out	0x3b, r0	; 59
 28e:	0f 90       	pop	r0
 290:	0f be       	out	0x3f, r0	; 63
 292:	0f 90       	pop	r0
 294:	1f 90       	pop	r1
 296:	18 95       	reti

00000298 <split_to_digits_and_bits>:
void set_digit(uint8_t digitNum) {
	DISPLAY_CONTROL_PORT |= DISPLAY_CONTROL_PINS;   // Turn off all digits
	DISPLAY_CONTROL_PORT &= ~(1 << (DISPLAY_PIN_4 - digitNum));		// Turn on selected digit
}

void split_to_digits_and_bits(uint16_t value, uint8_t *digit_bits) {
 298:	0f 93       	push	r16
 29a:	1f 93       	push	r17
 29c:	cf 93       	push	r28
 29e:	df 93       	push	r29
 2a0:	ec 01       	movw	r28, r24
 2a2:	8b 01       	movw	r16, r22
	for (int i = 0; i < MAX_DIGITS; i++) {
 2a4:	40 e0       	ldi	r20, 0x00	; 0
 2a6:	50 e0       	ldi	r21, 0x00	; 0
 2a8:	2f c0       	rjmp	.+94     	; 0x308 <split_to_digits_and_bits+0x70>
		uint8_t digit = value % 10;				// Extract least significant digit
 2aa:	9e 01       	movw	r18, r28
 2ac:	ad ec       	ldi	r26, 0xCD	; 205
 2ae:	bc ec       	ldi	r27, 0xCC	; 204
 2b0:	c0 d0       	rcall	.+384    	; 0x432 <__umulhisi3>
 2b2:	96 95       	lsr	r25
 2b4:	87 95       	ror	r24
 2b6:	96 95       	lsr	r25
 2b8:	87 95       	ror	r24
 2ba:	96 95       	lsr	r25
 2bc:	87 95       	ror	r24
 2be:	9c 01       	movw	r18, r24
 2c0:	22 0f       	add	r18, r18
 2c2:	33 1f       	adc	r19, r19
 2c4:	88 0f       	add	r24, r24
 2c6:	99 1f       	adc	r25, r25
 2c8:	88 0f       	add	r24, r24
 2ca:	99 1f       	adc	r25, r25
 2cc:	88 0f       	add	r24, r24
 2ce:	99 1f       	adc	r25, r25
 2d0:	82 0f       	add	r24, r18
 2d2:	93 1f       	adc	r25, r19
 2d4:	9e 01       	movw	r18, r28
 2d6:	28 1b       	sub	r18, r24
 2d8:	39 0b       	sbc	r19, r25
 2da:	c9 01       	movw	r24, r18
		digit_bits[i] = SEGMENT_MAP[digit];		// Convert digit to segment encoding
 2dc:	d8 01       	movw	r26, r16
 2de:	a4 0f       	add	r26, r20
 2e0:	b5 1f       	adc	r27, r21
 2e2:	99 27       	eor	r25, r25
 2e4:	fc 01       	movw	r30, r24
 2e6:	e6 5e       	subi	r30, 0xE6	; 230
 2e8:	fd 4f       	sbci	r31, 0xFD	; 253
 2ea:	80 81       	ld	r24, Z
 2ec:	8c 93       	st	X, r24
		value /= 10;							// Remove the extracted digit
 2ee:	9e 01       	movw	r18, r28
 2f0:	ad ec       	ldi	r26, 0xCD	; 205
 2f2:	bc ec       	ldi	r27, 0xCC	; 204
 2f4:	9e d0       	rcall	.+316    	; 0x432 <__umulhisi3>
 2f6:	ec 01       	movw	r28, r24
 2f8:	d6 95       	lsr	r29
 2fa:	c7 95       	ror	r28
 2fc:	d6 95       	lsr	r29
 2fe:	c7 95       	ror	r28
 300:	d6 95       	lsr	r29
 302:	c7 95       	ror	r28
	DISPLAY_CONTROL_PORT |= DISPLAY_CONTROL_PINS;   // Turn off all digits
	DISPLAY_CONTROL_PORT &= ~(1 << (DISPLAY_PIN_4 - digitNum));		// Turn on selected digit
}

void split_to_digits_and_bits(uint16_t value, uint8_t *digit_bits) {
	for (int i = 0; i < MAX_DIGITS; i++) {
 304:	4f 5f       	subi	r20, 0xFF	; 255
 306:	5f 4f       	sbci	r21, 0xFF	; 255
 308:	44 30       	cpi	r20, 0x04	; 4
 30a:	51 05       	cpc	r21, r1
 30c:	74 f2       	brlt	.-100    	; 0x2aa <split_to_digits_and_bits+0x12>
		uint8_t digit = value % 10;				// Extract least significant digit
		digit_bits[i] = SEGMENT_MAP[digit];		// Convert digit to segment encoding
		value /= 10;							// Remove the extracted digit
	}
}
 30e:	df 91       	pop	r29
 310:	cf 91       	pop	r28
 312:	1f 91       	pop	r17
 314:	0f 91       	pop	r16
 316:	08 95       	ret

00000318 <printint_4u>:
	OCR3A = 1200;  // Set compare value for 2ms interval at 16 MHz clock with prescaler of 64
	TIMSK3 |= (1 << OCIE3A); // Enable Timer3 compare match A interrupt
	TCCR3B |= (1 << CS31) | (1 << CS30); // Start timer with prescaler 64
}

int8_t printint_4u(uint16_t value){
 318:	cf 93       	push	r28
 31a:	df 93       	push	r29
 31c:	00 d0       	rcall	.+0      	; 0x31e <printint_4u+0x6>
 31e:	1f 92       	push	r1
 320:	cd b7       	in	r28, 0x3d	; 61
 322:	de b7       	in	r29, 0x3e	; 62
	if(value > 9999){
 324:	80 31       	cpi	r24, 0x10	; 16
 326:	27 e2       	ldi	r18, 0x27	; 39
 328:	92 07       	cpc	r25, r18
 32a:	48 f0       	brcs	.+18     	; 0x33e <printint_4u+0x26>
		printf("Number too large to show.");
 32c:	80 e0       	ldi	r24, 0x00	; 0
 32e:	92 e0       	ldi	r25, 0x02	; 2
 330:	9f 93       	push	r25
 332:	8f 93       	push	r24
 334:	8d d0       	rcall	.+282    	; 0x450 <printf>
		return -1;
 336:	0f 90       	pop	r0
 338:	0f 90       	pop	r0
 33a:	8f ef       	ldi	r24, 0xFF	; 255
 33c:	1c c0       	rjmp	.+56     	; 0x376 <printint_4u+0x5e>
	}
	uint8_t segments[MAX_DIGITS] = {0};
 33e:	19 82       	std	Y+1, r1	; 0x01
 340:	1a 82       	std	Y+2, r1	; 0x02
 342:	1b 82       	std	Y+3, r1	; 0x03
 344:	1c 82       	std	Y+4, r1	; 0x04
	
	// Fill the segments array with bit representations of each digit 
	split_to_digits_and_bits(value, segments);
 346:	be 01       	movw	r22, r28
 348:	6f 5f       	subi	r22, 0xFF	; 255
 34a:	7f 4f       	sbci	r23, 0xFF	; 255
 34c:	a5 df       	rcall	.-182    	; 0x298 <split_to_digits_and_bits>
	
	// Copy the segment data to the global digits_to_display array used by the ISR
	for (int i = 0; i < MAX_DIGITS; i++) {
 34e:	80 e0       	ldi	r24, 0x00	; 0
 350:	90 e0       	ldi	r25, 0x00	; 0
 352:	0c c0       	rjmp	.+24     	; 0x36c <printint_4u+0x54>
		digits_to_display[i] = segments[i];
 354:	e1 e0       	ldi	r30, 0x01	; 1
 356:	f0 e0       	ldi	r31, 0x00	; 0
 358:	ec 0f       	add	r30, r28
 35a:	fd 1f       	adc	r31, r29
 35c:	e8 0f       	add	r30, r24
 35e:	f9 1f       	adc	r31, r25
 360:	20 81       	ld	r18, Z
 362:	fc 01       	movw	r30, r24
 364:	ec 5d       	subi	r30, 0xDC	; 220
 366:	fd 4f       	sbci	r31, 0xFD	; 253
 368:	20 83       	st	Z, r18
	
	// Fill the segments array with bit representations of each digit 
	split_to_digits_and_bits(value, segments);
	
	// Copy the segment data to the global digits_to_display array used by the ISR
	for (int i = 0; i < MAX_DIGITS; i++) {
 36a:	01 96       	adiw	r24, 0x01	; 1
 36c:	84 30       	cpi	r24, 0x04	; 4
 36e:	91 05       	cpc	r25, r1
 370:	8c f3       	brlt	.-30     	; 0x354 <printint_4u+0x3c>
		digits_to_display[i] = segments[i];
	}
	
	// Enable interrupts
	sei();
 372:	78 94       	sei
	return 0;
 374:	80 e0       	ldi	r24, 0x00	; 0
}
 376:	0f 90       	pop	r0
 378:	0f 90       	pop	r0
 37a:	0f 90       	pop	r0
 37c:	0f 90       	pop	r0
 37e:	df 91       	pop	r29
 380:	cf 91       	pop	r28
 382:	08 95       	ret

00000384 <main>:
#include <avr/interrupt.h>

#include "display.h"

int main(void) {
	init_display();
 384:	cf de       	rcall	.-610    	; 0x124 <init_display>
	uint16_t cntr = 0;
 386:	c0 e0       	ldi	r28, 0x00	; 0
 388:	d0 e0       	ldi	r29, 0x00	; 0
	while (1) {
		printint_4u(cntr);  
 38a:	ce 01       	movw	r24, r28
 38c:	c5 df       	rcall	.-118    	; 0x318 <printint_4u>
		cntr = (cntr + 1) % 10000;  
 38e:	ae 01       	movw	r20, r28
 390:	4f 5f       	subi	r20, 0xFF	; 255
 392:	5f 4f       	sbci	r21, 0xFF	; 255
 394:	9a 01       	movw	r18, r20
 396:	32 95       	swap	r19
 398:	22 95       	swap	r18
 39a:	2f 70       	andi	r18, 0x0F	; 15
 39c:	23 27       	eor	r18, r19
 39e:	3f 70       	andi	r19, 0x0F	; 15
 3a0:	23 27       	eor	r18, r19
 3a2:	a7 e4       	ldi	r26, 0x47	; 71
 3a4:	b3 e0       	ldi	r27, 0x03	; 3
 3a6:	45 d0       	rcall	.+138    	; 0x432 <__umulhisi3>
 3a8:	ec 01       	movw	r28, r24
 3aa:	d6 95       	lsr	r29
 3ac:	c7 95       	ror	r28
 3ae:	d6 95       	lsr	r29
 3b0:	c7 95       	ror	r28
 3b2:	d6 95       	lsr	r29
 3b4:	c7 95       	ror	r28
 3b6:	20 e1       	ldi	r18, 0x10	; 16
 3b8:	37 e2       	ldi	r19, 0x27	; 39
 3ba:	c2 9f       	mul	r28, r18
 3bc:	c0 01       	movw	r24, r0
 3be:	c3 9f       	mul	r28, r19
 3c0:	90 0d       	add	r25, r0
 3c2:	d2 9f       	mul	r29, r18
 3c4:	90 0d       	add	r25, r0
 3c6:	11 24       	eor	r1, r1
 3c8:	ea 01       	movw	r28, r20
 3ca:	c8 1b       	sub	r28, r24
 3cc:	d9 0b       	sbc	r29, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3ce:	2f ef       	ldi	r18, 0xFF	; 255
 3d0:	80 e7       	ldi	r24, 0x70	; 112
 3d2:	92 e0       	ldi	r25, 0x02	; 2
 3d4:	21 50       	subi	r18, 0x01	; 1
 3d6:	80 40       	sbci	r24, 0x00	; 0
 3d8:	90 40       	sbci	r25, 0x00	; 0
 3da:	e1 f7       	brne	.-8      	; 0x3d4 <main+0x50>
 3dc:	00 c0       	rjmp	.+0      	; 0x3de <main+0x5a>
 3de:	00 00       	nop
 3e0:	d4 cf       	rjmp	.-88     	; 0x38a <main+0x6>

000003e2 <__vector_29>:
	float celsius = (voltage - 0.5) * 100;
	return celsius;
}

// ISR for ADC conversion complete
ISR(ADC_vect) {
 3e2:	1f 92       	push	r1
 3e4:	0f 92       	push	r0
 3e6:	0f b6       	in	r0, 0x3f	; 63
 3e8:	0f 92       	push	r0
 3ea:	11 24       	eor	r1, r1
 3ec:	8f 93       	push	r24
	new_measurement_flag = 1;
 3ee:	81 e0       	ldi	r24, 0x01	; 1
 3f0:	80 93 29 02 	sts	0x0229, r24	; 0x800229 <new_measurement_flag>
}
 3f4:	8f 91       	pop	r24
 3f6:	0f 90       	pop	r0
 3f8:	0f be       	out	0x3f, r0	; 63
 3fa:	0f 90       	pop	r0
 3fc:	1f 90       	pop	r1
 3fe:	18 95       	reti

00000400 <__vector_17>:

// Timer1 ISR to trigger ADC conversion
ISR(TIMER1_COMPA_vect) {
 400:	1f 92       	push	r1
 402:	0f 92       	push	r0
 404:	0f b6       	in	r0, 0x3f	; 63
 406:	0f 92       	push	r0
 408:	11 24       	eor	r1, r1
 40a:	0b b6       	in	r0, 0x3b	; 59
 40c:	0f 92       	push	r0
 40e:	8f 93       	push	r24
 410:	ef 93       	push	r30
 412:	ff 93       	push	r31
	// Start an ADC conversion every second
	ADCSRA |= (1 << ADSC);
 414:	ea e7       	ldi	r30, 0x7A	; 122
 416:	f0 e0       	ldi	r31, 0x00	; 0
 418:	80 81       	ld	r24, Z
 41a:	80 64       	ori	r24, 0x40	; 64
 41c:	80 83       	st	Z, r24
}
 41e:	ff 91       	pop	r31
 420:	ef 91       	pop	r30
 422:	8f 91       	pop	r24
 424:	0f 90       	pop	r0
 426:	0b be       	out	0x3b, r0	; 59
 428:	0f 90       	pop	r0
 42a:	0f be       	out	0x3f, r0	; 63
 42c:	0f 90       	pop	r0
 42e:	1f 90       	pop	r1
 430:	18 95       	reti

00000432 <__umulhisi3>:
 432:	a2 9f       	mul	r26, r18
 434:	b0 01       	movw	r22, r0
 436:	b3 9f       	mul	r27, r19
 438:	c0 01       	movw	r24, r0
 43a:	a3 9f       	mul	r26, r19
 43c:	70 0d       	add	r23, r0
 43e:	81 1d       	adc	r24, r1
 440:	11 24       	eor	r1, r1
 442:	91 1d       	adc	r25, r1
 444:	b2 9f       	mul	r27, r18
 446:	70 0d       	add	r23, r0
 448:	81 1d       	adc	r24, r1
 44a:	11 24       	eor	r1, r1
 44c:	91 1d       	adc	r25, r1
 44e:	08 95       	ret

00000450 <printf>:
 450:	cf 93       	push	r28
 452:	df 93       	push	r29
 454:	cd b7       	in	r28, 0x3d	; 61
 456:	de b7       	in	r29, 0x3e	; 62
 458:	ae 01       	movw	r20, r28
 45a:	4a 5f       	subi	r20, 0xFA	; 250
 45c:	5f 4f       	sbci	r21, 0xFF	; 255
 45e:	fa 01       	movw	r30, r20
 460:	61 91       	ld	r22, Z+
 462:	71 91       	ld	r23, Z+
 464:	af 01       	movw	r20, r30
 466:	80 91 2c 02 	lds	r24, 0x022C	; 0x80022c <__iob+0x2>
 46a:	90 91 2d 02 	lds	r25, 0x022D	; 0x80022d <__iob+0x3>
 46e:	03 d0       	rcall	.+6      	; 0x476 <vfprintf>
 470:	df 91       	pop	r29
 472:	cf 91       	pop	r28
 474:	08 95       	ret

00000476 <vfprintf>:
 476:	2f 92       	push	r2
 478:	3f 92       	push	r3
 47a:	4f 92       	push	r4
 47c:	5f 92       	push	r5
 47e:	6f 92       	push	r6
 480:	7f 92       	push	r7
 482:	8f 92       	push	r8
 484:	9f 92       	push	r9
 486:	af 92       	push	r10
 488:	bf 92       	push	r11
 48a:	cf 92       	push	r12
 48c:	df 92       	push	r13
 48e:	ef 92       	push	r14
 490:	ff 92       	push	r15
 492:	0f 93       	push	r16
 494:	1f 93       	push	r17
 496:	cf 93       	push	r28
 498:	df 93       	push	r29
 49a:	cd b7       	in	r28, 0x3d	; 61
 49c:	de b7       	in	r29, 0x3e	; 62
 49e:	2b 97       	sbiw	r28, 0x0b	; 11
 4a0:	0f b6       	in	r0, 0x3f	; 63
 4a2:	f8 94       	cli
 4a4:	de bf       	out	0x3e, r29	; 62
 4a6:	0f be       	out	0x3f, r0	; 63
 4a8:	cd bf       	out	0x3d, r28	; 61
 4aa:	6c 01       	movw	r12, r24
 4ac:	7b 01       	movw	r14, r22
 4ae:	8a 01       	movw	r16, r20
 4b0:	fc 01       	movw	r30, r24
 4b2:	17 82       	std	Z+7, r1	; 0x07
 4b4:	16 82       	std	Z+6, r1	; 0x06
 4b6:	83 81       	ldd	r24, Z+3	; 0x03
 4b8:	81 ff       	sbrs	r24, 1
 4ba:	bf c1       	rjmp	.+894    	; 0x83a <vfprintf+0x3c4>
 4bc:	ce 01       	movw	r24, r28
 4be:	01 96       	adiw	r24, 0x01	; 1
 4c0:	3c 01       	movw	r6, r24
 4c2:	f6 01       	movw	r30, r12
 4c4:	93 81       	ldd	r25, Z+3	; 0x03
 4c6:	f7 01       	movw	r30, r14
 4c8:	93 fd       	sbrc	r25, 3
 4ca:	85 91       	lpm	r24, Z+
 4cc:	93 ff       	sbrs	r25, 3
 4ce:	81 91       	ld	r24, Z+
 4d0:	7f 01       	movw	r14, r30
 4d2:	88 23       	and	r24, r24
 4d4:	09 f4       	brne	.+2      	; 0x4d8 <vfprintf+0x62>
 4d6:	ad c1       	rjmp	.+858    	; 0x832 <vfprintf+0x3bc>
 4d8:	85 32       	cpi	r24, 0x25	; 37
 4da:	39 f4       	brne	.+14     	; 0x4ea <vfprintf+0x74>
 4dc:	93 fd       	sbrc	r25, 3
 4de:	85 91       	lpm	r24, Z+
 4e0:	93 ff       	sbrs	r25, 3
 4e2:	81 91       	ld	r24, Z+
 4e4:	7f 01       	movw	r14, r30
 4e6:	85 32       	cpi	r24, 0x25	; 37
 4e8:	21 f4       	brne	.+8      	; 0x4f2 <vfprintf+0x7c>
 4ea:	b6 01       	movw	r22, r12
 4ec:	90 e0       	ldi	r25, 0x00	; 0
 4ee:	d6 d1       	rcall	.+940    	; 0x89c <fputc>
 4f0:	e8 cf       	rjmp	.-48     	; 0x4c2 <vfprintf+0x4c>
 4f2:	91 2c       	mov	r9, r1
 4f4:	21 2c       	mov	r2, r1
 4f6:	31 2c       	mov	r3, r1
 4f8:	ff e1       	ldi	r31, 0x1F	; 31
 4fa:	f3 15       	cp	r31, r3
 4fc:	d8 f0       	brcs	.+54     	; 0x534 <vfprintf+0xbe>
 4fe:	8b 32       	cpi	r24, 0x2B	; 43
 500:	79 f0       	breq	.+30     	; 0x520 <vfprintf+0xaa>
 502:	38 f4       	brcc	.+14     	; 0x512 <vfprintf+0x9c>
 504:	80 32       	cpi	r24, 0x20	; 32
 506:	79 f0       	breq	.+30     	; 0x526 <vfprintf+0xb0>
 508:	83 32       	cpi	r24, 0x23	; 35
 50a:	a1 f4       	brne	.+40     	; 0x534 <vfprintf+0xbe>
 50c:	23 2d       	mov	r18, r3
 50e:	20 61       	ori	r18, 0x10	; 16
 510:	1d c0       	rjmp	.+58     	; 0x54c <vfprintf+0xd6>
 512:	8d 32       	cpi	r24, 0x2D	; 45
 514:	61 f0       	breq	.+24     	; 0x52e <vfprintf+0xb8>
 516:	80 33       	cpi	r24, 0x30	; 48
 518:	69 f4       	brne	.+26     	; 0x534 <vfprintf+0xbe>
 51a:	23 2d       	mov	r18, r3
 51c:	21 60       	ori	r18, 0x01	; 1
 51e:	16 c0       	rjmp	.+44     	; 0x54c <vfprintf+0xd6>
 520:	83 2d       	mov	r24, r3
 522:	82 60       	ori	r24, 0x02	; 2
 524:	38 2e       	mov	r3, r24
 526:	e3 2d       	mov	r30, r3
 528:	e4 60       	ori	r30, 0x04	; 4
 52a:	3e 2e       	mov	r3, r30
 52c:	2a c0       	rjmp	.+84     	; 0x582 <vfprintf+0x10c>
 52e:	f3 2d       	mov	r31, r3
 530:	f8 60       	ori	r31, 0x08	; 8
 532:	1d c0       	rjmp	.+58     	; 0x56e <vfprintf+0xf8>
 534:	37 fc       	sbrc	r3, 7
 536:	2d c0       	rjmp	.+90     	; 0x592 <vfprintf+0x11c>
 538:	20 ed       	ldi	r18, 0xD0	; 208
 53a:	28 0f       	add	r18, r24
 53c:	2a 30       	cpi	r18, 0x0A	; 10
 53e:	40 f0       	brcs	.+16     	; 0x550 <vfprintf+0xda>
 540:	8e 32       	cpi	r24, 0x2E	; 46
 542:	b9 f4       	brne	.+46     	; 0x572 <vfprintf+0xfc>
 544:	36 fc       	sbrc	r3, 6
 546:	75 c1       	rjmp	.+746    	; 0x832 <vfprintf+0x3bc>
 548:	23 2d       	mov	r18, r3
 54a:	20 64       	ori	r18, 0x40	; 64
 54c:	32 2e       	mov	r3, r18
 54e:	19 c0       	rjmp	.+50     	; 0x582 <vfprintf+0x10c>
 550:	36 fe       	sbrs	r3, 6
 552:	06 c0       	rjmp	.+12     	; 0x560 <vfprintf+0xea>
 554:	8a e0       	ldi	r24, 0x0A	; 10
 556:	98 9e       	mul	r9, r24
 558:	20 0d       	add	r18, r0
 55a:	11 24       	eor	r1, r1
 55c:	92 2e       	mov	r9, r18
 55e:	11 c0       	rjmp	.+34     	; 0x582 <vfprintf+0x10c>
 560:	ea e0       	ldi	r30, 0x0A	; 10
 562:	2e 9e       	mul	r2, r30
 564:	20 0d       	add	r18, r0
 566:	11 24       	eor	r1, r1
 568:	22 2e       	mov	r2, r18
 56a:	f3 2d       	mov	r31, r3
 56c:	f0 62       	ori	r31, 0x20	; 32
 56e:	3f 2e       	mov	r3, r31
 570:	08 c0       	rjmp	.+16     	; 0x582 <vfprintf+0x10c>
 572:	8c 36       	cpi	r24, 0x6C	; 108
 574:	21 f4       	brne	.+8      	; 0x57e <vfprintf+0x108>
 576:	83 2d       	mov	r24, r3
 578:	80 68       	ori	r24, 0x80	; 128
 57a:	38 2e       	mov	r3, r24
 57c:	02 c0       	rjmp	.+4      	; 0x582 <vfprintf+0x10c>
 57e:	88 36       	cpi	r24, 0x68	; 104
 580:	41 f4       	brne	.+16     	; 0x592 <vfprintf+0x11c>
 582:	f7 01       	movw	r30, r14
 584:	93 fd       	sbrc	r25, 3
 586:	85 91       	lpm	r24, Z+
 588:	93 ff       	sbrs	r25, 3
 58a:	81 91       	ld	r24, Z+
 58c:	7f 01       	movw	r14, r30
 58e:	81 11       	cpse	r24, r1
 590:	b3 cf       	rjmp	.-154    	; 0x4f8 <vfprintf+0x82>
 592:	98 2f       	mov	r25, r24
 594:	9f 7d       	andi	r25, 0xDF	; 223
 596:	95 54       	subi	r25, 0x45	; 69
 598:	93 30       	cpi	r25, 0x03	; 3
 59a:	28 f4       	brcc	.+10     	; 0x5a6 <vfprintf+0x130>
 59c:	0c 5f       	subi	r16, 0xFC	; 252
 59e:	1f 4f       	sbci	r17, 0xFF	; 255
 5a0:	9f e3       	ldi	r25, 0x3F	; 63
 5a2:	99 83       	std	Y+1, r25	; 0x01
 5a4:	0d c0       	rjmp	.+26     	; 0x5c0 <vfprintf+0x14a>
 5a6:	83 36       	cpi	r24, 0x63	; 99
 5a8:	31 f0       	breq	.+12     	; 0x5b6 <vfprintf+0x140>
 5aa:	83 37       	cpi	r24, 0x73	; 115
 5ac:	71 f0       	breq	.+28     	; 0x5ca <vfprintf+0x154>
 5ae:	83 35       	cpi	r24, 0x53	; 83
 5b0:	09 f0       	breq	.+2      	; 0x5b4 <vfprintf+0x13e>
 5b2:	55 c0       	rjmp	.+170    	; 0x65e <vfprintf+0x1e8>
 5b4:	20 c0       	rjmp	.+64     	; 0x5f6 <vfprintf+0x180>
 5b6:	f8 01       	movw	r30, r16
 5b8:	80 81       	ld	r24, Z
 5ba:	89 83       	std	Y+1, r24	; 0x01
 5bc:	0e 5f       	subi	r16, 0xFE	; 254
 5be:	1f 4f       	sbci	r17, 0xFF	; 255
 5c0:	88 24       	eor	r8, r8
 5c2:	83 94       	inc	r8
 5c4:	91 2c       	mov	r9, r1
 5c6:	53 01       	movw	r10, r6
 5c8:	12 c0       	rjmp	.+36     	; 0x5ee <vfprintf+0x178>
 5ca:	28 01       	movw	r4, r16
 5cc:	f2 e0       	ldi	r31, 0x02	; 2
 5ce:	4f 0e       	add	r4, r31
 5d0:	51 1c       	adc	r5, r1
 5d2:	f8 01       	movw	r30, r16
 5d4:	a0 80       	ld	r10, Z
 5d6:	b1 80       	ldd	r11, Z+1	; 0x01
 5d8:	36 fe       	sbrs	r3, 6
 5da:	03 c0       	rjmp	.+6      	; 0x5e2 <vfprintf+0x16c>
 5dc:	69 2d       	mov	r22, r9
 5de:	70 e0       	ldi	r23, 0x00	; 0
 5e0:	02 c0       	rjmp	.+4      	; 0x5e6 <vfprintf+0x170>
 5e2:	6f ef       	ldi	r22, 0xFF	; 255
 5e4:	7f ef       	ldi	r23, 0xFF	; 255
 5e6:	c5 01       	movw	r24, r10
 5e8:	4e d1       	rcall	.+668    	; 0x886 <strnlen>
 5ea:	4c 01       	movw	r8, r24
 5ec:	82 01       	movw	r16, r4
 5ee:	f3 2d       	mov	r31, r3
 5f0:	ff 77       	andi	r31, 0x7F	; 127
 5f2:	3f 2e       	mov	r3, r31
 5f4:	15 c0       	rjmp	.+42     	; 0x620 <vfprintf+0x1aa>
 5f6:	28 01       	movw	r4, r16
 5f8:	22 e0       	ldi	r18, 0x02	; 2
 5fa:	42 0e       	add	r4, r18
 5fc:	51 1c       	adc	r5, r1
 5fe:	f8 01       	movw	r30, r16
 600:	a0 80       	ld	r10, Z
 602:	b1 80       	ldd	r11, Z+1	; 0x01
 604:	36 fe       	sbrs	r3, 6
 606:	03 c0       	rjmp	.+6      	; 0x60e <vfprintf+0x198>
 608:	69 2d       	mov	r22, r9
 60a:	70 e0       	ldi	r23, 0x00	; 0
 60c:	02 c0       	rjmp	.+4      	; 0x612 <vfprintf+0x19c>
 60e:	6f ef       	ldi	r22, 0xFF	; 255
 610:	7f ef       	ldi	r23, 0xFF	; 255
 612:	c5 01       	movw	r24, r10
 614:	2d d1       	rcall	.+602    	; 0x870 <strnlen_P>
 616:	4c 01       	movw	r8, r24
 618:	f3 2d       	mov	r31, r3
 61a:	f0 68       	ori	r31, 0x80	; 128
 61c:	3f 2e       	mov	r3, r31
 61e:	82 01       	movw	r16, r4
 620:	33 fc       	sbrc	r3, 3
 622:	19 c0       	rjmp	.+50     	; 0x656 <vfprintf+0x1e0>
 624:	82 2d       	mov	r24, r2
 626:	90 e0       	ldi	r25, 0x00	; 0
 628:	88 16       	cp	r8, r24
 62a:	99 06       	cpc	r9, r25
 62c:	a0 f4       	brcc	.+40     	; 0x656 <vfprintf+0x1e0>
 62e:	b6 01       	movw	r22, r12
 630:	80 e2       	ldi	r24, 0x20	; 32
 632:	90 e0       	ldi	r25, 0x00	; 0
 634:	33 d1       	rcall	.+614    	; 0x89c <fputc>
 636:	2a 94       	dec	r2
 638:	f5 cf       	rjmp	.-22     	; 0x624 <vfprintf+0x1ae>
 63a:	f5 01       	movw	r30, r10
 63c:	37 fc       	sbrc	r3, 7
 63e:	85 91       	lpm	r24, Z+
 640:	37 fe       	sbrs	r3, 7
 642:	81 91       	ld	r24, Z+
 644:	5f 01       	movw	r10, r30
 646:	b6 01       	movw	r22, r12
 648:	90 e0       	ldi	r25, 0x00	; 0
 64a:	28 d1       	rcall	.+592    	; 0x89c <fputc>
 64c:	21 10       	cpse	r2, r1
 64e:	2a 94       	dec	r2
 650:	21 e0       	ldi	r18, 0x01	; 1
 652:	82 1a       	sub	r8, r18
 654:	91 08       	sbc	r9, r1
 656:	81 14       	cp	r8, r1
 658:	91 04       	cpc	r9, r1
 65a:	79 f7       	brne	.-34     	; 0x63a <vfprintf+0x1c4>
 65c:	e1 c0       	rjmp	.+450    	; 0x820 <vfprintf+0x3aa>
 65e:	84 36       	cpi	r24, 0x64	; 100
 660:	11 f0       	breq	.+4      	; 0x666 <vfprintf+0x1f0>
 662:	89 36       	cpi	r24, 0x69	; 105
 664:	39 f5       	brne	.+78     	; 0x6b4 <vfprintf+0x23e>
 666:	f8 01       	movw	r30, r16
 668:	37 fe       	sbrs	r3, 7
 66a:	07 c0       	rjmp	.+14     	; 0x67a <vfprintf+0x204>
 66c:	60 81       	ld	r22, Z
 66e:	71 81       	ldd	r23, Z+1	; 0x01
 670:	82 81       	ldd	r24, Z+2	; 0x02
 672:	93 81       	ldd	r25, Z+3	; 0x03
 674:	0c 5f       	subi	r16, 0xFC	; 252
 676:	1f 4f       	sbci	r17, 0xFF	; 255
 678:	08 c0       	rjmp	.+16     	; 0x68a <vfprintf+0x214>
 67a:	60 81       	ld	r22, Z
 67c:	71 81       	ldd	r23, Z+1	; 0x01
 67e:	07 2e       	mov	r0, r23
 680:	00 0c       	add	r0, r0
 682:	88 0b       	sbc	r24, r24
 684:	99 0b       	sbc	r25, r25
 686:	0e 5f       	subi	r16, 0xFE	; 254
 688:	1f 4f       	sbci	r17, 0xFF	; 255
 68a:	f3 2d       	mov	r31, r3
 68c:	ff 76       	andi	r31, 0x6F	; 111
 68e:	3f 2e       	mov	r3, r31
 690:	97 ff       	sbrs	r25, 7
 692:	09 c0       	rjmp	.+18     	; 0x6a6 <vfprintf+0x230>
 694:	90 95       	com	r25
 696:	80 95       	com	r24
 698:	70 95       	com	r23
 69a:	61 95       	neg	r22
 69c:	7f 4f       	sbci	r23, 0xFF	; 255
 69e:	8f 4f       	sbci	r24, 0xFF	; 255
 6a0:	9f 4f       	sbci	r25, 0xFF	; 255
 6a2:	f0 68       	ori	r31, 0x80	; 128
 6a4:	3f 2e       	mov	r3, r31
 6a6:	2a e0       	ldi	r18, 0x0A	; 10
 6a8:	30 e0       	ldi	r19, 0x00	; 0
 6aa:	a3 01       	movw	r20, r6
 6ac:	33 d1       	rcall	.+614    	; 0x914 <__ultoa_invert>
 6ae:	88 2e       	mov	r8, r24
 6b0:	86 18       	sub	r8, r6
 6b2:	44 c0       	rjmp	.+136    	; 0x73c <vfprintf+0x2c6>
 6b4:	85 37       	cpi	r24, 0x75	; 117
 6b6:	31 f4       	brne	.+12     	; 0x6c4 <vfprintf+0x24e>
 6b8:	23 2d       	mov	r18, r3
 6ba:	2f 7e       	andi	r18, 0xEF	; 239
 6bc:	b2 2e       	mov	r11, r18
 6be:	2a e0       	ldi	r18, 0x0A	; 10
 6c0:	30 e0       	ldi	r19, 0x00	; 0
 6c2:	25 c0       	rjmp	.+74     	; 0x70e <vfprintf+0x298>
 6c4:	93 2d       	mov	r25, r3
 6c6:	99 7f       	andi	r25, 0xF9	; 249
 6c8:	b9 2e       	mov	r11, r25
 6ca:	8f 36       	cpi	r24, 0x6F	; 111
 6cc:	c1 f0       	breq	.+48     	; 0x6fe <vfprintf+0x288>
 6ce:	18 f4       	brcc	.+6      	; 0x6d6 <vfprintf+0x260>
 6d0:	88 35       	cpi	r24, 0x58	; 88
 6d2:	79 f0       	breq	.+30     	; 0x6f2 <vfprintf+0x27c>
 6d4:	ae c0       	rjmp	.+348    	; 0x832 <vfprintf+0x3bc>
 6d6:	80 37       	cpi	r24, 0x70	; 112
 6d8:	19 f0       	breq	.+6      	; 0x6e0 <vfprintf+0x26a>
 6da:	88 37       	cpi	r24, 0x78	; 120
 6dc:	21 f0       	breq	.+8      	; 0x6e6 <vfprintf+0x270>
 6de:	a9 c0       	rjmp	.+338    	; 0x832 <vfprintf+0x3bc>
 6e0:	e9 2f       	mov	r30, r25
 6e2:	e0 61       	ori	r30, 0x10	; 16
 6e4:	be 2e       	mov	r11, r30
 6e6:	b4 fe       	sbrs	r11, 4
 6e8:	0d c0       	rjmp	.+26     	; 0x704 <vfprintf+0x28e>
 6ea:	fb 2d       	mov	r31, r11
 6ec:	f4 60       	ori	r31, 0x04	; 4
 6ee:	bf 2e       	mov	r11, r31
 6f0:	09 c0       	rjmp	.+18     	; 0x704 <vfprintf+0x28e>
 6f2:	34 fe       	sbrs	r3, 4
 6f4:	0a c0       	rjmp	.+20     	; 0x70a <vfprintf+0x294>
 6f6:	29 2f       	mov	r18, r25
 6f8:	26 60       	ori	r18, 0x06	; 6
 6fa:	b2 2e       	mov	r11, r18
 6fc:	06 c0       	rjmp	.+12     	; 0x70a <vfprintf+0x294>
 6fe:	28 e0       	ldi	r18, 0x08	; 8
 700:	30 e0       	ldi	r19, 0x00	; 0
 702:	05 c0       	rjmp	.+10     	; 0x70e <vfprintf+0x298>
 704:	20 e1       	ldi	r18, 0x10	; 16
 706:	30 e0       	ldi	r19, 0x00	; 0
 708:	02 c0       	rjmp	.+4      	; 0x70e <vfprintf+0x298>
 70a:	20 e1       	ldi	r18, 0x10	; 16
 70c:	32 e0       	ldi	r19, 0x02	; 2
 70e:	f8 01       	movw	r30, r16
 710:	b7 fe       	sbrs	r11, 7
 712:	07 c0       	rjmp	.+14     	; 0x722 <vfprintf+0x2ac>
 714:	60 81       	ld	r22, Z
 716:	71 81       	ldd	r23, Z+1	; 0x01
 718:	82 81       	ldd	r24, Z+2	; 0x02
 71a:	93 81       	ldd	r25, Z+3	; 0x03
 71c:	0c 5f       	subi	r16, 0xFC	; 252
 71e:	1f 4f       	sbci	r17, 0xFF	; 255
 720:	06 c0       	rjmp	.+12     	; 0x72e <vfprintf+0x2b8>
 722:	60 81       	ld	r22, Z
 724:	71 81       	ldd	r23, Z+1	; 0x01
 726:	80 e0       	ldi	r24, 0x00	; 0
 728:	90 e0       	ldi	r25, 0x00	; 0
 72a:	0e 5f       	subi	r16, 0xFE	; 254
 72c:	1f 4f       	sbci	r17, 0xFF	; 255
 72e:	a3 01       	movw	r20, r6
 730:	f1 d0       	rcall	.+482    	; 0x914 <__ultoa_invert>
 732:	88 2e       	mov	r8, r24
 734:	86 18       	sub	r8, r6
 736:	fb 2d       	mov	r31, r11
 738:	ff 77       	andi	r31, 0x7F	; 127
 73a:	3f 2e       	mov	r3, r31
 73c:	36 fe       	sbrs	r3, 6
 73e:	0d c0       	rjmp	.+26     	; 0x75a <vfprintf+0x2e4>
 740:	23 2d       	mov	r18, r3
 742:	2e 7f       	andi	r18, 0xFE	; 254
 744:	a2 2e       	mov	r10, r18
 746:	89 14       	cp	r8, r9
 748:	58 f4       	brcc	.+22     	; 0x760 <vfprintf+0x2ea>
 74a:	34 fe       	sbrs	r3, 4
 74c:	0b c0       	rjmp	.+22     	; 0x764 <vfprintf+0x2ee>
 74e:	32 fc       	sbrc	r3, 2
 750:	09 c0       	rjmp	.+18     	; 0x764 <vfprintf+0x2ee>
 752:	83 2d       	mov	r24, r3
 754:	8e 7e       	andi	r24, 0xEE	; 238
 756:	a8 2e       	mov	r10, r24
 758:	05 c0       	rjmp	.+10     	; 0x764 <vfprintf+0x2ee>
 75a:	b8 2c       	mov	r11, r8
 75c:	a3 2c       	mov	r10, r3
 75e:	03 c0       	rjmp	.+6      	; 0x766 <vfprintf+0x2f0>
 760:	b8 2c       	mov	r11, r8
 762:	01 c0       	rjmp	.+2      	; 0x766 <vfprintf+0x2f0>
 764:	b9 2c       	mov	r11, r9
 766:	a4 fe       	sbrs	r10, 4
 768:	0f c0       	rjmp	.+30     	; 0x788 <vfprintf+0x312>
 76a:	fe 01       	movw	r30, r28
 76c:	e8 0d       	add	r30, r8
 76e:	f1 1d       	adc	r31, r1
 770:	80 81       	ld	r24, Z
 772:	80 33       	cpi	r24, 0x30	; 48
 774:	21 f4       	brne	.+8      	; 0x77e <vfprintf+0x308>
 776:	9a 2d       	mov	r25, r10
 778:	99 7e       	andi	r25, 0xE9	; 233
 77a:	a9 2e       	mov	r10, r25
 77c:	09 c0       	rjmp	.+18     	; 0x790 <vfprintf+0x31a>
 77e:	a2 fe       	sbrs	r10, 2
 780:	06 c0       	rjmp	.+12     	; 0x78e <vfprintf+0x318>
 782:	b3 94       	inc	r11
 784:	b3 94       	inc	r11
 786:	04 c0       	rjmp	.+8      	; 0x790 <vfprintf+0x31a>
 788:	8a 2d       	mov	r24, r10
 78a:	86 78       	andi	r24, 0x86	; 134
 78c:	09 f0       	breq	.+2      	; 0x790 <vfprintf+0x31a>
 78e:	b3 94       	inc	r11
 790:	a3 fc       	sbrc	r10, 3
 792:	10 c0       	rjmp	.+32     	; 0x7b4 <vfprintf+0x33e>
 794:	a0 fe       	sbrs	r10, 0
 796:	06 c0       	rjmp	.+12     	; 0x7a4 <vfprintf+0x32e>
 798:	b2 14       	cp	r11, r2
 79a:	80 f4       	brcc	.+32     	; 0x7bc <vfprintf+0x346>
 79c:	28 0c       	add	r2, r8
 79e:	92 2c       	mov	r9, r2
 7a0:	9b 18       	sub	r9, r11
 7a2:	0d c0       	rjmp	.+26     	; 0x7be <vfprintf+0x348>
 7a4:	b2 14       	cp	r11, r2
 7a6:	58 f4       	brcc	.+22     	; 0x7be <vfprintf+0x348>
 7a8:	b6 01       	movw	r22, r12
 7aa:	80 e2       	ldi	r24, 0x20	; 32
 7ac:	90 e0       	ldi	r25, 0x00	; 0
 7ae:	76 d0       	rcall	.+236    	; 0x89c <fputc>
 7b0:	b3 94       	inc	r11
 7b2:	f8 cf       	rjmp	.-16     	; 0x7a4 <vfprintf+0x32e>
 7b4:	b2 14       	cp	r11, r2
 7b6:	18 f4       	brcc	.+6      	; 0x7be <vfprintf+0x348>
 7b8:	2b 18       	sub	r2, r11
 7ba:	02 c0       	rjmp	.+4      	; 0x7c0 <vfprintf+0x34a>
 7bc:	98 2c       	mov	r9, r8
 7be:	21 2c       	mov	r2, r1
 7c0:	a4 fe       	sbrs	r10, 4
 7c2:	0f c0       	rjmp	.+30     	; 0x7e2 <vfprintf+0x36c>
 7c4:	b6 01       	movw	r22, r12
 7c6:	80 e3       	ldi	r24, 0x30	; 48
 7c8:	90 e0       	ldi	r25, 0x00	; 0
 7ca:	68 d0       	rcall	.+208    	; 0x89c <fputc>
 7cc:	a2 fe       	sbrs	r10, 2
 7ce:	16 c0       	rjmp	.+44     	; 0x7fc <vfprintf+0x386>
 7d0:	a1 fc       	sbrc	r10, 1
 7d2:	03 c0       	rjmp	.+6      	; 0x7da <vfprintf+0x364>
 7d4:	88 e7       	ldi	r24, 0x78	; 120
 7d6:	90 e0       	ldi	r25, 0x00	; 0
 7d8:	02 c0       	rjmp	.+4      	; 0x7de <vfprintf+0x368>
 7da:	88 e5       	ldi	r24, 0x58	; 88
 7dc:	90 e0       	ldi	r25, 0x00	; 0
 7de:	b6 01       	movw	r22, r12
 7e0:	0c c0       	rjmp	.+24     	; 0x7fa <vfprintf+0x384>
 7e2:	8a 2d       	mov	r24, r10
 7e4:	86 78       	andi	r24, 0x86	; 134
 7e6:	51 f0       	breq	.+20     	; 0x7fc <vfprintf+0x386>
 7e8:	a1 fe       	sbrs	r10, 1
 7ea:	02 c0       	rjmp	.+4      	; 0x7f0 <vfprintf+0x37a>
 7ec:	8b e2       	ldi	r24, 0x2B	; 43
 7ee:	01 c0       	rjmp	.+2      	; 0x7f2 <vfprintf+0x37c>
 7f0:	80 e2       	ldi	r24, 0x20	; 32
 7f2:	a7 fc       	sbrc	r10, 7
 7f4:	8d e2       	ldi	r24, 0x2D	; 45
 7f6:	b6 01       	movw	r22, r12
 7f8:	90 e0       	ldi	r25, 0x00	; 0
 7fa:	50 d0       	rcall	.+160    	; 0x89c <fputc>
 7fc:	89 14       	cp	r8, r9
 7fe:	30 f4       	brcc	.+12     	; 0x80c <vfprintf+0x396>
 800:	b6 01       	movw	r22, r12
 802:	80 e3       	ldi	r24, 0x30	; 48
 804:	90 e0       	ldi	r25, 0x00	; 0
 806:	4a d0       	rcall	.+148    	; 0x89c <fputc>
 808:	9a 94       	dec	r9
 80a:	f8 cf       	rjmp	.-16     	; 0x7fc <vfprintf+0x386>
 80c:	8a 94       	dec	r8
 80e:	f3 01       	movw	r30, r6
 810:	e8 0d       	add	r30, r8
 812:	f1 1d       	adc	r31, r1
 814:	80 81       	ld	r24, Z
 816:	b6 01       	movw	r22, r12
 818:	90 e0       	ldi	r25, 0x00	; 0
 81a:	40 d0       	rcall	.+128    	; 0x89c <fputc>
 81c:	81 10       	cpse	r8, r1
 81e:	f6 cf       	rjmp	.-20     	; 0x80c <vfprintf+0x396>
 820:	22 20       	and	r2, r2
 822:	09 f4       	brne	.+2      	; 0x826 <vfprintf+0x3b0>
 824:	4e ce       	rjmp	.-868    	; 0x4c2 <vfprintf+0x4c>
 826:	b6 01       	movw	r22, r12
 828:	80 e2       	ldi	r24, 0x20	; 32
 82a:	90 e0       	ldi	r25, 0x00	; 0
 82c:	37 d0       	rcall	.+110    	; 0x89c <fputc>
 82e:	2a 94       	dec	r2
 830:	f7 cf       	rjmp	.-18     	; 0x820 <vfprintf+0x3aa>
 832:	f6 01       	movw	r30, r12
 834:	86 81       	ldd	r24, Z+6	; 0x06
 836:	97 81       	ldd	r25, Z+7	; 0x07
 838:	02 c0       	rjmp	.+4      	; 0x83e <vfprintf+0x3c8>
 83a:	8f ef       	ldi	r24, 0xFF	; 255
 83c:	9f ef       	ldi	r25, 0xFF	; 255
 83e:	2b 96       	adiw	r28, 0x0b	; 11
 840:	0f b6       	in	r0, 0x3f	; 63
 842:	f8 94       	cli
 844:	de bf       	out	0x3e, r29	; 62
 846:	0f be       	out	0x3f, r0	; 63
 848:	cd bf       	out	0x3d, r28	; 61
 84a:	df 91       	pop	r29
 84c:	cf 91       	pop	r28
 84e:	1f 91       	pop	r17
 850:	0f 91       	pop	r16
 852:	ff 90       	pop	r15
 854:	ef 90       	pop	r14
 856:	df 90       	pop	r13
 858:	cf 90       	pop	r12
 85a:	bf 90       	pop	r11
 85c:	af 90       	pop	r10
 85e:	9f 90       	pop	r9
 860:	8f 90       	pop	r8
 862:	7f 90       	pop	r7
 864:	6f 90       	pop	r6
 866:	5f 90       	pop	r5
 868:	4f 90       	pop	r4
 86a:	3f 90       	pop	r3
 86c:	2f 90       	pop	r2
 86e:	08 95       	ret

00000870 <strnlen_P>:
 870:	fc 01       	movw	r30, r24
 872:	05 90       	lpm	r0, Z+
 874:	61 50       	subi	r22, 0x01	; 1
 876:	70 40       	sbci	r23, 0x00	; 0
 878:	01 10       	cpse	r0, r1
 87a:	d8 f7       	brcc	.-10     	; 0x872 <strnlen_P+0x2>
 87c:	80 95       	com	r24
 87e:	90 95       	com	r25
 880:	8e 0f       	add	r24, r30
 882:	9f 1f       	adc	r25, r31
 884:	08 95       	ret

00000886 <strnlen>:
 886:	fc 01       	movw	r30, r24
 888:	61 50       	subi	r22, 0x01	; 1
 88a:	70 40       	sbci	r23, 0x00	; 0
 88c:	01 90       	ld	r0, Z+
 88e:	01 10       	cpse	r0, r1
 890:	d8 f7       	brcc	.-10     	; 0x888 <strnlen+0x2>
 892:	80 95       	com	r24
 894:	90 95       	com	r25
 896:	8e 0f       	add	r24, r30
 898:	9f 1f       	adc	r25, r31
 89a:	08 95       	ret

0000089c <fputc>:
 89c:	0f 93       	push	r16
 89e:	1f 93       	push	r17
 8a0:	cf 93       	push	r28
 8a2:	df 93       	push	r29
 8a4:	fb 01       	movw	r30, r22
 8a6:	23 81       	ldd	r18, Z+3	; 0x03
 8a8:	21 fd       	sbrc	r18, 1
 8aa:	03 c0       	rjmp	.+6      	; 0x8b2 <fputc+0x16>
 8ac:	8f ef       	ldi	r24, 0xFF	; 255
 8ae:	9f ef       	ldi	r25, 0xFF	; 255
 8b0:	2c c0       	rjmp	.+88     	; 0x90a <fputc+0x6e>
 8b2:	22 ff       	sbrs	r18, 2
 8b4:	16 c0       	rjmp	.+44     	; 0x8e2 <fputc+0x46>
 8b6:	46 81       	ldd	r20, Z+6	; 0x06
 8b8:	57 81       	ldd	r21, Z+7	; 0x07
 8ba:	24 81       	ldd	r18, Z+4	; 0x04
 8bc:	35 81       	ldd	r19, Z+5	; 0x05
 8be:	42 17       	cp	r20, r18
 8c0:	53 07       	cpc	r21, r19
 8c2:	44 f4       	brge	.+16     	; 0x8d4 <fputc+0x38>
 8c4:	a0 81       	ld	r26, Z
 8c6:	b1 81       	ldd	r27, Z+1	; 0x01
 8c8:	9d 01       	movw	r18, r26
 8ca:	2f 5f       	subi	r18, 0xFF	; 255
 8cc:	3f 4f       	sbci	r19, 0xFF	; 255
 8ce:	31 83       	std	Z+1, r19	; 0x01
 8d0:	20 83       	st	Z, r18
 8d2:	8c 93       	st	X, r24
 8d4:	26 81       	ldd	r18, Z+6	; 0x06
 8d6:	37 81       	ldd	r19, Z+7	; 0x07
 8d8:	2f 5f       	subi	r18, 0xFF	; 255
 8da:	3f 4f       	sbci	r19, 0xFF	; 255
 8dc:	37 83       	std	Z+7, r19	; 0x07
 8de:	26 83       	std	Z+6, r18	; 0x06
 8e0:	14 c0       	rjmp	.+40     	; 0x90a <fputc+0x6e>
 8e2:	8b 01       	movw	r16, r22
 8e4:	ec 01       	movw	r28, r24
 8e6:	fb 01       	movw	r30, r22
 8e8:	00 84       	ldd	r0, Z+8	; 0x08
 8ea:	f1 85       	ldd	r31, Z+9	; 0x09
 8ec:	e0 2d       	mov	r30, r0
 8ee:	19 95       	eicall
 8f0:	89 2b       	or	r24, r25
 8f2:	e1 f6       	brne	.-72     	; 0x8ac <fputc+0x10>
 8f4:	d8 01       	movw	r26, r16
 8f6:	16 96       	adiw	r26, 0x06	; 6
 8f8:	8d 91       	ld	r24, X+
 8fa:	9c 91       	ld	r25, X
 8fc:	17 97       	sbiw	r26, 0x07	; 7
 8fe:	01 96       	adiw	r24, 0x01	; 1
 900:	17 96       	adiw	r26, 0x07	; 7
 902:	9c 93       	st	X, r25
 904:	8e 93       	st	-X, r24
 906:	16 97       	sbiw	r26, 0x06	; 6
 908:	ce 01       	movw	r24, r28
 90a:	df 91       	pop	r29
 90c:	cf 91       	pop	r28
 90e:	1f 91       	pop	r17
 910:	0f 91       	pop	r16
 912:	08 95       	ret

00000914 <__ultoa_invert>:
 914:	fa 01       	movw	r30, r20
 916:	aa 27       	eor	r26, r26
 918:	28 30       	cpi	r18, 0x08	; 8
 91a:	51 f1       	breq	.+84     	; 0x970 <__ultoa_invert+0x5c>
 91c:	20 31       	cpi	r18, 0x10	; 16
 91e:	81 f1       	breq	.+96     	; 0x980 <__ultoa_invert+0x6c>
 920:	e8 94       	clt
 922:	6f 93       	push	r22
 924:	6e 7f       	andi	r22, 0xFE	; 254
 926:	6e 5f       	subi	r22, 0xFE	; 254
 928:	7f 4f       	sbci	r23, 0xFF	; 255
 92a:	8f 4f       	sbci	r24, 0xFF	; 255
 92c:	9f 4f       	sbci	r25, 0xFF	; 255
 92e:	af 4f       	sbci	r26, 0xFF	; 255
 930:	b1 e0       	ldi	r27, 0x01	; 1
 932:	3e d0       	rcall	.+124    	; 0x9b0 <__ultoa_invert+0x9c>
 934:	b4 e0       	ldi	r27, 0x04	; 4
 936:	3c d0       	rcall	.+120    	; 0x9b0 <__ultoa_invert+0x9c>
 938:	67 0f       	add	r22, r23
 93a:	78 1f       	adc	r23, r24
 93c:	89 1f       	adc	r24, r25
 93e:	9a 1f       	adc	r25, r26
 940:	a1 1d       	adc	r26, r1
 942:	68 0f       	add	r22, r24
 944:	79 1f       	adc	r23, r25
 946:	8a 1f       	adc	r24, r26
 948:	91 1d       	adc	r25, r1
 94a:	a1 1d       	adc	r26, r1
 94c:	6a 0f       	add	r22, r26
 94e:	71 1d       	adc	r23, r1
 950:	81 1d       	adc	r24, r1
 952:	91 1d       	adc	r25, r1
 954:	a1 1d       	adc	r26, r1
 956:	20 d0       	rcall	.+64     	; 0x998 <__ultoa_invert+0x84>
 958:	09 f4       	brne	.+2      	; 0x95c <__ultoa_invert+0x48>
 95a:	68 94       	set
 95c:	3f 91       	pop	r19
 95e:	2a e0       	ldi	r18, 0x0A	; 10
 960:	26 9f       	mul	r18, r22
 962:	11 24       	eor	r1, r1
 964:	30 19       	sub	r19, r0
 966:	30 5d       	subi	r19, 0xD0	; 208
 968:	31 93       	st	Z+, r19
 96a:	de f6       	brtc	.-74     	; 0x922 <__ultoa_invert+0xe>
 96c:	cf 01       	movw	r24, r30
 96e:	08 95       	ret
 970:	46 2f       	mov	r20, r22
 972:	47 70       	andi	r20, 0x07	; 7
 974:	40 5d       	subi	r20, 0xD0	; 208
 976:	41 93       	st	Z+, r20
 978:	b3 e0       	ldi	r27, 0x03	; 3
 97a:	0f d0       	rcall	.+30     	; 0x99a <__ultoa_invert+0x86>
 97c:	c9 f7       	brne	.-14     	; 0x970 <__ultoa_invert+0x5c>
 97e:	f6 cf       	rjmp	.-20     	; 0x96c <__ultoa_invert+0x58>
 980:	46 2f       	mov	r20, r22
 982:	4f 70       	andi	r20, 0x0F	; 15
 984:	40 5d       	subi	r20, 0xD0	; 208
 986:	4a 33       	cpi	r20, 0x3A	; 58
 988:	18 f0       	brcs	.+6      	; 0x990 <__ultoa_invert+0x7c>
 98a:	49 5d       	subi	r20, 0xD9	; 217
 98c:	31 fd       	sbrc	r19, 1
 98e:	40 52       	subi	r20, 0x20	; 32
 990:	41 93       	st	Z+, r20
 992:	02 d0       	rcall	.+4      	; 0x998 <__ultoa_invert+0x84>
 994:	a9 f7       	brne	.-22     	; 0x980 <__ultoa_invert+0x6c>
 996:	ea cf       	rjmp	.-44     	; 0x96c <__ultoa_invert+0x58>
 998:	b4 e0       	ldi	r27, 0x04	; 4
 99a:	a6 95       	lsr	r26
 99c:	97 95       	ror	r25
 99e:	87 95       	ror	r24
 9a0:	77 95       	ror	r23
 9a2:	67 95       	ror	r22
 9a4:	ba 95       	dec	r27
 9a6:	c9 f7       	brne	.-14     	; 0x99a <__ultoa_invert+0x86>
 9a8:	00 97       	sbiw	r24, 0x00	; 0
 9aa:	61 05       	cpc	r22, r1
 9ac:	71 05       	cpc	r23, r1
 9ae:	08 95       	ret
 9b0:	9b 01       	movw	r18, r22
 9b2:	ac 01       	movw	r20, r24
 9b4:	0a 2e       	mov	r0, r26
 9b6:	06 94       	lsr	r0
 9b8:	57 95       	ror	r21
 9ba:	47 95       	ror	r20
 9bc:	37 95       	ror	r19
 9be:	27 95       	ror	r18
 9c0:	ba 95       	dec	r27
 9c2:	c9 f7       	brne	.-14     	; 0x9b6 <__ultoa_invert+0xa2>
 9c4:	62 0f       	add	r22, r18
 9c6:	73 1f       	adc	r23, r19
 9c8:	84 1f       	adc	r24, r20
 9ca:	95 1f       	adc	r25, r21
 9cc:	a0 1d       	adc	r26, r0
 9ce:	08 95       	ret

000009d0 <_exit>:
 9d0:	f8 94       	cli

000009d2 <__stop_program>:
 9d2:	ff cf       	rjmp	.-2      	; 0x9d2 <__stop_program>
