{
    "name": "maestro",
    "folder": "maestro",
    "sim_files": [
        "Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/_primary.vhd",
        "Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/_primary.vhd",
        "Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/_primary.vhd",
        "Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller/_primary.vhd",
        "Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/_primary.vhd",
        "Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_sample_tst/_primary.vhd",
        "Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/_primary.vhd",
        "Quartus/riscv_microcontroller/simulation/qsim/work/riscv_microcontroller/_primary.vhd",
        "Quartus/riscv_microcontroller/simulation/qsim/work/riscv_microcontroller_vlg_check_tst/_primary.vhd",
        "Quartus/riscv_microcontroller/simulation/qsim/work/riscv_microcontroller_vlg_sample_tst/_primary.vhd",
        "Quartus/riscv_microcontroller/simulation/qsim/work/riscv_microcontroller_vlg_vec_tst/_primary.vhd"
    ],
    "files": [],
    "include_dirs": [],
    "repository": "https://github.com/Artoriuz/maestro",
    "top_module": "",
    "extra_flags": [],
    "language_version": "08",
    "modules": [
        {
            "module": "ALU",
            "file": "Project/Components/ALU.vhd"
        },
        {
            "module": "EX_MEM_DIV",
            "file": "Project/Components/EX_MEM_DIV.vhd"
        },
        {
            "module": "ID_EX_DIV",
            "file": "Project/Components/ID_EX_DIV.vhd"
        },
        {
            "module": "IF_ID_DIV",
            "file": "Project/Components/IF_ID_DIV.vhd"
        },
        {
            "module": "MEM_WB_DIV",
            "file": "Project/Components/MEM_WB_DIV.vhd"
        },
        {
            "module": "adder",
            "file": "Project/Components/adder.vhd"
        },
        {
            "module": "controller",
            "file": "Project/Components/controller.vhd"
        },
        {
            "module": "datamem",
            "file": "Project/Components/datamem.vhd"
        },
        {
            "module": "datamem_interface",
            "file": "Project/Components/datamem_interface.vhd"
        },
        {
            "module": "datapath",
            "file": "Project/Components/datapath.vhd"
        },
        {
            "module": "flushing_unit",
            "file": "Project/Components/flushing_unit.vhd"
        },
        {
            "module": "forwarding_unit",
            "file": "Project/Components/forwarding_unit.vhd"
        },
        {
            "module": "jump_target_unit",
            "file": "Project/Components/jump_target_unit.vhd"
        },
        {
            "module": "microcontroller",
            "file": "Project/Components/microcontroller.vhd"
        },
        {
            "module": "mux_2_1",
            "file": "Project/Components/mux_2_1.vhd"
        },
        {
            "module": "mux_32_1",
            "file": "Project/Components/mux_32_1.vhd"
        },
        {
            "module": "mux_3_1",
            "file": "Project/Components/mux_3_1.vhd"
        },
        {
            "module": "mux_5_1",
            "file": "Project/Components/mux_5_1.vhd"
        },
        {
            "module": "progmem_interface",
            "file": "Project/Components/progmem_interface.vhd"
        },
        {
            "module": "program_counter",
            "file": "Project/Components/program_counter.vhd"
        },
        {
            "module": "reg1b",
            "file": "Project/Components/reg1b.vhd"
        },
        {
            "module": "reg2b",
            "file": "Project/Components/reg2b.vhd"
        },
        {
            "module": "reg32b",
            "file": "Project/Components/reg32b.vhd"
        },
        {
            "module": "reg32b_falling_edge",
            "file": "Project/Components/reg32b_falling_edge.vhd"
        },
        {
            "module": "reg3b",
            "file": "Project/Components/reg3b.vhd"
        },
        {
            "module": "reg4b",
            "file": "Project/Components/reg4b.vhd"
        },
        {
            "module": "reg5b",
            "file": "Project/Components/reg5b.vhd"
        },
        {
            "module": "register_file",
            "file": "Project/Components/register_file.vhd"
        },
        {
            "module": "progmem",
            "file": "Quartus/riscv_microcontroller/progmem.vhd"
        },
        {
            "module": "microcontroller_vlg_check_tst",
            "file": "Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_check_tst/_primary.vhd"
        },
        {
            "module": "microcontroller_vlg_sample_tst",
            "file": "Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_sample_tst/_primary.vhd"
        },
        {
            "module": "microcontroller_vlg_vec_tst",
            "file": "Quartus/riscv_microcontroller/simulation/modelsim/rtl_work/microcontroller_vlg_vec_tst/_primary.vhd"
        },
        {
            "module": "microcontroller",
            "file": "Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller/_primary.vhd"
        },
        {
            "module": "microcontroller_vlg_check_tst",
            "file": "Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_check_tst/_primary.vhd"
        },
        {
            "module": "microcontroller_vlg_sample_tst",
            "file": "Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_sample_tst/_primary.vhd"
        },
        {
            "module": "microcontroller_vlg_vec_tst",
            "file": "Quartus/riscv_microcontroller/simulation/qsim/work/microcontroller_vlg_vec_tst/_primary.vhd"
        },
        {
            "module": "riscv_microcontroller",
            "file": "Quartus/riscv_microcontroller/simulation/qsim/work/riscv_microcontroller/_primary.vhd"
        },
        {
            "module": "riscv_microcontroller_vlg_check_tst",
            "file": "Quartus/riscv_microcontroller/simulation/qsim/work/riscv_microcontroller_vlg_check_tst/_primary.vhd"
        },
        {
            "module": "riscv_microcontroller_vlg_sample_tst",
            "file": "Quartus/riscv_microcontroller/simulation/qsim/work/riscv_microcontroller_vlg_sample_tst/_primary.vhd"
        },
        {
            "module": "riscv_microcontroller_vlg_vec_tst",
            "file": "Quartus/riscv_microcontroller/simulation/qsim/work/riscv_microcontroller_vlg_vec_tst/_primary.vhd"
        }
    ],
    "module_graph": {
        "ALU": [],
        "EX_MEM_DIV": [],
        "ID_EX_DIV": [],
        "IF_ID_DIV": [],
        "MEM_WB_DIV": [],
        "adder": [],
        "controller": [],
        "datamem": [],
        "datamem_interface": [],
        "datapath": [],
        "flushing_unit": [],
        "forwarding_unit": [],
        "jump_target_unit": [],
        "microcontroller": [],
        "mux_2_1": [],
        "mux_32_1": [],
        "mux_3_1": [],
        "mux_5_1": [],
        "progmem_interface": [],
        "program_counter": [],
        "reg1b": [],
        "reg2b": [],
        "reg32b": [],
        "reg32b_falling_edge": [],
        "reg3b": [],
        "reg4b": [],
        "reg5b": [],
        "register_file": [],
        "progmem": [],
        "microcontroller_vlg_check_tst": [],
        "microcontroller_vlg_sample_tst": [],
        "microcontroller_vlg_vec_tst": [],
        "riscv_microcontroller": [],
        "riscv_microcontroller_vlg_check_tst": [],
        "riscv_microcontroller_vlg_sample_tst": [],
        "riscv_microcontroller_vlg_vec_tst": []
    },
    "module_graph_inverse": {
        "ALU": [],
        "EX_MEM_DIV": [],
        "ID_EX_DIV": [],
        "IF_ID_DIV": [],
        "MEM_WB_DIV": [],
        "adder": [],
        "controller": [],
        "datamem": [],
        "datamem_interface": [],
        "datapath": [],
        "flushing_unit": [],
        "forwarding_unit": [],
        "jump_target_unit": [],
        "microcontroller": [],
        "mux_2_1": [],
        "mux_32_1": [],
        "mux_3_1": [],
        "mux_5_1": [],
        "progmem_interface": [],
        "program_counter": [],
        "reg1b": [],
        "reg2b": [],
        "reg32b": [],
        "reg32b_falling_edge": [],
        "reg3b": [],
        "reg4b": [],
        "reg5b": [],
        "register_file": [],
        "progmem": [],
        "microcontroller_vlg_check_tst": [],
        "microcontroller_vlg_sample_tst": [],
        "microcontroller_vlg_vec_tst": [],
        "riscv_microcontroller": [],
        "riscv_microcontroller_vlg_check_tst": [],
        "riscv_microcontroller_vlg_sample_tst": [],
        "riscv_microcontroller_vlg_vec_tst": []
    },
    "non_tb_files": [
        "Project/Components/ALU.vhd",
        "Project/Components/EX_MEM_DIV.vhd",
        "Project/Components/ID_EX_DIV.vhd",
        "Project/Components/IF_ID_DIV.vhd",
        "Project/Components/MEM_WB_DIV.vhd",
        "Project/Components/adder.vhd",
        "Project/Components/controller.vhd",
        "Project/Components/datamem.vhd",
        "Project/Components/datamem_interface.vhd",
        "Project/Components/datapath.vhd",
        "Project/Components/flushing_unit.vhd",
        "Project/Components/forwarding_unit.vhd",
        "Project/Components/jump_target_unit.vhd",
        "Project/Components/microcontroller.vhd",
        "Project/Components/mux_2_1.vhd",
        "Project/Components/mux_32_1.vhd",
        "Project/Components/mux_3_1.vhd",
        "Project/Components/mux_5_1.vhd",
        "Project/Components/progmem_interface.vhd",
        "Project/Components/program_counter.vhd",
        "Project/Components/reg1b.vhd",
        "Project/Components/reg2b.vhd",
        "Project/Components/reg32b.vhd",
        "Project/Components/reg32b_falling_edge.vhd",
        "Project/Components/reg3b.vhd",
        "Project/Components/reg4b.vhd",
        "Project/Components/reg5b.vhd",
        "Project/Components/register_file.vhd",
        "Quartus/riscv_microcontroller/progmem.vhd"
    ]
}