{
  "module_name": "xor_32.h",
  "hash_id": "427763e7337fa0bd68d7273cf90fef599176c3222f68b80590789e0fea7003dd",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/include/asm/xor_32.h",
  "human_readable_source": " \n#ifndef _ASM_X86_XOR_32_H\n#define _ASM_X86_XOR_32_H\n\n \n\n \n\n#define LD(x, y)\t\"       movq   8*(\"#x\")(%1), %%mm\"#y\"   ;\\n\"\n#define ST(x, y)\t\"       movq %%mm\"#y\",   8*(\"#x\")(%1)   ;\\n\"\n#define XO1(x, y)\t\"       pxor   8*(\"#x\")(%2), %%mm\"#y\"   ;\\n\"\n#define XO2(x, y)\t\"       pxor   8*(\"#x\")(%3), %%mm\"#y\"   ;\\n\"\n#define XO3(x, y)\t\"       pxor   8*(\"#x\")(%4), %%mm\"#y\"   ;\\n\"\n#define XO4(x, y)\t\"       pxor   8*(\"#x\")(%5), %%mm\"#y\"   ;\\n\"\n\n#include <asm/fpu/api.h>\n\nstatic void\nxor_pII_mmx_2(unsigned long bytes, unsigned long * __restrict p1,\n\t      const unsigned long * __restrict p2)\n{\n\tunsigned long lines = bytes >> 7;\n\n\tkernel_fpu_begin();\n\n\tasm volatile(\n#undef BLOCK\n#define BLOCK(i)\t\t\t\t\\\n\tLD(i, 0)\t\t\t\t\\\n\t\tLD(i + 1, 1)\t\t\t\\\n\t\t\tLD(i + 2, 2)\t\t\\\n\t\t\t\tLD(i + 3, 3)\t\\\n\tXO1(i, 0)\t\t\t\t\\\n\tST(i, 0)\t\t\t\t\\\n\t\tXO1(i+1, 1)\t\t\t\\\n\t\tST(i+1, 1)\t\t\t\\\n\t\t\tXO1(i + 2, 2)\t\t\\\n\t\t\tST(i + 2, 2)\t\t\\\n\t\t\t\tXO1(i + 3, 3)\t\\\n\t\t\t\tST(i + 3, 3)\n\n\t\" .align 32\t\t\t;\\n\"\n\t\" 1:                            ;\\n\"\n\n\tBLOCK(0)\n\tBLOCK(4)\n\tBLOCK(8)\n\tBLOCK(12)\n\n\t\"       addl $128, %1         ;\\n\"\n\t\"       addl $128, %2         ;\\n\"\n\t\"       decl %0               ;\\n\"\n\t\"       jnz 1b                ;\\n\"\n\t: \"+r\" (lines),\n\t  \"+r\" (p1), \"+r\" (p2)\n\t:\n\t: \"memory\");\n\n\tkernel_fpu_end();\n}\n\nstatic void\nxor_pII_mmx_3(unsigned long bytes, unsigned long * __restrict p1,\n\t      const unsigned long * __restrict p2,\n\t      const unsigned long * __restrict p3)\n{\n\tunsigned long lines = bytes >> 7;\n\n\tkernel_fpu_begin();\n\n\tasm volatile(\n#undef BLOCK\n#define BLOCK(i)\t\t\t\t\\\n\tLD(i, 0)\t\t\t\t\\\n\t\tLD(i + 1, 1)\t\t\t\\\n\t\t\tLD(i + 2, 2)\t\t\\\n\t\t\t\tLD(i + 3, 3)\t\\\n\tXO1(i, 0)\t\t\t\t\\\n\t\tXO1(i + 1, 1)\t\t\t\\\n\t\t\tXO1(i + 2, 2)\t\t\\\n\t\t\t\tXO1(i + 3, 3)\t\\\n\tXO2(i, 0)\t\t\t\t\\\n\tST(i, 0)\t\t\t\t\\\n\t\tXO2(i + 1, 1)\t\t\t\\\n\t\tST(i + 1, 1)\t\t\t\\\n\t\t\tXO2(i + 2, 2)\t\t\\\n\t\t\tST(i + 2, 2)\t\t\\\n\t\t\t\tXO2(i + 3, 3)\t\\\n\t\t\t\tST(i + 3, 3)\n\n\t\" .align 32\t\t\t;\\n\"\n\t\" 1:                            ;\\n\"\n\n\tBLOCK(0)\n\tBLOCK(4)\n\tBLOCK(8)\n\tBLOCK(12)\n\n\t\"       addl $128, %1         ;\\n\"\n\t\"       addl $128, %2         ;\\n\"\n\t\"       addl $128, %3         ;\\n\"\n\t\"       decl %0               ;\\n\"\n\t\"       jnz 1b                ;\\n\"\n\t: \"+r\" (lines),\n\t  \"+r\" (p1), \"+r\" (p2), \"+r\" (p3)\n\t:\n\t: \"memory\");\n\n\tkernel_fpu_end();\n}\n\nstatic void\nxor_pII_mmx_4(unsigned long bytes, unsigned long * __restrict p1,\n\t      const unsigned long * __restrict p2,\n\t      const unsigned long * __restrict p3,\n\t      const unsigned long * __restrict p4)\n{\n\tunsigned long lines = bytes >> 7;\n\n\tkernel_fpu_begin();\n\n\tasm volatile(\n#undef BLOCK\n#define BLOCK(i)\t\t\t\t\\\n\tLD(i, 0)\t\t\t\t\\\n\t\tLD(i + 1, 1)\t\t\t\\\n\t\t\tLD(i + 2, 2)\t\t\\\n\t\t\t\tLD(i + 3, 3)\t\\\n\tXO1(i, 0)\t\t\t\t\\\n\t\tXO1(i + 1, 1)\t\t\t\\\n\t\t\tXO1(i + 2, 2)\t\t\\\n\t\t\t\tXO1(i + 3, 3)\t\\\n\tXO2(i, 0)\t\t\t\t\\\n\t\tXO2(i + 1, 1)\t\t\t\\\n\t\t\tXO2(i + 2, 2)\t\t\\\n\t\t\t\tXO2(i + 3, 3)\t\\\n\tXO3(i, 0)\t\t\t\t\\\n\tST(i, 0)\t\t\t\t\\\n\t\tXO3(i + 1, 1)\t\t\t\\\n\t\tST(i + 1, 1)\t\t\t\\\n\t\t\tXO3(i + 2, 2)\t\t\\\n\t\t\tST(i + 2, 2)\t\t\\\n\t\t\t\tXO3(i + 3, 3)\t\\\n\t\t\t\tST(i + 3, 3)\n\n\t\" .align 32\t\t\t;\\n\"\n\t\" 1:                            ;\\n\"\n\n\tBLOCK(0)\n\tBLOCK(4)\n\tBLOCK(8)\n\tBLOCK(12)\n\n\t\"       addl $128, %1         ;\\n\"\n\t\"       addl $128, %2         ;\\n\"\n\t\"       addl $128, %3         ;\\n\"\n\t\"       addl $128, %4         ;\\n\"\n\t\"       decl %0               ;\\n\"\n\t\"       jnz 1b                ;\\n\"\n\t: \"+r\" (lines),\n\t  \"+r\" (p1), \"+r\" (p2), \"+r\" (p3), \"+r\" (p4)\n\t:\n\t: \"memory\");\n\n\tkernel_fpu_end();\n}\n\n\nstatic void\nxor_pII_mmx_5(unsigned long bytes, unsigned long * __restrict p1,\n\t      const unsigned long * __restrict p2,\n\t      const unsigned long * __restrict p3,\n\t      const unsigned long * __restrict p4,\n\t      const unsigned long * __restrict p5)\n{\n\tunsigned long lines = bytes >> 7;\n\n\tkernel_fpu_begin();\n\n\t \n\tasm(\"\" : \"+r\" (p4), \"+r\" (p5));\n\n\tasm volatile(\n#undef BLOCK\n#define BLOCK(i)\t\t\t\t\\\n\tLD(i, 0)\t\t\t\t\\\n\t\tLD(i + 1, 1)\t\t\t\\\n\t\t\tLD(i + 2, 2)\t\t\\\n\t\t\t\tLD(i + 3, 3)\t\\\n\tXO1(i, 0)\t\t\t\t\\\n\t\tXO1(i + 1, 1)\t\t\t\\\n\t\t\tXO1(i + 2, 2)\t\t\\\n\t\t\t\tXO1(i + 3, 3)\t\\\n\tXO2(i, 0)\t\t\t\t\\\n\t\tXO2(i + 1, 1)\t\t\t\\\n\t\t\tXO2(i + 2, 2)\t\t\\\n\t\t\t\tXO2(i + 3, 3)\t\\\n\tXO3(i, 0)\t\t\t\t\\\n\t\tXO3(i + 1, 1)\t\t\t\\\n\t\t\tXO3(i + 2, 2)\t\t\\\n\t\t\t\tXO3(i + 3, 3)\t\\\n\tXO4(i, 0)\t\t\t\t\\\n\tST(i, 0)\t\t\t\t\\\n\t\tXO4(i + 1, 1)\t\t\t\\\n\t\tST(i + 1, 1)\t\t\t\\\n\t\t\tXO4(i + 2, 2)\t\t\\\n\t\t\tST(i + 2, 2)\t\t\\\n\t\t\t\tXO4(i + 3, 3)\t\\\n\t\t\t\tST(i + 3, 3)\n\n\t\" .align 32\t\t\t;\\n\"\n\t\" 1:                            ;\\n\"\n\n\tBLOCK(0)\n\tBLOCK(4)\n\tBLOCK(8)\n\tBLOCK(12)\n\n\t\"       addl $128, %1         ;\\n\"\n\t\"       addl $128, %2         ;\\n\"\n\t\"       addl $128, %3         ;\\n\"\n\t\"       addl $128, %4         ;\\n\"\n\t\"       addl $128, %5         ;\\n\"\n\t\"       decl %0               ;\\n\"\n\t\"       jnz 1b                ;\\n\"\n\t: \"+r\" (lines),\n\t  \"+r\" (p1), \"+r\" (p2), \"+r\" (p3)\n\t: \"r\" (p4), \"r\" (p5)\n\t: \"memory\");\n\n\t \n\tasm(\"\" : \"=r\" (p4), \"=r\" (p5));\n\n\tkernel_fpu_end();\n}\n\n#undef LD\n#undef XO1\n#undef XO2\n#undef XO3\n#undef XO4\n#undef ST\n#undef BLOCK\n\nstatic void\nxor_p5_mmx_2(unsigned long bytes, unsigned long * __restrict p1,\n\t     const unsigned long * __restrict p2)\n{\n\tunsigned long lines = bytes >> 6;\n\n\tkernel_fpu_begin();\n\n\tasm volatile(\n\t\" .align 32\t             ;\\n\"\n\t\" 1:                         ;\\n\"\n\t\"       movq   (%1), %%mm0   ;\\n\"\n\t\"       movq  8(%1), %%mm1   ;\\n\"\n\t\"       pxor   (%2), %%mm0   ;\\n\"\n\t\"       movq 16(%1), %%mm2   ;\\n\"\n\t\"       movq %%mm0,   (%1)   ;\\n\"\n\t\"       pxor  8(%2), %%mm1   ;\\n\"\n\t\"       movq 24(%1), %%mm3   ;\\n\"\n\t\"       movq %%mm1,  8(%1)   ;\\n\"\n\t\"       pxor 16(%2), %%mm2   ;\\n\"\n\t\"       movq 32(%1), %%mm4   ;\\n\"\n\t\"       movq %%mm2, 16(%1)   ;\\n\"\n\t\"       pxor 24(%2), %%mm3   ;\\n\"\n\t\"       movq 40(%1), %%mm5   ;\\n\"\n\t\"       movq %%mm3, 24(%1)   ;\\n\"\n\t\"       pxor 32(%2), %%mm4   ;\\n\"\n\t\"       movq 48(%1), %%mm6   ;\\n\"\n\t\"       movq %%mm4, 32(%1)   ;\\n\"\n\t\"       pxor 40(%2), %%mm5   ;\\n\"\n\t\"       movq 56(%1), %%mm7   ;\\n\"\n\t\"       movq %%mm5, 40(%1)   ;\\n\"\n\t\"       pxor 48(%2), %%mm6   ;\\n\"\n\t\"       pxor 56(%2), %%mm7   ;\\n\"\n\t\"       movq %%mm6, 48(%1)   ;\\n\"\n\t\"       movq %%mm7, 56(%1)   ;\\n\"\n\n\t\"       addl $64, %1         ;\\n\"\n\t\"       addl $64, %2         ;\\n\"\n\t\"       decl %0              ;\\n\"\n\t\"       jnz 1b               ;\\n\"\n\t: \"+r\" (lines),\n\t  \"+r\" (p1), \"+r\" (p2)\n\t:\n\t: \"memory\");\n\n\tkernel_fpu_end();\n}\n\nstatic void\nxor_p5_mmx_3(unsigned long bytes, unsigned long * __restrict p1,\n\t     const unsigned long * __restrict p2,\n\t     const unsigned long * __restrict p3)\n{\n\tunsigned long lines = bytes >> 6;\n\n\tkernel_fpu_begin();\n\n\tasm volatile(\n\t\" .align 32,0x90             ;\\n\"\n\t\" 1:                         ;\\n\"\n\t\"       movq   (%1), %%mm0   ;\\n\"\n\t\"       movq  8(%1), %%mm1   ;\\n\"\n\t\"       pxor   (%2), %%mm0   ;\\n\"\n\t\"       movq 16(%1), %%mm2   ;\\n\"\n\t\"       pxor  8(%2), %%mm1   ;\\n\"\n\t\"       pxor   (%3), %%mm0   ;\\n\"\n\t\"       pxor 16(%2), %%mm2   ;\\n\"\n\t\"       movq %%mm0,   (%1)   ;\\n\"\n\t\"       pxor  8(%3), %%mm1   ;\\n\"\n\t\"       pxor 16(%3), %%mm2   ;\\n\"\n\t\"       movq 24(%1), %%mm3   ;\\n\"\n\t\"       movq %%mm1,  8(%1)   ;\\n\"\n\t\"       movq 32(%1), %%mm4   ;\\n\"\n\t\"       movq 40(%1), %%mm5   ;\\n\"\n\t\"       pxor 24(%2), %%mm3   ;\\n\"\n\t\"       movq %%mm2, 16(%1)   ;\\n\"\n\t\"       pxor 32(%2), %%mm4   ;\\n\"\n\t\"       pxor 24(%3), %%mm3   ;\\n\"\n\t\"       pxor 40(%2), %%mm5   ;\\n\"\n\t\"       movq %%mm3, 24(%1)   ;\\n\"\n\t\"       pxor 32(%3), %%mm4   ;\\n\"\n\t\"       pxor 40(%3), %%mm5   ;\\n\"\n\t\"       movq 48(%1), %%mm6   ;\\n\"\n\t\"       movq %%mm4, 32(%1)   ;\\n\"\n\t\"       movq 56(%1), %%mm7   ;\\n\"\n\t\"       pxor 48(%2), %%mm6   ;\\n\"\n\t\"       movq %%mm5, 40(%1)   ;\\n\"\n\t\"       pxor 56(%2), %%mm7   ;\\n\"\n\t\"       pxor 48(%3), %%mm6   ;\\n\"\n\t\"       pxor 56(%3), %%mm7   ;\\n\"\n\t\"       movq %%mm6, 48(%1)   ;\\n\"\n\t\"       movq %%mm7, 56(%1)   ;\\n\"\n\n\t\"       addl $64, %1         ;\\n\"\n\t\"       addl $64, %2         ;\\n\"\n\t\"       addl $64, %3         ;\\n\"\n\t\"       decl %0              ;\\n\"\n\t\"       jnz 1b               ;\\n\"\n\t: \"+r\" (lines),\n\t  \"+r\" (p1), \"+r\" (p2), \"+r\" (p3)\n\t:\n\t: \"memory\" );\n\n\tkernel_fpu_end();\n}\n\nstatic void\nxor_p5_mmx_4(unsigned long bytes, unsigned long * __restrict p1,\n\t     const unsigned long * __restrict p2,\n\t     const unsigned long * __restrict p3,\n\t     const unsigned long * __restrict p4)\n{\n\tunsigned long lines = bytes >> 6;\n\n\tkernel_fpu_begin();\n\n\tasm volatile(\n\t\" .align 32,0x90             ;\\n\"\n\t\" 1:                         ;\\n\"\n\t\"       movq   (%1), %%mm0   ;\\n\"\n\t\"       movq  8(%1), %%mm1   ;\\n\"\n\t\"       pxor   (%2), %%mm0   ;\\n\"\n\t\"       movq 16(%1), %%mm2   ;\\n\"\n\t\"       pxor  8(%2), %%mm1   ;\\n\"\n\t\"       pxor   (%3), %%mm0   ;\\n\"\n\t\"       pxor 16(%2), %%mm2   ;\\n\"\n\t\"       pxor  8(%3), %%mm1   ;\\n\"\n\t\"       pxor   (%4), %%mm0   ;\\n\"\n\t\"       movq 24(%1), %%mm3   ;\\n\"\n\t\"       pxor 16(%3), %%mm2   ;\\n\"\n\t\"       pxor  8(%4), %%mm1   ;\\n\"\n\t\"       movq %%mm0,   (%1)   ;\\n\"\n\t\"       movq 32(%1), %%mm4   ;\\n\"\n\t\"       pxor 24(%2), %%mm3   ;\\n\"\n\t\"       pxor 16(%4), %%mm2   ;\\n\"\n\t\"       movq %%mm1,  8(%1)   ;\\n\"\n\t\"       movq 40(%1), %%mm5   ;\\n\"\n\t\"       pxor 32(%2), %%mm4   ;\\n\"\n\t\"       pxor 24(%3), %%mm3   ;\\n\"\n\t\"       movq %%mm2, 16(%1)   ;\\n\"\n\t\"       pxor 40(%2), %%mm5   ;\\n\"\n\t\"       pxor 32(%3), %%mm4   ;\\n\"\n\t\"       pxor 24(%4), %%mm3   ;\\n\"\n\t\"       movq %%mm3, 24(%1)   ;\\n\"\n\t\"       movq 56(%1), %%mm7   ;\\n\"\n\t\"       movq 48(%1), %%mm6   ;\\n\"\n\t\"       pxor 40(%3), %%mm5   ;\\n\"\n\t\"       pxor 32(%4), %%mm4   ;\\n\"\n\t\"       pxor 48(%2), %%mm6   ;\\n\"\n\t\"       movq %%mm4, 32(%1)   ;\\n\"\n\t\"       pxor 56(%2), %%mm7   ;\\n\"\n\t\"       pxor 40(%4), %%mm5   ;\\n\"\n\t\"       pxor 48(%3), %%mm6   ;\\n\"\n\t\"       pxor 56(%3), %%mm7   ;\\n\"\n\t\"       movq %%mm5, 40(%1)   ;\\n\"\n\t\"       pxor 48(%4), %%mm6   ;\\n\"\n\t\"       pxor 56(%4), %%mm7   ;\\n\"\n\t\"       movq %%mm6, 48(%1)   ;\\n\"\n\t\"       movq %%mm7, 56(%1)   ;\\n\"\n\n\t\"       addl $64, %1         ;\\n\"\n\t\"       addl $64, %2         ;\\n\"\n\t\"       addl $64, %3         ;\\n\"\n\t\"       addl $64, %4         ;\\n\"\n\t\"       decl %0              ;\\n\"\n\t\"       jnz 1b               ;\\n\"\n\t: \"+r\" (lines),\n\t  \"+r\" (p1), \"+r\" (p2), \"+r\" (p3), \"+r\" (p4)\n\t:\n\t: \"memory\");\n\n\tkernel_fpu_end();\n}\n\nstatic void\nxor_p5_mmx_5(unsigned long bytes, unsigned long * __restrict p1,\n\t     const unsigned long * __restrict p2,\n\t     const unsigned long * __restrict p3,\n\t     const unsigned long * __restrict p4,\n\t     const unsigned long * __restrict p5)\n{\n\tunsigned long lines = bytes >> 6;\n\n\tkernel_fpu_begin();\n\n\t \n\tasm(\"\" : \"+r\" (p4), \"+r\" (p5));\n\n\tasm volatile(\n\t\" .align 32,0x90             ;\\n\"\n\t\" 1:                         ;\\n\"\n\t\"       movq   (%1), %%mm0   ;\\n\"\n\t\"       movq  8(%1), %%mm1   ;\\n\"\n\t\"       pxor   (%2), %%mm0   ;\\n\"\n\t\"       pxor  8(%2), %%mm1   ;\\n\"\n\t\"       movq 16(%1), %%mm2   ;\\n\"\n\t\"       pxor   (%3), %%mm0   ;\\n\"\n\t\"       pxor  8(%3), %%mm1   ;\\n\"\n\t\"       pxor 16(%2), %%mm2   ;\\n\"\n\t\"       pxor   (%4), %%mm0   ;\\n\"\n\t\"       pxor  8(%4), %%mm1   ;\\n\"\n\t\"       pxor 16(%3), %%mm2   ;\\n\"\n\t\"       movq 24(%1), %%mm3   ;\\n\"\n\t\"       pxor   (%5), %%mm0   ;\\n\"\n\t\"       pxor  8(%5), %%mm1   ;\\n\"\n\t\"       movq %%mm0,   (%1)   ;\\n\"\n\t\"       pxor 16(%4), %%mm2   ;\\n\"\n\t\"       pxor 24(%2), %%mm3   ;\\n\"\n\t\"       movq %%mm1,  8(%1)   ;\\n\"\n\t\"       pxor 16(%5), %%mm2   ;\\n\"\n\t\"       pxor 24(%3), %%mm3   ;\\n\"\n\t\"       movq 32(%1), %%mm4   ;\\n\"\n\t\"       movq %%mm2, 16(%1)   ;\\n\"\n\t\"       pxor 24(%4), %%mm3   ;\\n\"\n\t\"       pxor 32(%2), %%mm4   ;\\n\"\n\t\"       movq 40(%1), %%mm5   ;\\n\"\n\t\"       pxor 24(%5), %%mm3   ;\\n\"\n\t\"       pxor 32(%3), %%mm4   ;\\n\"\n\t\"       pxor 40(%2), %%mm5   ;\\n\"\n\t\"       movq %%mm3, 24(%1)   ;\\n\"\n\t\"       pxor 32(%4), %%mm4   ;\\n\"\n\t\"       pxor 40(%3), %%mm5   ;\\n\"\n\t\"       movq 48(%1), %%mm6   ;\\n\"\n\t\"       movq 56(%1), %%mm7   ;\\n\"\n\t\"       pxor 32(%5), %%mm4   ;\\n\"\n\t\"       pxor 40(%4), %%mm5   ;\\n\"\n\t\"       pxor 48(%2), %%mm6   ;\\n\"\n\t\"       pxor 56(%2), %%mm7   ;\\n\"\n\t\"       movq %%mm4, 32(%1)   ;\\n\"\n\t\"       pxor 48(%3), %%mm6   ;\\n\"\n\t\"       pxor 56(%3), %%mm7   ;\\n\"\n\t\"       pxor 40(%5), %%mm5   ;\\n\"\n\t\"       pxor 48(%4), %%mm6   ;\\n\"\n\t\"       pxor 56(%4), %%mm7   ;\\n\"\n\t\"       movq %%mm5, 40(%1)   ;\\n\"\n\t\"       pxor 48(%5), %%mm6   ;\\n\"\n\t\"       pxor 56(%5), %%mm7   ;\\n\"\n\t\"       movq %%mm6, 48(%1)   ;\\n\"\n\t\"       movq %%mm7, 56(%1)   ;\\n\"\n\n\t\"       addl $64, %1         ;\\n\"\n\t\"       addl $64, %2         ;\\n\"\n\t\"       addl $64, %3         ;\\n\"\n\t\"       addl $64, %4         ;\\n\"\n\t\"       addl $64, %5         ;\\n\"\n\t\"       decl %0              ;\\n\"\n\t\"       jnz 1b               ;\\n\"\n\t: \"+r\" (lines),\n\t  \"+r\" (p1), \"+r\" (p2), \"+r\" (p3)\n\t: \"r\" (p4), \"r\" (p5)\n\t: \"memory\");\n\n\t \n\tasm(\"\" : \"=r\" (p4), \"=r\" (p5));\n\n\tkernel_fpu_end();\n}\n\nstatic struct xor_block_template xor_block_pII_mmx = {\n\t.name = \"pII_mmx\",\n\t.do_2 = xor_pII_mmx_2,\n\t.do_3 = xor_pII_mmx_3,\n\t.do_4 = xor_pII_mmx_4,\n\t.do_5 = xor_pII_mmx_5,\n};\n\nstatic struct xor_block_template xor_block_p5_mmx = {\n\t.name = \"p5_mmx\",\n\t.do_2 = xor_p5_mmx_2,\n\t.do_3 = xor_p5_mmx_3,\n\t.do_4 = xor_p5_mmx_4,\n\t.do_5 = xor_p5_mmx_5,\n};\n\nstatic struct xor_block_template xor_block_pIII_sse = {\n\t.name = \"pIII_sse\",\n\t.do_2 = xor_sse_2,\n\t.do_3 = xor_sse_3,\n\t.do_4 = xor_sse_4,\n\t.do_5 = xor_sse_5,\n};\n\n \n#include <asm/xor_avx.h>\n\n \n#include <asm-generic/xor.h>\n\n \n#undef XOR_TRY_TEMPLATES\n#define XOR_TRY_TEMPLATES\t\t\t\t\\\ndo {\t\t\t\t\t\t\t\\\n\tAVX_XOR_SPEED;\t\t\t\t\t\\\n\tif (boot_cpu_has(X86_FEATURE_XMM)) {\t\t\t\t\\\n\t\txor_speed(&xor_block_pIII_sse);\t\t\\\n\t\txor_speed(&xor_block_sse_pf64);\t\t\\\n\t} else if (boot_cpu_has(X86_FEATURE_MMX)) {\t\\\n\t\txor_speed(&xor_block_pII_mmx);\t\t\\\n\t\txor_speed(&xor_block_p5_mmx);\t\t\\\n\t} else {\t\t\t\t\t\\\n\t\txor_speed(&xor_block_8regs);\t\t\\\n\t\txor_speed(&xor_block_8regs_p);\t\t\\\n\t\txor_speed(&xor_block_32regs);\t\t\\\n\t\txor_speed(&xor_block_32regs_p);\t\t\\\n\t}\t\t\t\t\t\t\\\n} while (0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}