#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Mar 13 16:01:34 2024
# Process ID: 8396
# Current directory: C:/Users/benja/Desktop/Project_folder/Vivado/Red-Pitaya-main/Complete_setup/tmp/PID_2_Scale/PID_2_Scale.runs/system_scale_0_0_synth_1
# Command line: vivado.exe -log system_scale_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_scale_0_0.tcl
# Log file: C:/Users/benja/Desktop/Project_folder/Vivado/Red-Pitaya-main/Complete_setup/tmp/PID_2_Scale/PID_2_Scale.runs/system_scale_0_0_synth_1/system_scale_0_0.vds
# Journal file: C:/Users/benja/Desktop/Project_folder/Vivado/Red-Pitaya-main/Complete_setup/tmp/PID_2_Scale/PID_2_Scale.runs/system_scale_0_0_synth_1\vivado.jou
# Running On: LAPTOP-CHI77AAF, OS: Windows, CPU Frequency: 2371 MHz, CPU Physical cores: 6, Host memory: 7907 MB
#-----------------------------------------------------------
source system_scale_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 452.539 ; gain = 183.926
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benja/Desktop/Project_folder/Vivado/Red-Pitaya-main/Complete_setup/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/benja/Desktop/Project_folder/Vivado/Red-Pitaya-main/Complete_setup/tmp/PID_2_Scale/PID_2_Scale.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_scale_0_0
Command: synth_design -top system_scale_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18860
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1297.949 ; gain = 439.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_scale_0_0' [c:/Users/benja/Desktop/Project_folder/Vivado/Red-Pitaya-main/Complete_setup/tmp/PID_2_Scale/PID_2_Scale.gen/sources_1/bd/system/ip/system_scale_0_0/synth/system_scale_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'scale' [C:/Users/benja/Desktop/Project_folder/Vivado/Red-Pitaya-main/Complete_setup/tmp/PID_2_Scale/PID_2_Scale.srcs/sources_1/new/Scale.v:4]
	Parameter DAC_DATA_WIDTH bound to: 14 - type: integer 
	Parameter AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scale' (0#1) [C:/Users/benja/Desktop/Project_folder/Vivado/Red-Pitaya-main/Complete_setup/tmp/PID_2_Scale/PID_2_Scale.srcs/sources_1/new/Scale.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_scale_0_0' (0#1) [c:/Users/benja/Desktop/Project_folder/Vivado/Red-Pitaya-main/Complete_setup/tmp/PID_2_Scale/PID_2_Scale.gen/sources_1/bd/system/ip/system_scale_0_0/synth/system_scale_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXIS_tdata[31] in module scale is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata[30] in module scale is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata[15] in module scale is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata[14] in module scale is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1409.598 ; gain = 551.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1409.598 ; gain = 551.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1409.598 ; gain = 551.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1409.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1451.457 ; gain = 1.215
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1451.457 ; gain = 593.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1451.457 ; gain = 593.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1451.457 ; gain = 593.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1451.457 ; gain = 593.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               14 Bit    Registers := 4     
+---Multipliers : 
	              14x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/temp_out11, operation Mode is: A*B.
DSP Report: operator inst/temp_out11 is absorbed into DSP inst/temp_out11.
DSP Report: operator inst/temp_out11 is absorbed into DSP inst/temp_out11.
DSP Report: Generating DSP inst/temp_out11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/temp_out11 is absorbed into DSP inst/temp_out11.
DSP Report: operator inst/temp_out11 is absorbed into DSP inst/temp_out11.
DSP Report: Generating DSP inst/temp_out21, operation Mode is: A*B.
DSP Report: operator inst/temp_out21 is absorbed into DSP inst/temp_out21.
DSP Report: operator inst/temp_out21 is absorbed into DSP inst/temp_out21.
DSP Report: Generating DSP inst/temp_out21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/temp_out21 is absorbed into DSP inst/temp_out21.
DSP Report: operator inst/temp_out21 is absorbed into DSP inst/temp_out21.
INFO: [Synth 8-3917] design system_scale_0_0 has port S_AXIS_tready driven by constant 1
WARNING: [Synth 8-7129] Port S_AXIS_tdata[31] in module system_scale_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata[30] in module system_scale_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata[15] in module system_scale_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_tdata[14] in module system_scale_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 1451.457 ; gain = 593.160
---------------------------------------------------------------------------------
 Sort Area is  inst/temp_out11_0 : 0 0 : 1995 3719 : Used 1 time 0
 Sort Area is  inst/temp_out11_0 : 0 1 : 1724 3719 : Used 1 time 0
 Sort Area is  inst/temp_out21_3 : 0 0 : 1995 3719 : Used 1 time 0
 Sort Area is  inst/temp_out21_3 : 0 1 : 1724 3719 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_scale_0_0 | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_scale_0_0 | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_scale_0_0 | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_scale_0_0 | (PCIN>>17)+A*B | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1451.457 ; gain = 593.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1451.457 ; gain = 593.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1451.457 ; gain = 593.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1463.195 ; gain = 604.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1463.195 ; gain = 604.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1463.195 ; gain = 604.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1463.195 ; gain = 604.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1463.195 ; gain = 604.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1463.195 ; gain = 604.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_scale_0_0 | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_scale_0_0 | PCIN>>17+A'*B | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_scale_0_0 | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_scale_0_0 | PCIN>>17+A'*B | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    28|
|2     |DSP48E1 |     4|
|4     |LUT1    |     3|
|5     |LUT2    |    88|
|6     |LUT3    |    36|
|7     |LUT4    |    56|
|8     |LUT5    |    28|
|9     |FDRE    |   108|
|10    |FDSE    |    32|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1463.195 ; gain = 604.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 1463.195 ; gain = 563.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1463.195 ; gain = 604.898
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1475.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1482.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 723f8a3e
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:55 . Memory (MB): peak = 1482.895 ; gain = 1015.613
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1482.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/benja/Desktop/Project_folder/Vivado/Red-Pitaya-main/Complete_setup/tmp/PID_2_Scale/PID_2_Scale.runs/system_scale_0_0_synth_1/system_scale_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_scale_0_0, cache-ID = 3ad4a12a68ffdbf2
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1482.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/benja/Desktop/Project_folder/Vivado/Red-Pitaya-main/Complete_setup/tmp/PID_2_Scale/PID_2_Scale.runs/system_scale_0_0_synth_1/system_scale_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_scale_0_0_utilization_synth.rpt -pb system_scale_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 16:02:41 2024...
