{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 12:02:52 2023 " "Info: Processing started: Mon Feb 27 12:02:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FourBitALU -c FourBitALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FourBitALU -c FourBitALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "OP\[0\] R\[3\] 13.793 ns Longest " "Info: Longest tpd from source pin \"OP\[0\]\" to destination pin \"R\[3\]\" is 13.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns OP\[0\] 1 PIN PIN_AD11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD11; Fanout = 4; PIN Node = 'OP\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP[0] } "NODE_NAME" } } { "FourBitALU.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/FourBitALU/FourBitALU.bdf" { { 80 8 176 96 "OP\[1..0\]" "" } { 240 64 120 256 "OP\[1..0\]" "" } { 240 320 369 256 "OP\[1..0\]" "" } { 240 568 617 256 "OP\[1..0\]" "" } { 240 824 873 256 "OP\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.348 ns) + CELL(0.437 ns) 7.635 ns OneBitaALU:inst3\|mux:inst10\|lpm_mux:\$00001\|mux_nmc:auto_generated\|result_node\[0\]~1 2 COMB LCCOMB_X27_Y35_N12 1 " "Info: 2: + IC(6.348 ns) + CELL(0.437 ns) = 7.635 ns; Loc. = LCCOMB_X27_Y35_N12; Fanout = 1; COMB Node = 'OneBitaALU:inst3\|mux:inst10\|lpm_mux:\$00001\|mux_nmc:auto_generated\|result_node\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.785 ns" { OP[0] OneBitaALU:inst3|mux:inst10|lpm_mux:$00001|mux_nmc:auto_generated|result_node[0]~1 } "NODE_NAME" } } { "db/mux_nmc.tdf" "" { Text "C:/Users/Firesoft/Documents/Computing/Computer-Systems/FourBitALU/db/mux_nmc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.360 ns) + CELL(2.798 ns) 13.793 ns R\[3\] 3 PIN PIN_AD12 0 " "Info: 3: + IC(3.360 ns) + CELL(2.798 ns) = 13.793 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'R\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.158 ns" { OneBitaALU:inst3|mux:inst10|lpm_mux:$00001|mux_nmc:auto_generated|result_node[0]~1 R[3] } "NODE_NAME" } } { "FourBitALU.bdf" "" { Schematic "C:/Users/Firesoft/Documents/Computing/Computer-Systems/FourBitALU/FourBitALU.bdf" { { 16 432 608 32 "R\[3..0\]" "" } { 208 240 288 224 "R\[0\]" "" } { 208 488 536 224 "R\[1\]" "" } { 208 736 792 224 "R\[2\]" "" } { 208 984 1040 224 "R\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.085 ns ( 29.62 % ) " "Info: Total cell delay = 4.085 ns ( 29.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.708 ns ( 70.38 % ) " "Info: Total interconnect delay = 9.708 ns ( 70.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.793 ns" { OP[0] OneBitaALU:inst3|mux:inst10|lpm_mux:$00001|mux_nmc:auto_generated|result_node[0]~1 R[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.793 ns" { OP[0] {} OP[0]~combout {} OneBitaALU:inst3|mux:inst10|lpm_mux:$00001|mux_nmc:auto_generated|result_node[0]~1 {} R[3] {} } { 0.000ns 0.000ns 6.348ns 3.360ns } { 0.000ns 0.850ns 0.437ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 12:02:52 2023 " "Info: Processing ended: Mon Feb 27 12:02:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
