/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [3:0] _02_;
  reg [6:0] _03_;
  reg [16:0] _04_;
  reg [2:0] _05_;
  wire [11:0] _06_;
  wire [11:0] _07_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire [8:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_15z;
  wire [21:0] celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [24:0] celloutsig_1_5z;
  wire [25:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(_00_ & celloutsig_0_2z[1]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _02_ <= 4'h0;
    else _02_ <= in_data[86:83];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_3z[6], celloutsig_0_3z[10:9], celloutsig_0_3z[3:0] };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 17'h00000;
    else _04_ <= { celloutsig_0_5z[2:1], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _05_ <= 3'h0;
    else _05_ <= { _04_[9:8], celloutsig_0_6z };
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _13_ <= 3'h0;
    else _13_ <= in_data[58:56];
  assign { _00_, _06_[5:4] } = _13_;
  reg [11:0] _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _14_ <= 12'h000;
    else _14_ <= { celloutsig_0_2z[2:1], celloutsig_0_12z, _00_, _06_[5:4], _00_, _06_[5:4], celloutsig_0_0z };
  assign { _01_, _07_[10:0] } = _14_;
  assign celloutsig_1_5z = { in_data[118:100], celloutsig_1_0z, celloutsig_1_4z } / { 1'h1, celloutsig_1_0z[3:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_5z[6:4] / { 1'h1, celloutsig_1_5z[19:18] };
  assign celloutsig_1_15z = celloutsig_1_11z[5:1] / { 1'h1, celloutsig_1_0z[3:0] };
  assign celloutsig_0_24z = celloutsig_0_15z[9:2] / { 1'h1, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[30:26] / { 1'h1, in_data[48:46], celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_5z[22:7], celloutsig_1_3z, celloutsig_1_3z } == { celloutsig_1_6z[14:5], celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_4z = { in_data[183:165], celloutsig_1_1z } >= { in_data[169:152], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_3z[10:6], celloutsig_0_3z[10:9], celloutsig_0_3z[3:0] } >= { celloutsig_0_3z[9], _00_, _06_[5:4], celloutsig_0_5z };
  assign celloutsig_0_53z = { celloutsig_0_9z, _02_ } > { celloutsig_0_9z[2], celloutsig_0_2z, celloutsig_0_45z };
  assign celloutsig_1_3z = in_data[168:162] > { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_0_21z = _07_[9:6] > celloutsig_0_7z[9:6];
  assign celloutsig_0_0z = in_data[75:67] <= in_data[65:57];
  assign celloutsig_0_36z = { celloutsig_0_2z[0], celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_6z, _00_, _06_[5:4] } && { celloutsig_0_16z[7:4], _05_ };
  assign celloutsig_0_52z = celloutsig_0_7z[13:5] % { 1'h1, celloutsig_0_24z[6:0], celloutsig_0_36z };
  assign celloutsig_1_11z = - { celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_18z = - in_data[155:147];
  assign celloutsig_0_9z = - celloutsig_0_2z[3:1];
  assign celloutsig_1_1z = { in_data[110:104], celloutsig_1_0z } !== in_data[166:155];
  assign celloutsig_1_2z = { celloutsig_1_0z[1:0], celloutsig_1_1z } !== in_data[160:158];
  assign celloutsig_0_6z = { celloutsig_0_5z[2], celloutsig_0_2z } !== { celloutsig_0_3z[10:6], celloutsig_0_3z[10] };
  assign celloutsig_0_12z = ~ _05_;
  assign celloutsig_0_45z = & in_data[73:62];
  assign celloutsig_1_7z = & { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[119:116] };
  assign celloutsig_0_15z = { _03_[4:0], celloutsig_0_9z, celloutsig_0_12z } <<< { _04_[3:1], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[129:125] >>> in_data[150:146];
  assign celloutsig_0_5z = in_data[49:43] >>> { celloutsig_0_3z[8:6], celloutsig_0_3z[10:9], celloutsig_0_3z[3:2] };
  assign celloutsig_1_6z = { in_data[137:120], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z } >>> { in_data[116], celloutsig_1_5z };
  assign celloutsig_1_12z = celloutsig_1_0z - celloutsig_1_6z[21:17];
  assign celloutsig_0_7z = { _03_, celloutsig_0_3z[10:6], celloutsig_0_3z[10:9], celloutsig_0_3z[3:0], celloutsig_0_6z } - in_data[47:29];
  assign celloutsig_1_16z = { celloutsig_1_11z[7], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z } ^ celloutsig_1_6z[23:2];
  assign celloutsig_1_19z = { celloutsig_1_15z[2:1], celloutsig_1_12z } ^ { celloutsig_1_16z[9:5], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_3z[8:6], celloutsig_0_3z[10:9], celloutsig_0_3z[3:1] } ^ { _04_[12], celloutsig_0_5z };
  assign { celloutsig_0_3z[7:6], celloutsig_0_3z[10:9], celloutsig_0_3z[3:0], celloutsig_0_3z[8] } = ~ { celloutsig_0_2z, _00_, _06_[5:4], celloutsig_0_0z };
  assign { _06_[11:6], _06_[3:0] } = { celloutsig_0_2z[2:1], celloutsig_0_12z, _00_, _00_, _06_[5:4], celloutsig_0_0z };
  assign _07_[11] = _01_;
  assign celloutsig_0_3z[5:4] = celloutsig_0_3z[10:9];
  assign { out_data[136:128], out_data[102:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
