[View]
Entity=testbench_for_kaskada_liczaca
Architecture=
TopLevelType=2
[file:.\src\Preskaler.vhd]
Enabled=1
[file:.\src\kaskada_liczaca.vhd]
Enabled=1
[file:.\src\TB_kaskada_liczaca\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TB_kaskada_liczaca\kaskada_liczaca_TB.vhd]
Enabled=1
[file:.\src\seven_seg_disp.vhd]
Enabled=1
[file:.\src\TB_kaskada_liczaca2\kaskada_liczaca_TB.vhd]
Enabled=1
[file:.\src\TB_kaskada_liczaca2\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TB_seven_seg_disp\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TB_seven_seg_disp\seven_seg_disp_TB.vhd]
Enabled=1
[file:.\src\TB_Top\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TB_Top\Top_TB.vhd]
Enabled=1
[file:.\src\TutorVHDL.xdc]
Enabled=1
[file:.\src\Top.bde]
Enabled=1
[file:.\compile\Top.vhd]
Generated=TRUE
Enabled=1
[file:.\synthesis\Top.edn]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TOP_post_synthesis
SYNTHESIS.EXCLUDED=1
[file:.\synthesis\Top.vhd]
Enabled=1
LIB=TOP_post_synthesis
SIM.POST.INCLUDED=1
SIM.FUNC.INCLUDED=0
SIM.POST.AUTO=1
SIM.POST.INDEX=0
SYNTHESIS.EXCLUDED=1
[file:.\implement\Top.v]
Enabled=1
SIM.FUNC.INCLUDED=0
LIB=TOP_timing
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\implement\Top.sdf]
Enabled=1
[file:.\implement\glbl.v]
Enabled=1
LIB=TOP_timing
SIM.FUNC.INCLUDED=0
SIM.TIME.INCLUDED=1
SIM.TIME.AUTO=1
[file:.\src\generator.vhd]
Enabled=1
[file:.\src\Fub1.vhd]
Enabled=1
[file:.\src\TB_generator\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\TB_generator\generator_tb.vhd]
Enabled=1
[file:.\src\preskaler2.vhd]
Enabled=1
