
****** PlanAhead v14.2 (64-bit)
  **** Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/study/FPGA/stu_mun/pa.fromNetlist.tcl
# create_project -name stu_mun -dir "E:/study/FPGA/stu_mun/planAhead_run_2" -part xc3s100ecp132-5
Parsing template File [G:/coding/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [G:/coding/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [G:/coding/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [G:/coding/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [G:/coding/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [G:/coding/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/study/FPGA/stu_mun/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/study/FPGA/stu_mun} }
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'E:/study/FPGA/stu_mun/top.ucf' to fileset 'constrs_1'
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-5
Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_p_500ms_cmp_ge0000_lut<11 : 1>
   on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_p_625_cmp_ge0000_lut<10 : 1> on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus num1<6 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus num1_mux0000<5 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus num2<6 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus num2_mux0000<5 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus num3<6 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus num4<6 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus num4_mux0000<6 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus num_mux0000<6 : 0> on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 86480 kilobytes

Parsing EDIF File [./planAhead_run_2/stu_mun.data/cache/top_ngc_f1a22641.edif]
Finished Parsing EDIF File [./planAhead_run_2/stu_mun.data/cache/top_ngc_f1a22641.edif]
INFO: [Designutils 20-910] Reading macro library G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library G:/coding/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [E:/study/FPGA/stu_mun/top.ucf]
Finished Parsing UCF File [E:/study/FPGA/stu_mun/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (HD_IBUFG, HD_BUFG): 1 instances

Phase 0 | Netlist Checksum: 1fd87bbf
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 511.918 ; gain = 105.047
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
