<use f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='63' u='c' c='_ZN4llvm15AllocationOrder4nextEj'/>
<def f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='90' type='bool llvm::AllocationOrder::isHint(unsigned int PhysReg) const'/>
<doc f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='89'>/// Return true if PhysReg is a preferred register.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='779' u='c' c='_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE'/>
