Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  4 14:06:59 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.147        0.000                      0                11071        0.088        0.000                      0                11071        3.750        0.000                       0                  2715  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.147        0.000                      0                11008        0.088        0.000                      0                11008        3.750        0.000                       0                  2715  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.455        0.000                      0                   63        0.849        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 2.362ns (25.087%)  route 7.052ns (74.913%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.620     5.141    EXCLK_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  rst_reg/Q
                         net (fo=6, routed)           0.717     6.314    cpu0/pc_reg0/rst
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.438 r  cpu0/pc_reg0/entry_reg_0_255_0_0_i_9/O
                         net (fo=132, routed)         1.062     7.500    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.283     7.783 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.783    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     7.997 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.997    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088     8.085 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           1.015     9.099    cpu0/mem_ctrl0/cache0/isCorrect1[1]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.345     9.444 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=2, routed)           0.597    10.041    cpu0/mem_ctrl0/cache0/_inst[31]_i_8_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.326    10.367 r  cpu0/mem_ctrl0/cache0/stall_i_6/O
                         net (fo=5, routed)           0.707    11.074    cpu0/mem_ctrl0/cache0/pc_reg[16]
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.198 r  cpu0/mem_ctrl0/cache0/npc[31]_i_17/O
                         net (fo=1, routed)           0.386    11.584    cpu0/mem_ctrl0/cache0/npc[31]_i_17_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.708 f  cpu0/mem_ctrl0/cache0/npc[31]_i_8/O
                         net (fo=1, routed)           0.797    12.505    cpu0/mem_ctrl0/cache0/npc[31]_i_8_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  cpu0/mem_ctrl0/cache0/npc[31]_i_3/O
                         net (fo=67, routed)          0.938    13.567    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154    13.721 r  cpu0/mem_ctrl0/cache0/npc[31]_i_1/O
                         net (fo=32, routed)          0.834    14.555    cpu0/pc_reg0/E[0]
    SLICE_X60Y31         FDRE                                         r  cpu0/pc_reg0/npc_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.508    14.849    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  cpu0/pc_reg0/npc_reg[20]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y31         FDRE (Setup_fdre_C_CE)      -0.372    14.702    cpu0/pc_reg0/npc_reg[20]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -14.555    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 2.362ns (25.087%)  route 7.052ns (74.913%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.620     5.141    EXCLK_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  rst_reg/Q
                         net (fo=6, routed)           0.717     6.314    cpu0/pc_reg0/rst
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.438 r  cpu0/pc_reg0/entry_reg_0_255_0_0_i_9/O
                         net (fo=132, routed)         1.062     7.500    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.283     7.783 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.783    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     7.997 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.997    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088     8.085 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           1.015     9.099    cpu0/mem_ctrl0/cache0/isCorrect1[1]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.345     9.444 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=2, routed)           0.597    10.041    cpu0/mem_ctrl0/cache0/_inst[31]_i_8_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.326    10.367 r  cpu0/mem_ctrl0/cache0/stall_i_6/O
                         net (fo=5, routed)           0.707    11.074    cpu0/mem_ctrl0/cache0/pc_reg[16]
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.198 r  cpu0/mem_ctrl0/cache0/npc[31]_i_17/O
                         net (fo=1, routed)           0.386    11.584    cpu0/mem_ctrl0/cache0/npc[31]_i_17_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.708 f  cpu0/mem_ctrl0/cache0/npc[31]_i_8/O
                         net (fo=1, routed)           0.797    12.505    cpu0/mem_ctrl0/cache0/npc[31]_i_8_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  cpu0/mem_ctrl0/cache0/npc[31]_i_3/O
                         net (fo=67, routed)          0.938    13.567    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154    13.721 r  cpu0/mem_ctrl0/cache0/npc[31]_i_1/O
                         net (fo=32, routed)          0.834    14.555    cpu0/pc_reg0/E[0]
    SLICE_X60Y31         FDRE                                         r  cpu0/pc_reg0/npc_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.508    14.849    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  cpu0/pc_reg0/npc_reg[21]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y31         FDRE (Setup_fdre_C_CE)      -0.372    14.702    cpu0/pc_reg0/npc_reg[21]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -14.555    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 2.362ns (25.087%)  route 7.052ns (74.913%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.620     5.141    EXCLK_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  rst_reg/Q
                         net (fo=6, routed)           0.717     6.314    cpu0/pc_reg0/rst
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.438 r  cpu0/pc_reg0/entry_reg_0_255_0_0_i_9/O
                         net (fo=132, routed)         1.062     7.500    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.283     7.783 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.783    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     7.997 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.997    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088     8.085 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           1.015     9.099    cpu0/mem_ctrl0/cache0/isCorrect1[1]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.345     9.444 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=2, routed)           0.597    10.041    cpu0/mem_ctrl0/cache0/_inst[31]_i_8_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.326    10.367 r  cpu0/mem_ctrl0/cache0/stall_i_6/O
                         net (fo=5, routed)           0.707    11.074    cpu0/mem_ctrl0/cache0/pc_reg[16]
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.198 r  cpu0/mem_ctrl0/cache0/npc[31]_i_17/O
                         net (fo=1, routed)           0.386    11.584    cpu0/mem_ctrl0/cache0/npc[31]_i_17_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.708 f  cpu0/mem_ctrl0/cache0/npc[31]_i_8/O
                         net (fo=1, routed)           0.797    12.505    cpu0/mem_ctrl0/cache0/npc[31]_i_8_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  cpu0/mem_ctrl0/cache0/npc[31]_i_3/O
                         net (fo=67, routed)          0.938    13.567    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154    13.721 r  cpu0/mem_ctrl0/cache0/npc[31]_i_1/O
                         net (fo=32, routed)          0.834    14.555    cpu0/pc_reg0/E[0]
    SLICE_X60Y31         FDRE                                         r  cpu0/pc_reg0/npc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.508    14.849    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  cpu0/pc_reg0/npc_reg[22]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y31         FDRE (Setup_fdre_C_CE)      -0.372    14.702    cpu0/pc_reg0/npc_reg[22]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -14.555    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 2.362ns (25.087%)  route 7.052ns (74.913%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.620     5.141    EXCLK_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  rst_reg/Q
                         net (fo=6, routed)           0.717     6.314    cpu0/pc_reg0/rst
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.438 r  cpu0/pc_reg0/entry_reg_0_255_0_0_i_9/O
                         net (fo=132, routed)         1.062     7.500    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.283     7.783 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.783    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     7.997 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.997    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088     8.085 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           1.015     9.099    cpu0/mem_ctrl0/cache0/isCorrect1[1]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.345     9.444 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=2, routed)           0.597    10.041    cpu0/mem_ctrl0/cache0/_inst[31]_i_8_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.326    10.367 r  cpu0/mem_ctrl0/cache0/stall_i_6/O
                         net (fo=5, routed)           0.707    11.074    cpu0/mem_ctrl0/cache0/pc_reg[16]
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.198 r  cpu0/mem_ctrl0/cache0/npc[31]_i_17/O
                         net (fo=1, routed)           0.386    11.584    cpu0/mem_ctrl0/cache0/npc[31]_i_17_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.708 f  cpu0/mem_ctrl0/cache0/npc[31]_i_8/O
                         net (fo=1, routed)           0.797    12.505    cpu0/mem_ctrl0/cache0/npc[31]_i_8_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  cpu0/mem_ctrl0/cache0/npc[31]_i_3/O
                         net (fo=67, routed)          0.938    13.567    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154    13.721 r  cpu0/mem_ctrl0/cache0/npc[31]_i_1/O
                         net (fo=32, routed)          0.834    14.555    cpu0/pc_reg0/E[0]
    SLICE_X60Y31         FDRE                                         r  cpu0/pc_reg0/npc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.508    14.849    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  cpu0/pc_reg0/npc_reg[23]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X60Y31         FDRE (Setup_fdre_C_CE)      -0.372    14.702    cpu0/pc_reg0/npc_reg[23]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -14.555    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 2.362ns (25.114%)  route 7.042ns (74.886%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.620     5.141    EXCLK_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  rst_reg/Q
                         net (fo=6, routed)           0.717     6.314    cpu0/pc_reg0/rst
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.438 r  cpu0/pc_reg0/entry_reg_0_255_0_0_i_9/O
                         net (fo=132, routed)         1.062     7.500    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.283     7.783 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.783    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     7.997 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.997    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088     8.085 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           1.015     9.099    cpu0/mem_ctrl0/cache0/isCorrect1[1]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.345     9.444 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=2, routed)           0.597    10.041    cpu0/mem_ctrl0/cache0/_inst[31]_i_8_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.326    10.367 r  cpu0/mem_ctrl0/cache0/stall_i_6/O
                         net (fo=5, routed)           0.707    11.074    cpu0/mem_ctrl0/cache0/pc_reg[16]
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.198 r  cpu0/mem_ctrl0/cache0/npc[31]_i_17/O
                         net (fo=1, routed)           0.386    11.584    cpu0/mem_ctrl0/cache0/npc[31]_i_17_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.708 f  cpu0/mem_ctrl0/cache0/npc[31]_i_8/O
                         net (fo=1, routed)           0.797    12.505    cpu0/mem_ctrl0/cache0/npc[31]_i_8_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  cpu0/mem_ctrl0/cache0/npc[31]_i_3/O
                         net (fo=67, routed)          0.938    13.567    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154    13.721 r  cpu0/mem_ctrl0/cache0/npc[31]_i_1/O
                         net (fo=32, routed)          0.824    14.545    cpu0/pc_reg0/E[0]
    SLICE_X60Y30         FDRE                                         r  cpu0/pc_reg0/npc_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.507    14.848    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  cpu0/pc_reg0/npc_reg[16]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y30         FDRE (Setup_fdre_C_CE)      -0.372    14.701    cpu0/pc_reg0/npc_reg[16]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -14.545    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 2.362ns (25.114%)  route 7.042ns (74.886%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.620     5.141    EXCLK_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  rst_reg/Q
                         net (fo=6, routed)           0.717     6.314    cpu0/pc_reg0/rst
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.438 r  cpu0/pc_reg0/entry_reg_0_255_0_0_i_9/O
                         net (fo=132, routed)         1.062     7.500    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.283     7.783 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.783    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     7.997 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.997    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088     8.085 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           1.015     9.099    cpu0/mem_ctrl0/cache0/isCorrect1[1]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.345     9.444 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=2, routed)           0.597    10.041    cpu0/mem_ctrl0/cache0/_inst[31]_i_8_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.326    10.367 r  cpu0/mem_ctrl0/cache0/stall_i_6/O
                         net (fo=5, routed)           0.707    11.074    cpu0/mem_ctrl0/cache0/pc_reg[16]
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.198 r  cpu0/mem_ctrl0/cache0/npc[31]_i_17/O
                         net (fo=1, routed)           0.386    11.584    cpu0/mem_ctrl0/cache0/npc[31]_i_17_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.708 f  cpu0/mem_ctrl0/cache0/npc[31]_i_8/O
                         net (fo=1, routed)           0.797    12.505    cpu0/mem_ctrl0/cache0/npc[31]_i_8_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  cpu0/mem_ctrl0/cache0/npc[31]_i_3/O
                         net (fo=67, routed)          0.938    13.567    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154    13.721 r  cpu0/mem_ctrl0/cache0/npc[31]_i_1/O
                         net (fo=32, routed)          0.824    14.545    cpu0/pc_reg0/E[0]
    SLICE_X60Y30         FDRE                                         r  cpu0/pc_reg0/npc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.507    14.848    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  cpu0/pc_reg0/npc_reg[17]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y30         FDRE (Setup_fdre_C_CE)      -0.372    14.701    cpu0/pc_reg0/npc_reg[17]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -14.545    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 2.362ns (25.114%)  route 7.042ns (74.886%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.620     5.141    EXCLK_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  rst_reg/Q
                         net (fo=6, routed)           0.717     6.314    cpu0/pc_reg0/rst
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.438 r  cpu0/pc_reg0/entry_reg_0_255_0_0_i_9/O
                         net (fo=132, routed)         1.062     7.500    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.283     7.783 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.783    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     7.997 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.997    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088     8.085 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           1.015     9.099    cpu0/mem_ctrl0/cache0/isCorrect1[1]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.345     9.444 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=2, routed)           0.597    10.041    cpu0/mem_ctrl0/cache0/_inst[31]_i_8_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.326    10.367 r  cpu0/mem_ctrl0/cache0/stall_i_6/O
                         net (fo=5, routed)           0.707    11.074    cpu0/mem_ctrl0/cache0/pc_reg[16]
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.198 r  cpu0/mem_ctrl0/cache0/npc[31]_i_17/O
                         net (fo=1, routed)           0.386    11.584    cpu0/mem_ctrl0/cache0/npc[31]_i_17_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.708 f  cpu0/mem_ctrl0/cache0/npc[31]_i_8/O
                         net (fo=1, routed)           0.797    12.505    cpu0/mem_ctrl0/cache0/npc[31]_i_8_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  cpu0/mem_ctrl0/cache0/npc[31]_i_3/O
                         net (fo=67, routed)          0.938    13.567    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154    13.721 r  cpu0/mem_ctrl0/cache0/npc[31]_i_1/O
                         net (fo=32, routed)          0.824    14.545    cpu0/pc_reg0/E[0]
    SLICE_X60Y30         FDRE                                         r  cpu0/pc_reg0/npc_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.507    14.848    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  cpu0/pc_reg0/npc_reg[18]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y30         FDRE (Setup_fdre_C_CE)      -0.372    14.701    cpu0/pc_reg0/npc_reg[18]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -14.545    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 2.362ns (25.114%)  route 7.042ns (74.886%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.620     5.141    EXCLK_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  rst_reg/Q
                         net (fo=6, routed)           0.717     6.314    cpu0/pc_reg0/rst
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.438 r  cpu0/pc_reg0/entry_reg_0_255_0_0_i_9/O
                         net (fo=132, routed)         1.062     7.500    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.283     7.783 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.783    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     7.997 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.997    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088     8.085 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           1.015     9.099    cpu0/mem_ctrl0/cache0/isCorrect1[1]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.345     9.444 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=2, routed)           0.597    10.041    cpu0/mem_ctrl0/cache0/_inst[31]_i_8_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.326    10.367 r  cpu0/mem_ctrl0/cache0/stall_i_6/O
                         net (fo=5, routed)           0.707    11.074    cpu0/mem_ctrl0/cache0/pc_reg[16]
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.198 r  cpu0/mem_ctrl0/cache0/npc[31]_i_17/O
                         net (fo=1, routed)           0.386    11.584    cpu0/mem_ctrl0/cache0/npc[31]_i_17_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.708 f  cpu0/mem_ctrl0/cache0/npc[31]_i_8/O
                         net (fo=1, routed)           0.797    12.505    cpu0/mem_ctrl0/cache0/npc[31]_i_8_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  cpu0/mem_ctrl0/cache0/npc[31]_i_3/O
                         net (fo=67, routed)          0.938    13.567    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154    13.721 r  cpu0/mem_ctrl0/cache0/npc[31]_i_1/O
                         net (fo=32, routed)          0.824    14.545    cpu0/pc_reg0/E[0]
    SLICE_X60Y30         FDRE                                         r  cpu0/pc_reg0/npc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.507    14.848    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  cpu0/pc_reg0/npc_reg[19]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y30         FDRE (Setup_fdre_C_CE)      -0.372    14.701    cpu0/pc_reg0/npc_reg[19]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -14.545    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 2.362ns (25.214%)  route 7.004ns (74.786%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.620     5.141    EXCLK_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  rst_reg/Q
                         net (fo=6, routed)           0.717     6.314    cpu0/pc_reg0/rst
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.438 r  cpu0/pc_reg0/entry_reg_0_255_0_0_i_9/O
                         net (fo=132, routed)         1.062     7.500    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.283     7.783 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.783    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     7.997 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.997    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088     8.085 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           1.015     9.099    cpu0/mem_ctrl0/cache0/isCorrect1[1]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.345     9.444 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=2, routed)           0.597    10.041    cpu0/mem_ctrl0/cache0/_inst[31]_i_8_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.326    10.367 r  cpu0/mem_ctrl0/cache0/stall_i_6/O
                         net (fo=5, routed)           0.707    11.074    cpu0/mem_ctrl0/cache0/pc_reg[16]
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.198 r  cpu0/mem_ctrl0/cache0/npc[31]_i_17/O
                         net (fo=1, routed)           0.386    11.584    cpu0/mem_ctrl0/cache0/npc[31]_i_17_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.708 f  cpu0/mem_ctrl0/cache0/npc[31]_i_8/O
                         net (fo=1, routed)           0.797    12.505    cpu0/mem_ctrl0/cache0/npc[31]_i_8_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  cpu0/mem_ctrl0/cache0/npc[31]_i_3/O
                         net (fo=67, routed)          0.938    13.567    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154    13.721 r  cpu0/mem_ctrl0/cache0/npc[31]_i_1/O
                         net (fo=32, routed)          0.787    14.507    cpu0/pc_reg0/E[0]
    SLICE_X60Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.511    14.852    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[28]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X60Y33         FDRE (Setup_fdre_C_CE)      -0.372    14.705    cpu0/pc_reg0/npc_reg[28]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -14.507    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 2.362ns (25.214%)  route 7.004ns (74.786%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.620     5.141    EXCLK_IBUF_BUFG
    SLICE_X59Y22         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  rst_reg/Q
                         net (fo=6, routed)           0.717     6.314    cpu0/pc_reg0/rst
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.438 r  cpu0/pc_reg0/entry_reg_0_255_0_0_i_9/O
                         net (fo=132, routed)         1.062     7.500    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/A0
    SLICE_X60Y21         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.283     7.783 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.783    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/OA
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     7.997 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.997    cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/O1
    SLICE_X60Y21         MUXF8 (Prop_muxf8_I1_O)      0.088     8.085 r  cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           1.015     9.099    cpu0/mem_ctrl0/cache0/isCorrect1[1]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.345     9.444 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_8/O
                         net (fo=2, routed)           0.597    10.041    cpu0/mem_ctrl0/cache0/_inst[31]_i_8_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.326    10.367 r  cpu0/mem_ctrl0/cache0/stall_i_6/O
                         net (fo=5, routed)           0.707    11.074    cpu0/mem_ctrl0/cache0/pc_reg[16]
    SLICE_X57Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.198 r  cpu0/mem_ctrl0/cache0/npc[31]_i_17/O
                         net (fo=1, routed)           0.386    11.584    cpu0/mem_ctrl0/cache0/npc[31]_i_17_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.708 f  cpu0/mem_ctrl0/cache0/npc[31]_i_8/O
                         net (fo=1, routed)           0.797    12.505    cpu0/mem_ctrl0/cache0/npc[31]_i_8_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124    12.629 r  cpu0/mem_ctrl0/cache0/npc[31]_i_3/O
                         net (fo=67, routed)          0.938    13.567    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.154    13.721 r  cpu0/mem_ctrl0/cache0/npc[31]_i_1/O
                         net (fo=32, routed)          0.787    14.507    cpu0/pc_reg0/E[0]
    SLICE_X60Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.511    14.852    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X60Y33         FDRE (Setup_fdre_C_CE)      -0.372    14.705    cpu0/pc_reg0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -14.507    
  -------------------------------------------------------------------
                         slack                                  0.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.233%)  route 0.271ns (65.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X36Y15         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.271     1.854    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/ADDRD1
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/WCLK
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMA/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y14         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.766    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.233%)  route 0.271ns (65.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X36Y15         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.271     1.854    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/ADDRD1
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/WCLK
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMB/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y14         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.766    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.233%)  route 0.271ns (65.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X36Y15         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.271     1.854    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/ADDRD1
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/WCLK
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMC/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y14         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.766    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.233%)  route 0.271ns (65.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X36Y15         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.271     1.854    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/ADDRD1
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/WCLK
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMD/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y14         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.766    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.560     1.443    hci0/clk
    SLICE_X44Y13         FDRE                                         r  hci0/q_io_in_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/q_io_in_wr_data_reg[0]/Q
                         net (fo=16, routed)          0.113     1.697    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/DIA
    SLICE_X46Y12         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.830     1.957    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/WCLK
    SLICE_X46Y12         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMA/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y12         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.606    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X36Y15         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.174     1.757    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/ADDRD4
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/WCLK
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMA/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y14         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.657    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X36Y15         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.174     1.757    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/ADDRD4
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/WCLK
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMB/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y14         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.657    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X36Y15         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.174     1.757    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/ADDRD4
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/WCLK
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMC/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y14         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.657    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X36Y15         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.174     1.757    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/ADDRD4
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/WCLK
    SLICE_X38Y14         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMD/CLK
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y14         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.657    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.763%)  route 0.121ns (46.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.560     1.443    hci0/clk
    SLICE_X44Y13         FDRE                                         r  hci0/q_io_in_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  hci0/q_io_in_wr_data_reg[1]/Q
                         net (fo=16, routed)          0.121     1.705    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/DIB
    SLICE_X46Y12         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.830     1.957    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/WCLK
    SLICE_X46Y12         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMB/CLK
                         clock pessimism             -0.498     1.459    
    SLICE_X46Y12         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.605    hci0/io_in_fifo/q_data_array_reg_960_1023_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y6   hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y6   hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y6   hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y6   hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y13  hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y13  hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y13  hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y13  hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y7   hci0/io_in_fifo/q_data_array_reg_256_319_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y7   hci0/io_in_fifo/q_data_array_reg_256_319_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y22  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y22  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y22  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y22  cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y24  cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y24  cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y24  cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y24  cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y24  cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y24  cpu0/mem_ctrl0/cache0/tag_reg_0_255_3_3/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.849ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.456ns (15.012%)  route 2.581ns (84.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         2.581     8.112    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X28Y26         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.432    14.773    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y26         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.188    14.961    
                         clock uncertainty           -0.035    14.926    
    SLICE_X28Y26         FDPE (Recov_fdpe_C_PRE)     -0.359    14.567    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.456ns (15.592%)  route 2.469ns (84.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         2.469     7.999    hci0/uart_blk/uart_baud_clk_blk/rst_repN_7_alias
    SLICE_X30Y10         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.443    14.784    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X30Y10         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X30Y10         FDCE (Recov_fdce_C_CLR)     -0.361    14.576    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.456ns (15.592%)  route 2.469ns (84.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         2.469     7.999    hci0/uart_blk/uart_baud_clk_blk/rst_repN_7_alias
    SLICE_X30Y10         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.443    14.784    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X30Y10         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X30Y10         FDCE (Recov_fdce_C_CLR)     -0.361    14.576    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.456ns (15.592%)  route 2.469ns (84.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         2.469     7.999    hci0/uart_blk/uart_baud_clk_blk/rst_repN_7_alias
    SLICE_X30Y10         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.443    14.784    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X30Y10         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X30Y10         FDCE (Recov_fdce_C_CLR)     -0.361    14.576    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.456ns (15.877%)  route 2.416ns (84.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         2.416     7.946    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X28Y21         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.435    14.776    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y21         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.524    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.456ns (15.877%)  route 2.416ns (84.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         2.416     7.946    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X28Y21         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.435    14.776    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y21         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.524    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.456ns (15.877%)  route 2.416ns (84.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         2.416     7.946    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X28Y21         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.435    14.776    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y21         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X28Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.524    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.456ns (15.901%)  route 2.412ns (84.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         2.412     7.942    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X29Y21         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.435    14.776    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y21         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X29Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.524    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.456ns (15.901%)  route 2.412ns (84.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         2.412     7.942    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X29Y21         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.435    14.776    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y21         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X29Y21         FDCE (Recov_fdce_C_CLR)     -0.405    14.524    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.456ns (15.941%)  route 2.404ns (84.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.456     5.530 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         2.404     7.935    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X32Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        1.431    14.772    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X32Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X32Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.520    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  6.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.860%)  route 0.876ns (86.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         0.876     2.454    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.819     1.946    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.605    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.550%)  route 0.900ns (86.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         0.900     2.478    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X28Y17         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.825     1.952    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y17         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X28Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.611    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.550%)  route 0.900ns (86.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         0.900     2.478    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X28Y17         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.825     1.952    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y17         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X28Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.611    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.550%)  route 0.900ns (86.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         0.900     2.478    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X28Y17         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.825     1.952    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y17         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X28Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.611    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.141ns (13.550%)  route 0.900ns (86.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         0.900     2.478    hci0/uart_blk/uart_tx_blk/rst_repN_7_alias
    SLICE_X28Y17         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.825     1.952    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y17         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X28Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.611    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.141ns (13.147%)  route 0.931ns (86.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         0.931     2.510    hci0/uart_blk/uart_baud_clk_blk/rst_repN_7_alias
    SLICE_X30Y9          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.831     1.958    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X30Y9          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X30Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.642    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.141ns (13.147%)  route 0.931ns (86.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         0.931     2.510    hci0/uart_blk/uart_baud_clk_blk/rst_repN_7_alias
    SLICE_X30Y9          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.831     1.958    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X30Y9          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X30Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.642    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.141ns (13.147%)  route 0.931ns (86.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         0.931     2.510    hci0/uart_blk/uart_baud_clk_blk/rst_repN_7_alias
    SLICE_X30Y9          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.831     1.958    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X30Y9          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X30Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.642    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.141ns (16.606%)  route 0.708ns (83.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         0.708     2.286    hci0/uart_blk/rst_repN_7_alias
    SLICE_X43Y18         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.824     1.951    hci0/uart_blk/clk
    SLICE_X43Y18         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X43Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 rst_reg_replica_7/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.141ns (12.600%)  route 0.978ns (87.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.554     1.437    EXCLK_IBUF_BUFG
    SLICE_X51Y23         FDPE                                         r  rst_reg_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.578 f  rst_reg_replica_7/Q
                         net (fo=242, routed)         0.978     2.556    hci0/uart_blk/uart_rx_blk/rst_repN_7_alias
    SLICE_X32Y14         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2714, routed)        0.827     1.954    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X32Y14         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.249     1.705    
    SLICE_X32Y14         FDPE (Remov_fdpe_C_PRE)     -0.095     1.610    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.946    





