Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 10 09:48:34 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OV7670_VGA_Display_control_sets_placed.rpt
| Design       : OV7670_VGA_Display
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           10 |
| No           | No                    | Yes                    |              99 |           34 |
| No           | Yes                   | No                     |              24 |           10 |
| Yes          | No                    | No                     |              43 |           13 |
| Yes          | No                    | Yes                    |             138 |           41 |
| Yes          | Yes                   | No                     |             102 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                            Enable Signal                           |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+--------------------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  U_clk_wiz_2/inst/clk_100Mhz | U_OV7670_Master/U_SCCB_controlUnit/r_sda_i_1_n_0                   | reset_IBUF                               |                1 |              1 |         1.00 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_OV7670_Master/U_SCCB_controlUnit/r_scl                           | reset_IBUF                               |                1 |              1 |         1.00 |
|  U_clk_wiz_2/inst/clk_25Mhz  | U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_9                |                                          |                1 |              4 |         4.00 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_OV7670_Master/U_SCCB_controlUnit/bitCount[3]_i_1_n_0             | reset_IBUF                               |                2 |              4 |         2.00 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_play_fsm2/led_next                                               | reset_IBUF                               |                1 |              4 |         4.00 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_play_fsm1/led_next                                               | reset_IBUF                               |                2 |              4 |         2.00 |
|  U_clk_wiz_2/inst/clk_25Mhz  | U_VGA_Controller/U_Pixel_Counter/h_counter_reg[7]_8                |                                          |                1 |              4 |         4.00 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state[5]_i_1_n_0 | reset_IBUF                               |                2 |              6 |         3.00 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_OV7670_Master/U_SCCB_controlUnit/dataBit[5]_i_1_n_0              | reset_IBUF                               |                3 |              6 |         2.00 |
|  U_clk_wiz_2/inst/clk_100Mhz |                                                                    |                                          |                3 |              6 |         2.00 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_buzzer_PWM/note_index[4]_i_1_n_0                                 | reset_IBUF                               |                2 |              6 |         3.00 |
|  ov7670_pclk_IBUF_BUFG       | U_OV7670_MemController/byte0[7]_i_1_n_0                            | reset_IBUF                               |                5 |              7 |         1.40 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_buzzer_PWM/freq_cnt[0]_i_1_n_0                                   |                                          |                3 |              7 |         2.33 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_OV7670_Master/U_SCCB_controlUnit/r_addr[6]_i_1_n_0               | reset_IBUF                               |                3 |              7 |         2.33 |
|  ov7670_pclk_IBUF_BUFG       |                                                                    |                                          |                3 |              7 |         2.33 |
|  ov7670_pclk_IBUF_BUFG       | U_OV7670_MemController/v_counter                                   | U_OV7670_MemController/clear             |                2 |              8 |         4.00 |
|  U_clk_wiz_2/inst/clk_25Mhz  |                                                                    |                                          |                4 |              8 |         2.00 |
|  U_clk_wiz_2/inst/clk_25Mhz  | U_VGA_Controller/U_Pixel_Counter/erode_oe_internal_reg             |                                          |                2 |              8 |         4.00 |
|  U_clk_wiz_2/inst/clk_25Mhz  | U_VGA_Controller/U_Pixel_Counter/h_counter_reg[8]_1                |                                          |                2 |              8 |         4.00 |
|  U_clk_wiz_2/inst/clk_25Mhz  | U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_5                |                                          |                2 |              8 |         4.00 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_btn_debounce1/tick_1khz_reg_n_0                                  | reset_IBUF                               |                3 |              8 |         2.67 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_btn_debounce2/tick_1khz_reg_n_0                                  | reset_IBUF                               |                3 |              8 |         2.67 |
|  U_clk_wiz_2/inst/clk_25Mhz  | U_VGA_Controller/U_Pixel_Counter/h_counter_reg[9]_13               |                                          |                2 |              8 |         4.00 |
|  U_clk_wiz_2/inst/clk_100Mhz |                                                                    | U_OV7670_Master/U_SCCB_controlUnit/SR[0] |                4 |              9 |         2.25 |
|  ov7670_pclk_IBUF_BUFG       | U_OV7670_MemController/byte_toggle                                 | U_OV7670_MemController/RSTC              |                3 |             10 |         3.33 |
|  U_clk_wiz_2/inst/clk_25Mhz  | U_VGA_Controller/U_Pixel_Counter/v_counter                         | reset_IBUF                               |                6 |             16 |         2.67 |
|  U_clk_wiz_2/inst/clk_25Mhz  |                                                                    | reset_IBUF                               |                8 |             17 |         2.12 |
|  U_clk_wiz_2/inst/clk_25Mhz  | U_VGA_Controller/U_Pixel_Counter/erode_line2_pixel                 |                                          |                7 |             18 |         2.57 |
|  U_clk_wiz_2/inst/clk_25Mhz  | U_VGA_Controller/U_Pixel_Counter/E[0]                              | reset_IBUF                               |                4 |             18 |         4.50 |
|  U_clk_wiz_2/inst/clk_25Mhz  | U_Mopology_Filter_TOP/U_Mopology_Filter1/dilate_line2_pixel        |                                          |                3 |             18 |         6.00 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_play_fsm2/count_3sec_next                                        | reset_IBUF                               |               10 |             29 |         2.90 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_play_fsm1/count_3sec_next                                        | reset_IBUF                               |               10 |             29 |         2.90 |
|  U_clk_wiz_2/inst/clk_100Mhz | U_buzzer_PWM/note_timer[31]_i_1_n_0                                | reset_IBUF                               |                6 |             32 |         5.33 |
|  ov7670_pclk_IBUF_BUFG       | U_OV7670_MemController/pix_data_reg                                | reset_IBUF                               |               18 |             36 |         2.00 |
|  U_clk_wiz_2/inst/clk_100Mhz |                                                                    | reset_IBUF                               |               32 |             97 |         3.03 |
+------------------------------+--------------------------------------------------------------------+------------------------------------------+------------------+----------------+--------------+


