\section{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def Struct Reference}
\label{structLTDC__Layer__TypeDef}\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}


L\+C\+D-\/\+T\+FT Display layer x Controller.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ W\+H\+P\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ W\+V\+P\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+K\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ P\+F\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+A\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ D\+C\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+F\+CR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D0} [2]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+F\+B\+AR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+F\+B\+LR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+F\+B\+L\+NR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D1} [3]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+L\+U\+T\+WR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+C\+D-\/\+T\+FT Display layer x Controller. 

Definition at line \textbf{ 679} of file \textbf{ stm32f429xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structLTDC__Layer__TypeDef_a8a598358c93b94fe534a4ed8aeb05220}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!B\+F\+CR@{B\+F\+CR}}
\index{B\+F\+CR@{B\+F\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{B\+F\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+F\+CR}

L\+T\+DC Layerx Blending Factors Configuration Register Address offset\+: 0x\+A0 

Definition at line \textbf{ 688} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_a47be8b57cf19a433c0682d91a0524463}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!C\+A\+CR@{C\+A\+CR}}
\index{C\+A\+CR@{C\+A\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{C\+A\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+A\+CR}

L\+T\+DC Layerx Constant Alpha Configuration Register Address offset\+: 0x98 

Definition at line \textbf{ 686} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_a11b37b8303d2ddad1ee962c362cad796}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!C\+F\+B\+AR@{C\+F\+B\+AR}}
\index{C\+F\+B\+AR@{C\+F\+B\+AR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{C\+F\+B\+AR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+F\+B\+AR}

L\+T\+DC Layerx Color Frame Buffer Address Register Address offset\+: 0x\+AC 

Definition at line \textbf{ 690} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_ad94a5782e5cc67b071738f8096bb4855}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!C\+F\+B\+L\+NR@{C\+F\+B\+L\+NR}}
\index{C\+F\+B\+L\+NR@{C\+F\+B\+L\+NR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{C\+F\+B\+L\+NR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+F\+B\+L\+NR}

L\+T\+DC Layerx Color\+Frame Buffer Line Number Register Address offset\+: 0x\+B4 

Definition at line \textbf{ 692} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_a1c2a59fc9bb4101881c7ddc98b938a4f}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!C\+F\+B\+LR@{C\+F\+B\+LR}}
\index{C\+F\+B\+LR@{C\+F\+B\+LR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{C\+F\+B\+LR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+F\+B\+LR}

L\+T\+DC Layerx Color Frame Buffer Length Register Address offset\+: 0x\+B0 

Definition at line \textbf{ 691} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_a7651be3d835a984e908b0abb4a633811}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!C\+K\+CR@{C\+K\+CR}}
\index{C\+K\+CR@{C\+K\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{C\+K\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+K\+CR}

L\+T\+DC Layerx Color Keying Configuration Register Address offset\+: 0x90 

Definition at line \textbf{ 684} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_a5ab25158531531e9b1cdb2bdbe66b67d}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!C\+L\+U\+T\+WR@{C\+L\+U\+T\+WR}}
\index{C\+L\+U\+T\+WR@{C\+L\+U\+T\+WR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{C\+L\+U\+T\+WR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+L\+U\+T\+WR}

L\+T\+DC Layerx C\+L\+UT Write Register Address offset\+: 0x144 

Definition at line \textbf{ 694} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t CR}

L\+T\+DC Layerx Control Register Address offset\+: 0x84 

Definition at line \textbf{ 681} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_a8aa219e1455869d3baf87a618586838d}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!D\+C\+CR@{D\+C\+CR}}
\index{D\+C\+CR@{D\+C\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{D\+C\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t D\+C\+CR}

L\+T\+DC Layerx Default Color Configuration Register Address offset\+: 0x9C 

Definition at line \textbf{ 687} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_a30f057fd86f8f793b6ab74bbe024b9d8}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!P\+F\+CR@{P\+F\+CR}}
\index{P\+F\+CR@{P\+F\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{P\+F\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t P\+F\+CR}

L\+T\+DC Layerx Pixel Format Configuration Register Address offset\+: 0x94 

Definition at line \textbf{ 685} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_a8be676577db129a84a9a2689519a8502}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D0}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0[2]}

Reserved 

Definition at line \textbf{ 689} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_a3fbace6e037136ce066518ee2fade33d}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D1}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1[3]}

Reserved 

Definition at line \textbf{ 693} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_a36bded5d2b6b499385e45660f4a3c867}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!W\+H\+P\+CR@{W\+H\+P\+CR}}
\index{W\+H\+P\+CR@{W\+H\+P\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{W\+H\+P\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t W\+H\+P\+CR}

L\+T\+DC Layerx Window Horizontal Position Configuration Register Address offset\+: 0x88 

Definition at line \textbf{ 682} of file \textbf{ stm32f429xx.\+h}.

\mbox{\label{structLTDC__Layer__TypeDef_aafd5aea090b8ab4f7cbaee88503cb6a1}} 
\index{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}!W\+V\+P\+CR@{W\+V\+P\+CR}}
\index{W\+V\+P\+CR@{W\+V\+P\+CR}!L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def@{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}}
\subsubsection{W\+V\+P\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t W\+V\+P\+CR}

L\+T\+DC Layerx Window Vertical Position Configuration Register Address offset\+: 0x8C 

Definition at line \textbf{ 683} of file \textbf{ stm32f429xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
