{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "3deec242",
   "metadata": {},
   "source": [
    "# Single process State Machine"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "ef1a47be",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "\n",
    "cat <<EOF > sm1/heartbeat.vhdl\n",
    "LIBRARY IEEE;\n",
    "USE IEEE.STD_LOGIC_1164.ALL;\n",
    "\n",
    "ENTITY heartbeat IS\n",
    "  PORT (clk : OUT STD_LOGIC);\n",
    "END heartbeat;\n",
    "\n",
    "ARCHITECTURE behaviour OF heartbeat IS\n",
    "  CONSTANT clk_period : TIME := 10 ns;\n",
    "BEGIN\n",
    "  -- Clock process definition\n",
    "  clk_process : PROCESS\n",
    "  BEGIN\n",
    "    clk <= '0';\n",
    "    WAIT FOR clk_period/2;\n",
    "    clk <= '1';\n",
    "    WAIT FOR clk_period/2;\n",
    "  END PROCESS;\n",
    "END behaviour;\n",
    "EOF"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "0297a799",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "\n",
    "cat <<EOF > sm1/sm1.vhdl\n",
    "library IEEE;\n",
    "use IEEE.STD_LOGIC_1164.ALL;\n",
    "\n",
    "-- Uncomment the following library declaration if using\n",
    "-- arithmetic functions with Signed or Unsigned values\n",
    "--use IEEE.NUMERIC_STD.ALL;\n",
    "\n",
    "-- Uncomment the following library declaration if instantiating\n",
    "-- any Xilinx leaf cells in this code.\n",
    "--library UNISIM;\n",
    "--use UNISIM.VComponents.all;\n",
    "\n",
    "entity sm1 is\n",
    "    port(\n",
    "      Clk : in std_logic;\n",
    "      Rst : in std_logic;\n",
    "      Sel : in std_logic_vector(3 downto 0);\n",
    "      Dout   : out std_logic_vector(3 downto 0)  \n",
    "    );  \n",
    "end sm1;\n",
    "\n",
    "architecture Behavioral of sm1 is\n",
    "\n",
    "type state_t is (S0, S1, S2, S3);\n",
    "signal state : state_t;\n",
    "signal NextState : state_t;\n",
    "constant Value0 : std_logic_vector(3 downto 0) := x\"A\";\n",
    "constant Value1 : std_logic_vector(3 downto 0) := x\"B\";\n",
    "constant Value2 : std_logic_vector(3 downto 0) := x\"C\";\n",
    "constant Value3 : std_logic_vector(3 downto 0) := x\"D\";\n",
    "\n",
    "begin\n",
    "\n",
    "-- ONE process sm1\n",
    "\n",
    "process(Clk) is\n",
    "begin\n",
    "   if rising_edge(Clk) then\n",
    "       if Rst = '1' then\n",
    "           State <= S0;\n",
    "           Dout  <= Value0;\n",
    "       else\n",
    "         case State is\n",
    "            when S0 =>   if Sel(1) = '1' then\n",
    "                              State <= S1;\n",
    "                              Dout <= Value1;\n",
    "                           else\n",
    "                              State <= S2;\n",
    "                           end if;\n",
    "\n",
    "            when S1 =>   if Sel(2) = '1' then\n",
    "                              State <= S2;\n",
    "                              Dout <= Value2;\n",
    "                           else\n",
    "                              State <= S3;\n",
    "                           end if;\n",
    "            when S2 =>   if Sel(3) = '1' then\n",
    "                              State <= S3;\n",
    "                              Dout <= Value3;\n",
    "                           else\n",
    "                              State <= S0;\n",
    "                           end if;\n",
    "            when S3 =>   if Sel(0) = '1' then\n",
    "                              State <= S0;\n",
    "                              Dout <= Value0;\n",
    "                           else\n",
    "                              State <= S1;\n",
    "                           end if;\n",
    "\n",
    "            when others =>  Dout <= Value0;\n",
    "                                       State <= S0;\n",
    "         end case;\n",
    "      end if;\n",
    "   end if;\n",
    "end process;\n",
    "\n",
    "-- END process sm1\n",
    "\n",
    "end Behavioral;\n",
    "\n",
    "EOF"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "47395a0a",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "\n",
    "cat <<EOF > sm1/sm1_tb.vhdl\n",
    "LIBRARY IEEE;\n",
    "USE IEEE.STD_LOGIC_1164.ALL;\n",
    "\n",
    "\n",
    "ENTITY sm1_tb IS\n",
    "END sm1_tb;\n",
    "\n",
    "ARCHITECTURE behaviour OF sm1_tb IS\n",
    "  --  Declaration of the component that will be instantiated.\n",
    "  COMPONENT sm1\n",
    "    PORT (Clk : IN STD_LOGIC;\n",
    "          Rst : IN STD_LOGIC;\n",
    "          Sel : IN STD_LOGIC_VECTOR(3 DOWNTO 0);\n",
    "          Dout : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));\n",
    "  END COMPONENT;\n",
    "\n",
    "  COMPONENT heartbeat\n",
    "    PORT (clk : OUT STD_LOGIC);\n",
    "  END COMPONENT;\n",
    "\n",
    "  --  Specifies which entity is bound with the component.\n",
    "  FOR sm1_0 : sm1 USE ENTITY work.sm1;\n",
    "  FOR heartbeat_0 : heartbeat USE ENTITY work.heartbeat;\n",
    "\n",
    "  SIGNAL clk : STD_LOGIC;\n",
    "  SIGNAL Rst : STD_LOGIC := '0';\n",
    "  SIGNAL Sel : STD_LOGIC_VECTOR(3 DOWNTO 0) := \"0000\"; \n",
    "  SIGNAL Dout : STD_LOGIC_VECTOR(3 DOWNTO 0);\n",
    "\n",
    "BEGIN\n",
    "  --  Component instantiation.\n",
    "  sm1_0 : sm1 PORT MAP(clk => clk, Rst => Rst, Sel => Sel, Dout => Dout);\n",
    "  heartbeat_0 : heartbeat PORT MAP(clk => clk);\n",
    "\n",
    "  --  This process does the real job.\n",
    "  PROCESS\n",
    "    BEGIN\n",
    "    wait for 100 ns;\n",
    "      Sel <= \"1111\";  -- Select state S1\n",
    "    WAIT for 1000 ns;\n",
    "      Sel <= \"1100\";  -- Select state S2\n",
    "    WAIT for 1000 ns;\n",
    "      Sel <= \"1000\";  -- Select state S3\n",
    "  Wait;\n",
    "  END PROCESS;\n",
    "\n",
    "END ARCHITECTURE behaviour;\n",
    "EOF"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "19d1ddd6",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ghdl:info: simulation stopped by --stop-time @5us\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "cd sm1\n",
    "rm -f work* *.ghw\n",
    "ghdl -a heartbeat.vhdl\n",
    "ghdl -a sm1.vhdl\n",
    "ghdl -a sm1_tb.vhdl\n",
    "ghdl -r sm1_tb --stop-time=5000ns --wave=sm1_tb.ghw"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1fd59636",
   "metadata": {},
   "source": [
    "Clean up cell"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "86d76bf1",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "cd sm1\n",
    "rm -f work* *.ghw"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.21"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
