{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715573577679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715573577681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 22:12:57 2024 " "Processing started: Sun May 12 22:12:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715573577681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715573577681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715573577682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1715573578471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1715573578471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador4bits " "Found entity 1: sumador4bits" {  } { { "sumador4bits.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/sumador4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715573591612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715573591612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_completo " "Found entity 1: Sumador_completo" {  } { { "Sumador_completo.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/Sumador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715573591616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715573591616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador4bits " "Found entity 1: restador4bits" {  } { { "restador4bits.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/restador4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715573591619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715573591619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador_completo " "Found entity 1: Restador_completo" {  } { { "Restador_completo.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/Restador_completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715573591622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715573591622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_tb " "Found entity 1: PWM_tb" {  } { { "PWM_tb.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/PWM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715573591624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715573591624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/PWM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715573591627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715573591627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/mux4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715573591630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715573591630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715573591632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715573591632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715573591637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715573591637 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "SPI_slave.sv(24) " "Verilog HDL Event Control warning at SPI_slave.sv(24): Event Control contains a complex event expression" {  } { { "SPI_slave.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/SPI_slave.sv" 24 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Design Software" 0 -1 1715573591639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave " "Found entity 1: SPI_slave" {  } { { "SPI_slave.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/SPI_slave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715573591640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715573591640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715573591642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715573591642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM " "Elaborating entity \"PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1715573591693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PWM.sv(28) " "Verilog HDL assignment warning at PWM.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "PWM.sv" "" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/PWM.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715573591694 "|PWM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comparador " "Elaborating entity \"comparator\" for hierarchy \"comparator:comparador\"" {  } { { "PWM.sv" "comparador" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/PWM.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715573591710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715573591858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 22:13:11 2024 " "Processing ended: Sun May 12 22:13:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715573591858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715573591858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715573591858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715573591858 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715573592554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715573593376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715573593376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 22:13:12 2024 " "Processing started: Sun May 12 22:13:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715573593376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1715573593376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim SPI_slave SPI_slave " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim SPI_slave SPI_slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1715573593376 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim SPI_slave SPI_slave " "Quartus(args): --rtl_sim SPI_slave SPI_slave" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1715573593376 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1715573593716 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1715573593866 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1715573593869 ""}
{ "Warning" "0" "" "Warning: File SPI_slave_run_msim_rtl_verilog.do already exists - backing up current file as SPI_slave_run_msim_rtl_verilog.do.bak8" {  } {  } 0 0 "Warning: File SPI_slave_run_msim_rtl_verilog.do already exists - backing up current file as SPI_slave_run_msim_rtl_verilog.do.bak8" 0 0 "Shell" 0 0 1715573593997 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/simulation/modelsim/SPI_slave_run_msim_rtl_verilog.do" {  } { { "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/simulation/modelsim/SPI_slave_run_msim_rtl_verilog.do" "0" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/simulation/modelsim/SPI_slave_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/simulation/modelsim/SPI_slave_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1715573594022 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1715573594024 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1715573594034 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1715573594034 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/SPI_slave_nativelink_simulation.rpt" {  } { { "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/SPI_slave_nativelink_simulation.rpt" "0" { Text "C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/SPI_slave_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/alber/OneDrive - Estudiantes ITCR/UNIVERSIDAD SEMESTRE VII/Fundamentos de Arquitectura de Computadores/FPGA/SPI_slave_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1715573594034 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1715573594035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715573594037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 22:13:14 2024 " "Processing ended: Sun May 12 22:13:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715573594037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715573594037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715573594037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1715573594037 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1715573698885 ""}
