var pairs =
{
"entering":{"design":1}
,"enter":{"design":1}
,"design":{"several":1,"files":1,"refers":1,"setting":1,"implemented":1,"constraints":1,"languages":1,"project":1,"entry":1,"re-used":1,"along":1,"work":1,"graphically":1,"may":1,"it\u2019s":1,"detailed":1,"interchange":1,"instead":1,"data":1}
,"several":{"different":1}
,"different":{"ways":1,"eda":1}
,"ways":{"ways":1,"almost":1,"describe":1}
,"almost":{"combination":1,"always":1}
,"combination":{"diamond":1}
,"diamond":{"accepts":1,"outside":1,"helps":1,"design":1,"hdl":1,"latticemico":1,"supports":1}
,"accepts":{"helps":1}
,"helps":{"create":1,"variety":1,"produce":1}
,"create":{"verilog":1,"hdl":1,"edit":1}
,"verilog":{"vhdl":1}
,"vhdl":{"schematic":1,"usual":1,"may":1}
,"schematic":{"edif":1,"design":1,"visual":1}
,"edif":{"files":1,"electronic":1,"importing":1}
,"files":{"design":1,"created":1,"using":1,"added":1,"verilog":1,"prefer":1,"modules":1}
,"created":{"within":1,"latticemico":1}
,"within":{"diamond":1}
,"outside":{"using":1}
,"using":{"third-party":1,"preferred":1,"risc-v":1}
,"third-party":{"tools":1}
,"tools":{"diamond":1}
,"variety":{"pre-made":1,"modules":1,"peripheral":1}
,"pre-made":{"modules":1}
,"modules":{"ranging":1,"functional":1,"common":1,"speed":1,"easy":1,"components":1,"want":1}
,"ranging":{"simple":1}
,"simple":{"functions":1}
,"functions":{"whole":1,"optimized":1}
,"whole":{"processors":1}
,"refers":{"describing":1}
,"describing":{"logic":1}
,"logic":{"design":1,"designs":1}
,"setting":{"specifications":1,"constraints":1}
,"specifications":{"control":1}
,"control":{"synthesis":1,"design":1}
,"synthesis":{"simulation":1}
,"simulation":{"control":1}
,"implemented":{"hardware":1}
,"hardware":{"treated":1,"design":1}
,"treated":{"separate":1}
,"separate":{"topic":1}
,"topic":{"applying":1}
,"applying":{"design":1}
,"constraints":{"almost":1}
,"always":{"want":1}
,"want":{"least":1,"add":1,"re-use":1}
,"least":{"start":1}
,"start":{"entering":1}
,"languages":{"hdl":1}
,"hdl":{"verilog":1,"files":1,"editor":1,"design":1,"schematic":1}
,"usual":{"ways":1}
,"describe":{"complex":1}
,"complex":{"logic":1}
,"designs":{"create":1,"using":1,"smaller":1}
,"preferred":{"hdl":1}
,"editor":{"add":1}
,"add":{"diamond":1,"edif":1}
,"project":{"create":1,"input":1,"diamond":1}
,"edit":{"within":1}
,"functional":{"bits":1}
,"bits":{"design":1}
,"re-used":{"wherever":1}
,"wherever":{"function":1}
,"function":{"needed":1}
,"needed":{"help":1}
,"help":{"design":1}
,"along":{"provides":1}
,"provides":{"variety":1,"cpu":1,"industry-standard":1,"processor":1}
,"common":{"functions":1}
,"optimized":{"device":1}
,"device":{"architectures":1}
,"architectures":{"customized":1}
,"customized":{"modules":1}
,"speed":{"design":1}
,"work":{"effective":1}
,"effective":{"results":1}
,"results":{"designing":1}
,"designing":{"modules":1,"propel":1,"latticemico":1}
,"propel":{"helps":1,"provides":1,"standalone":1}
,"produce":{"system-on-chip":1}
,"system-on-chip":{"soc":1}
,"soc":{"designs":1}
,"risc-v":{"processor":1}
,"processor":{"propel":1,"controller":1}
,"cpu":{"memory":1}
,"memory":{"peripheral":1}
,"peripheral":{"buses":1,"components":1}
,"buses":{"customizable":1}
,"customizable":{"modules":1}
,"easy":{"drag-and-drop":1}
,"drag-and-drop":{"interface":1}
,"interface":{"propel":1}
,"industry-standard":{"integrated":1}
,"integrated":{"development":1}
,"development":{"environment":1}
,"environment":{"ide":1}
,"ide":{"writing":1}
,"writing":{"debugging":1}
,"debugging":{"software":1}
,"software":{"propel":1}
,"standalone":{"tool":1}
,"tool":{"need":1}
,"need":{"download":1}
,"download":{"install":1}
,"install":{"separately":1}
,"separately":{"designing":1}
,"latticemico":{"platforms":1,"platform":1,"system":1}
,"special":{"kind":1}
,"kind":{"module":1}
,"module":{"latticemico":1}
,"platform":{"latticemico":1,"debug":1}
,"platforms":{"full-featured":1}
,"full-featured":{"32-bit":1}
,"32-bit":{"processors":1}
,"processors":{"8-bit":1}
,"8-bit":{"controllers":1}
,"controllers":{"plus":1}
,"plus":{"peripheral":1}
,"components":{"created":1,"customize":1,"wire":1}
,"system":{"optional":1,"provides":1}
,"optional":{"add-on":1}
,"add-on":{"diamond":1}
,"controller":{"variety":1}
,"customize":{"platform":1}
,"debug":{"code":1}
,"code":{"designing":1}
,"alternative":{"hdl":1}
,"graphically":{"lay":1}
,"lay":{"modules":1,"top":1}
,"wire":{"together":1}
,"together":{"schematic":1}
,"visual":{"method":1}
,"method":{"lacks":1}
,"lacks":{"abstraction":1}
,"abstraction":{"possible":1}
,"possible":{"hdl":1}
,"may":{"better":1,"want":1}
,"better":{"suited":1}
,"suited":{"smaller":1}
,"smaller":{"designs":1,"portions":1}
,"portions":{"design":1}
,"it\u2019s":{"good":1}
,"good":{"lay":1}
,"top":{"level":1}
,"level":{"design":1}
,"detailed":{"workings":1}
,"workings":{"lower":1}
,"lower":{"levels":1}
,"levels":{"done":1}
,"done":{"hdl":1}
,"actually":{"edif":1}
,"electronic":{"design":1}
,"interchange":{"format":1}
,"format":{"enter":1}
,"instead":{"exchange":1}
,"exchange":{"design":1}
,"data":{"different":1}
,"eda":{"systems":1}
,"systems":{"edif":1}
,"added":{"diamond":1}
,"input":{"files":1}
,"prefer":{"synthesizer":1}
,"synthesizer":{"edif":1}
,"re-use":{"project":1}
,"supports":{"edif":1}
,"importing":{"existing":1}
,"existing":{"source":1}
,"source":{"file":1}
,"file":{"project":1}
}
;Search.control.loadWordPairs(pairs);
