v 20110115 2
C 39500 39500 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 39500 39500 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 53900 41000 5 10 0 0 0 0 1
graphical=1
L 57200 40300 57200 39700 15 0 0 0 -1 -1
T 53800 40100 15 8 1 0 0 0 1
FILE:
T 57300 40100 15 8 1 0 0 0 1
REVISION:
T 57300 39800 15 8 1 0 0 0 1
DRAWN BY: 
T 53800 39800 15 8 1 0 0 0 1
PAGE
T 55500 39800 15 8 1 0 0 0 1
OF
T 53800 40400 15 8 1 0 0 0 1
TITLE
B 53700 39700 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 53700 40300 61300 40300 15 0 0 0 -1 -1
L 39700 49500 39500 49500 15 0 0 0 -1 -1
L 39700 47500 39500 47500 15 0 0 0 -1 -1
L 39700 45500 39500 45500 15 0 0 0 -1 -1
L 39700 43500 39500 43500 15 0 0 0 -1 -1
L 39700 41500 39500 41500 15 0 0 0 -1 -1
L 41500 39700 41500 39500 15 0 0 0 -1 -1
L 43500 39700 43500 39500 15 0 0 0 -1 -1
L 45500 39700 45500 39500 15 0 0 0 -1 -1
L 47500 39700 47500 39500 15 0 0 0 -1 -1
L 49500 39700 49500 39500 15 0 0 0 -1 -1
L 51500 39700 51500 39500 15 0 0 0 -1 -1
L 53500 39700 53500 39500 15 0 0 0 -1 -1
L 55500 39700 55500 39500 15 0 0 0 -1 -1
B 39700 39700 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 39600 48500 15 8 1 0 0 4 1
E
T 39600 46500 15 8 1 0 0 4 1
D
T 39600 44500 15 8 1 0 0 4 1
C
T 39600 42500 15 8 1 0 0 4 1
B
T 39600 40500 15 8 1 0 0 4 1
A
T 40500 39600 15 8 1 0 0 4 1
1
T 42500 39600 15 8 1 0 0 4 1
2
T 44500 39600 15 8 1 0 0 4 1
3
T 46500 39600 15 8 1 0 0 4 1
4
T 48500 39600 15 8 1 0 0 4 1
5
T 50500 39600 15 8 1 0 0 4 1
6
T 52500 39600 15 8 1 0 0 4 1
7
T 54500 39600 15 8 1 0 0 4 1
8
L 39700 51500 39500 51500 15 0 0 0 -1 -1
L 39700 53500 39500 53500 15 0 0 0 -1 -1
L 39700 55500 39500 55500 15 0 0 0 -1 -1
T 39600 50500 15 8 1 0 0 4 1
F
T 39600 52500 15 8 1 0 0 4 1
G
T 39600 54500 15 8 1 0 0 4 1
H
T 39600 56000 15 8 1 0 0 4 1
I
L 61500 55500 61300 55500 15 0 0 0 -1 -1
L 61500 53500 61300 53500 15 0 0 0 -1 -1
L 61500 51500 61300 51500 15 0 0 0 -1 -1
L 61500 49500 61300 49500 15 0 0 0 -1 -1
L 61500 47500 61300 47500 15 0 0 0 -1 -1
L 61500 45500 61300 45500 15 0 0 0 -1 -1
L 61500 43500 61300 43500 15 0 0 0 -1 -1
L 61500 41500 61300 41500 15 0 0 0 -1 -1
T 61400 56000 15 8 1 0 0 4 1
I
T 61400 54500 15 8 1 0 0 4 1
H
T 61400 52500 15 8 1 0 0 4 1
G
T 61400 50500 15 8 1 0 0 4 1
F
T 61400 48500 15 8 1 0 0 4 1
E
T 61400 46500 15 8 1 0 0 4 1
D
T 61400 44500 15 8 1 0 0 4 1
C
T 61400 42500 15 8 1 0 0 4 1
B
T 61400 40500 15 8 1 0 0 4 1
A
L 59500 39700 59500 39500 15 0 0 0 -1 -1
L 57500 39700 57500 39500 15 0 0 0 -1 -1
T 60500 39600 15 8 1 0 0 4 1
11
T 58500 39600 15 8 1 0 0 4 1
10
T 56500 39600 15 8 1 0 0 4 1
9
L 41500 56500 41500 56300 15 0 0 0 -1 -1
L 43500 56500 43500 56300 15 0 0 0 -1 -1
L 45500 56500 45500 56300 15 0 0 0 -1 -1
L 47500 56500 47500 56300 15 0 0 0 -1 -1
L 49500 56500 49500 56300 15 0 0 0 -1 -1
L 51500 56500 51500 56300 15 0 0 0 -1 -1
L 53500 56500 53500 56300 15 0 0 0 -1 -1
L 55500 56500 55500 56300 15 0 0 0 -1 -1
L 57500 56500 57500 56300 15 0 0 0 -1 -1
L 59500 56500 59500 56300 15 0 0 0 -1 -1
T 40500 56400 15 8 1 0 0 4 1
1
T 42500 56400 15 8 1 0 0 4 1
2
T 44500 56400 15 8 1 0 0 4 1
3
T 46500 56400 15 8 1 0 0 4 1
4
T 48500 56400 15 8 1 0 0 4 1
5
T 50500 56400 15 8 1 0 0 4 1
6
T 52500 56400 15 8 1 0 0 4 1
7
T 54500 56400 15 8 1 0 0 4 1
8
T 56500 56400 15 8 1 0 0 4 1
9
T 58500 56400 15 8 1 0 0 4 1
10
T 60500 56400 15 8 1 0 0 4 1
11
]
{
T 58300 39800 5 10 1 1 0 0 1
author=Tom King
T 54300 40000 5 10 1 1 0 0 1
file=Bone_JTAG_pg3.sch
}
C 54300 46600 1 180 1 EMBEDDEDoutput-1.sym
[
T 54400 46300 5 10 0 0 180 6 1
device=OUTPUT
L 55000 46600 54500 46600 3 0 0 0 -1 -1
L 55100 46500 55000 46600 3 0 0 0 -1 -1
L 55000 46400 55100 46500 3 0 0 0 -1 -1
L 54500 46400 55000 46400 3 0 0 0 -1 -1
L 54500 46400 54500 46600 3 0 0 0 -1 -1
P 54300 46500 54500 46500 1 0 0
{
T 54550 46550 5 6 0 1 180 6 1
pinnumber=1
T 54550 46550 5 6 0 0 180 6 1
pinseq=1
}
]
{
T 54400 46300 5 10 0 0 180 6 1
device=OUTPUT
T 56000 46600 5 10 1 1 180 0 1
value=GPIO1_13
T 54300 46600 5 10 0 1 0 6 1
net=FPGA_DONE:1
}
C 40500 53400 1 0 0 EMBEDDEDconnector6-1.sym
[
T 40600 55400 8 10 0 1 0 0 1
refdes=CONN?
T 42300 55200 5 10 0 0 0 0 1
device=CONNECTOR_6
B 40500 53400 500 1900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 41900 53600 41000 53600 3 0 0 0 -1 -1
L 41900 53900 41000 53900 3 0 0 0 -1 -1
L 41900 54200 41000 54200 3 0 0 0 -1 -1
L 41900 54500 41000 54500 3 0 0 0 -1 -1
L 41900 54800 41000 54800 3 0 0 0 -1 -1
L 41900 55100 41000 55100 3 0 0 0 -1 -1
P 41900 53900 42200 53900 1 0 1
{
T 40750 53850 5 8 1 1 0 0 1
pinnumber=5
T 40750 53850 5 8 0 0 0 0 1
pinseq=5
T 40750 53850 5 8 0 1 0 0 1
pinlabel=5
T 40750 53850 5 8 0 1 0 0 1
pintype=pas
}
P 41900 54500 42200 54500 1 0 1
{
T 40750 54450 5 8 1 1 0 0 1
pinnumber=3
T 40750 54450 5 8 0 0 0 0 1
pinseq=3
T 40750 54450 5 8 0 1 0 0 1
pinlabel=3
T 40750 54450 5 8 0 1 0 0 1
pintype=pas
}
P 41900 55100 42200 55100 1 0 1
{
T 40750 55050 5 8 1 1 0 0 1
pinnumber=1
T 40750 55050 5 8 0 0 0 0 1
pinseq=1
T 40750 55050 5 8 0 1 0 0 1
pinlabel=1
T 40750 55050 5 8 0 1 0 0 1
pintype=pas
}
P 41900 53600 42200 53600 1 0 1
{
T 40750 53550 5 8 1 1 0 0 1
pinnumber=6
T 40750 53550 5 8 0 0 0 0 1
pinseq=6
T 40750 53550 5 8 0 1 0 0 1
pinlabel=6
T 40750 53550 5 8 0 1 0 0 1
pintype=pas
}
P 41900 54200 42200 54200 1 0 1
{
T 40750 54150 5 8 1 1 0 0 1
pinnumber=4
T 40750 54150 5 8 0 0 0 0 1
pinseq=4
T 40750 54150 5 8 0 1 0 0 1
pinlabel=4
T 40750 54150 5 8 0 1 0 0 1
pintype=pas
}
P 41900 54800 42200 54800 1 0 1
{
T 40750 54750 5 8 1 1 0 0 1
pinnumber=2
T 40750 54750 5 8 0 0 0 0 1
pinseq=2
T 40750 54750 5 8 0 1 0 0 1
pinlabel=2
T 40750 54750 5 8 0 1 0 0 1
pintype=pas
}
]
{
T 42300 55200 5 10 0 0 0 0 1
device=CONNECTOR_6
T 40600 55400 5 10 1 1 0 0 1
refdes=J301
T 40500 53400 5 10 0 1 0 0 1
footprint=JUMPER6
}
T 40200 53100 9 10 1 0 0 0 1
FPGA JTAG
N 43400 55100 45000 55100 4
{
T 43700 55100 5 10 1 1 0 0 1
netname=CPLD_TMS
}
N 43400 54800 45000 54800 4
{
T 43700 54800 5 10 1 1 0 0 1
netname=CPLD_TDI
}
N 42200 54500 45000 54500 4
{
T 43700 54500 5 10 1 1 0 0 1
netname=CPLD_TDO
}
N 43400 54200 45000 54200 4
{
T 43700 54200 5 10 1 1 0 0 1
netname=CPLD_TCK
}
C 42400 52900 1 0 0 EMBEDDEDgnd-1.sym
[
T 42700 52950 8 10 0 0 0 0 1
net=GND:1
L 42480 52910 42520 52910 3 0 0 0 -1 -1
L 42455 52950 42545 52950 3 0 0 0 -1 -1
L 42400 53000 42600 53000 3 0 0 0 -1 -1
P 42500 53000 42500 53200 1 0 1
{
T 42558 53061 5 4 0 1 0 0 1
pinnumber=1
T 42558 53061 5 4 0 0 0 0 1
pinseq=1
T 42558 53061 5 4 0 1 0 0 1
pinlabel=1
T 42558 53061 5 4 0 1 0 0 1
pintype=pwr
}
]
N 42200 53900 42500 53900 4
N 42500 53900 42500 53200 4
C 56300 47500 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 56600 47500 8 8 0 0 0 0 1
net=+3.3V:1
T 56375 47750 9 8 1 0 0 0 1
+3.3V
L 56350 47700 56650 47700 3 0 0 0 -1 -1
P 56500 47500 56500 47700 1 0 0
{
T 56550 47550 5 6 0 1 0 0 1
pinnumber=1
T 56550 47550 5 6 0 0 0 0 1
pinseq=1
T 56550 47550 5 6 0 1 0 0 1
pinlabel=1
T 56550 47550 5 6 0 1 0 0 1
pintype=pwr
}
]
C 43400 49200 1 0 0 EMBEDDEDgnd-1.sym
[
T 43700 49250 8 10 0 0 0 0 1
net=GND:1
L 43480 49210 43520 49210 3 0 0 0 -1 -1
L 43455 49250 43545 49250 3 0 0 0 -1 -1
L 43400 49300 43600 49300 3 0 0 0 -1 -1
P 43500 49300 43500 49500 1 0 1
{
T 43558 49361 5 4 0 1 0 0 1
pinnumber=1
T 43558 49361 5 4 0 0 0 0 1
pinseq=1
T 43558 49361 5 4 0 1 0 0 1
pinlabel=1
T 43558 49361 5 4 0 1 0 0 1
pintype=pwr
}
]
C 51600 53800 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 51900 53800 8 8 0 0 0 0 1
net=+3.3V:1
T 51675 54050 9 8 1 0 0 0 1
+3.3V
L 51650 54000 51950 54000 3 0 0 0 -1 -1
P 51800 53800 51800 54000 1 0 0
{
T 51850 53850 5 6 0 1 0 0 1
pinnumber=1
T 51850 53850 5 6 0 0 0 0 1
pinseq=1
T 51850 53850 5 6 0 1 0 0 1
pinlabel=1
T 51850 53850 5 6 0 1 0 0 1
pintype=pwr
}
]
C 45400 53800 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 45700 53800 8 8 0 0 0 0 1
net=+3.3V:1
T 45475 54050 9 8 1 0 0 0 1
+3.3V
L 45450 54000 45750 54000 3 0 0 0 -1 -1
P 45600 53800 45600 54000 1 0 0
{
T 45650 53850 5 6 0 1 0 0 1
pinnumber=1
T 45650 53850 5 6 0 0 0 0 1
pinseq=1
T 45650 53850 5 6 0 1 0 0 1
pinlabel=1
T 45650 53850 5 6 0 1 0 0 1
pintype=pwr
}
]
C 42500 55200 1 180 1 EMBEDDEDresistor-1.sym
[
T 42500 55200 8 10 0 1 180 6 1
class=DISCRETE
T 42500 55200 8 10 0 1 180 6 1
pins=2
T 42700 54900 8 10 0 1 180 6 1
refdes=R?
L 42701 55000 42650 55100 3 0 0 0 -1 -1
P 42500 55100 42652 55100 1 0 0
{
T 42600 55050 5 8 0 1 180 6 1
pinnumber=1
T 42600 55050 5 8 0 0 180 6 1
pinseq=1
T 42600 55050 5 8 0 1 180 6 1
pinlabel=1
T 42600 55050 5 8 0 1 180 6 1
pintype=pas
}
P 43400 55100 43250 55100 1 0 0
{
T 43300 55050 5 8 0 1 180 6 1
pinnumber=2
T 43300 55050 5 8 0 0 180 6 1
pinseq=2
T 43300 55050 5 8 0 1 180 6 1
pinlabel=2
T 43300 55050 5 8 0 1 180 6 1
pintype=pas
}
L 43200 55200 43250 55100 3 0 0 0 -1 -1
L 43100 55000 43200 55200 3 0 0 0 -1 -1
T 42800 54800 5 10 0 0 180 6 1
device=RESISTOR
L 42800 55200 42700 55000 3 0 0 0 -1 -1
L 42900 55000 42800 55200 3 0 0 0 -1 -1
L 43000 55200 42900 55000 3 0 0 0 -1 -1
L 43100 55000 43000 55200 3 0 0 0 -1 -1
]
{
T 42800 54800 5 10 0 0 180 6 1
device=RESISTOR
T 42700 55200 5 10 1 1 0 6 1
refdes=R306
T 43500 55200 5 10 1 1 0 6 1
value=100
T 42500 55200 5 10 0 0 270 2 1
footprint=0805
}
C 42500 54900 1 180 1 EMBEDDEDresistor-1.sym
[
T 42500 54900 8 10 0 1 180 6 1
class=DISCRETE
T 42500 54900 8 10 0 1 180 6 1
pins=2
T 42700 54600 8 10 0 1 180 6 1
refdes=R?
L 42701 54700 42650 54800 3 0 0 0 -1 -1
P 42500 54800 42652 54800 1 0 0
{
T 42600 54750 5 8 0 1 180 6 1
pinnumber=1
T 42600 54750 5 8 0 0 180 6 1
pinseq=1
T 42600 54750 5 8 0 1 180 6 1
pinlabel=1
T 42600 54750 5 8 0 1 180 6 1
pintype=pas
}
P 43400 54800 43250 54800 1 0 0
{
T 43300 54750 5 8 0 1 180 6 1
pinnumber=2
T 43300 54750 5 8 0 0 180 6 1
pinseq=2
T 43300 54750 5 8 0 1 180 6 1
pinlabel=2
T 43300 54750 5 8 0 1 180 6 1
pintype=pas
}
L 43200 54900 43250 54800 3 0 0 0 -1 -1
L 43100 54700 43200 54900 3 0 0 0 -1 -1
T 42800 54500 5 10 0 0 180 6 1
device=RESISTOR
L 42800 54900 42700 54700 3 0 0 0 -1 -1
L 42900 54700 42800 54900 3 0 0 0 -1 -1
L 43000 54900 42900 54700 3 0 0 0 -1 -1
L 43100 54700 43000 54900 3 0 0 0 -1 -1
]
{
T 42800 54500 5 10 0 0 180 6 1
device=RESISTOR
T 42700 54900 5 10 1 1 0 6 1
refdes=R307
T 43500 54900 5 10 1 1 0 6 1
value=100
T 42500 54900 5 10 0 0 270 2 1
footprint=0805
}
C 42500 54300 1 180 1 EMBEDDEDresistor-1.sym
[
T 42500 54300 8 10 0 1 180 6 1
class=DISCRETE
T 42500 54300 8 10 0 1 180 6 1
pins=2
T 42700 54000 8 10 0 1 180 6 1
refdes=R?
L 42701 54100 42650 54200 3 0 0 0 -1 -1
P 42500 54200 42652 54200 1 0 0
{
T 42600 54150 5 8 0 1 180 6 1
pinnumber=1
T 42600 54150 5 8 0 0 180 6 1
pinseq=1
T 42600 54150 5 8 0 1 180 6 1
pinlabel=1
T 42600 54150 5 8 0 1 180 6 1
pintype=pas
}
P 43400 54200 43250 54200 1 0 0
{
T 43300 54150 5 8 0 1 180 6 1
pinnumber=2
T 43300 54150 5 8 0 0 180 6 1
pinseq=2
T 43300 54150 5 8 0 1 180 6 1
pinlabel=2
T 43300 54150 5 8 0 1 180 6 1
pintype=pas
}
L 43200 54300 43250 54200 3 0 0 0 -1 -1
L 43100 54100 43200 54300 3 0 0 0 -1 -1
T 42800 53900 5 10 0 0 180 6 1
device=RESISTOR
L 42800 54300 42700 54100 3 0 0 0 -1 -1
L 42900 54100 42800 54300 3 0 0 0 -1 -1
L 43000 54300 42900 54100 3 0 0 0 -1 -1
L 43100 54100 43000 54300 3 0 0 0 -1 -1
]
{
T 42800 53900 5 10 0 0 180 6 1
device=RESISTOR
T 42700 54300 5 10 1 1 0 6 1
refdes=R308
T 43500 54300 5 10 1 1 0 6 1
value=100
T 42500 54300 5 10 0 0 270 2 1
footprint=0805
}
N 42200 55100 42500 55100 4
N 42500 54800 42200 54800 4
N 42500 54200 42200 54200 4
N 42200 53600 45600 53600 4
N 45600 53800 45600 53600 4
C 40900 43300 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 40000 43500 5 10 0 0 90 0 1
symversion=0.1
T 39800 43500 5 10 0 0 90 0 1
numslots=0
T 39600 43500 5 10 0 0 90 0 1
description=capacitor
T 40400 43500 8 10 0 1 90 0 1
refdes=C?
T 40200 43500 5 10 0 0 90 0 1
device=CAPACITOR
L 40700 43700 40700 43500 3 0 0 0 -1 -1
L 40700 44000 40700 43800 3 0 0 0 -1 -1
L 40500 43800 40900 43800 3 0 0 0 -1 -1
L 40500 43700 40900 43700 3 0 0 0 -1 -1
P 40700 44200 40700 44000 1 0 0
{
T 40650 44050 5 8 0 1 90 0 1
pinnumber=2
T 40750 44050 5 8 0 1 90 2 1
pinseq=2
T 40700 44000 9 8 0 1 90 6 1
pinlabel=2
T 40700 44000 5 8 0 1 90 8 1
pintype=pas
}
P 40700 43300 40700 43500 1 0 0
{
T 40650 43450 5 8 0 1 90 6 1
pinnumber=1
T 40750 43450 5 8 0 1 90 8 1
pinseq=1
T 40700 43500 9 8 0 1 90 0 1
pinlabel=1
T 40700 43500 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 40200 43500 5 10 0 0 90 0 1
device=CAPACITOR
T 40500 43900 5 10 1 1 180 0 1
refdes=C302
T 40000 43500 5 10 0 0 90 0 1
symversion=0.1
T 40000 43500 5 10 1 1 0 0 1
value=0.1uf
T 40900 43300 5 10 0 0 0 0 1
footprint=0603
}
C 42700 43300 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 41800 43500 5 10 0 0 90 0 1
symversion=0.1
T 41600 43500 5 10 0 0 90 0 1
numslots=0
T 41400 43500 5 10 0 0 90 0 1
description=capacitor
T 42200 43500 8 10 0 1 90 0 1
refdes=C?
T 42000 43500 5 10 0 0 90 0 1
device=CAPACITOR
L 42500 43700 42500 43500 3 0 0 0 -1 -1
L 42500 44000 42500 43800 3 0 0 0 -1 -1
L 42300 43800 42700 43800 3 0 0 0 -1 -1
L 42300 43700 42700 43700 3 0 0 0 -1 -1
P 42500 44200 42500 44000 1 0 0
{
T 42450 44050 5 8 0 1 90 0 1
pinnumber=2
T 42550 44050 5 8 0 1 90 2 1
pinseq=2
T 42500 44000 9 8 0 1 90 6 1
pinlabel=2
T 42500 44000 5 8 0 1 90 8 1
pintype=pas
}
P 42500 43300 42500 43500 1 0 0
{
T 42450 43450 5 8 0 1 90 6 1
pinnumber=1
T 42550 43450 5 8 0 1 90 8 1
pinseq=1
T 42500 43500 9 8 0 1 90 0 1
pinlabel=1
T 42500 43500 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 42000 43500 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 43900 5 10 1 1 180 0 1
refdes=C303
T 41800 43500 5 10 0 0 90 0 1
symversion=0.1
T 41800 43500 5 10 1 1 0 0 1
value=0.1uf
T 42700 43300 5 10 0 0 0 0 1
footprint=0603
}
C 41800 43300 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 40900 43500 5 10 0 0 90 0 1
symversion=0.1
T 40700 43500 5 10 0 0 90 0 1
numslots=0
T 40500 43500 5 10 0 0 90 0 1
description=capacitor
T 41300 43500 8 10 0 1 90 0 1
refdes=C?
T 41100 43500 5 10 0 0 90 0 1
device=CAPACITOR
L 41600 43700 41600 43500 3 0 0 0 -1 -1
L 41600 44000 41600 43800 3 0 0 0 -1 -1
L 41400 43800 41800 43800 3 0 0 0 -1 -1
L 41400 43700 41800 43700 3 0 0 0 -1 -1
P 41600 44200 41600 44000 1 0 0
{
T 41550 44050 5 8 0 1 90 0 1
pinnumber=2
T 41650 44050 5 8 0 1 90 2 1
pinseq=2
T 41600 44000 9 8 0 1 90 6 1
pinlabel=2
T 41600 44000 5 8 0 1 90 8 1
pintype=pas
}
P 41600 43300 41600 43500 1 0 0
{
T 41550 43450 5 8 0 1 90 6 1
pinnumber=1
T 41650 43450 5 8 0 1 90 8 1
pinseq=1
T 41600 43500 9 8 0 1 90 0 1
pinlabel=1
T 41600 43500 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 41100 43500 5 10 0 0 90 0 1
device=CAPACITOR
T 41400 43900 5 10 1 1 180 0 1
refdes=C306
T 40900 43500 5 10 0 0 90 0 1
symversion=0.1
T 40900 43500 5 10 1 1 0 0 1
value=0.1uf
T 41800 43300 5 10 0 0 0 0 1
footprint=0603
}
C 42700 42100 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 41800 42300 5 10 0 0 90 0 1
symversion=0.1
T 41600 42300 5 10 0 0 90 0 1
numslots=0
T 41400 42300 5 10 0 0 90 0 1
description=capacitor
T 42200 42300 8 10 0 1 90 0 1
refdes=C?
T 42000 42300 5 10 0 0 90 0 1
device=CAPACITOR
L 42500 42500 42500 42300 3 0 0 0 -1 -1
L 42500 42800 42500 42600 3 0 0 0 -1 -1
L 42300 42600 42700 42600 3 0 0 0 -1 -1
L 42300 42500 42700 42500 3 0 0 0 -1 -1
P 42500 43000 42500 42800 1 0 0
{
T 42450 42850 5 8 0 1 90 0 1
pinnumber=2
T 42550 42850 5 8 0 1 90 2 1
pinseq=2
T 42500 42800 9 8 0 1 90 6 1
pinlabel=2
T 42500 42800 5 8 0 1 90 8 1
pintype=pas
}
P 42500 42100 42500 42300 1 0 0
{
T 42450 42250 5 8 0 1 90 6 1
pinnumber=1
T 42550 42250 5 8 0 1 90 8 1
pinseq=1
T 42500 42300 9 8 0 1 90 0 1
pinlabel=1
T 42500 42300 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 42000 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 42700 5 10 1 1 180 0 1
refdes=C307
T 41800 42300 5 10 0 0 90 0 1
symversion=0.1
T 41800 42300 5 10 1 1 0 0 1
value=0.1uf
T 42700 42100 5 10 0 0 0 0 1
footprint=0603
}
C 41800 42100 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 40900 42300 5 10 0 0 90 0 1
symversion=0.1
T 40700 42300 5 10 0 0 90 0 1
numslots=0
T 40500 42300 5 10 0 0 90 0 1
description=capacitor
T 41300 42300 8 10 0 1 90 0 1
refdes=C?
T 41100 42300 5 10 0 0 90 0 1
device=CAPACITOR
L 41600 42500 41600 42300 3 0 0 0 -1 -1
L 41600 42800 41600 42600 3 0 0 0 -1 -1
L 41400 42600 41800 42600 3 0 0 0 -1 -1
L 41400 42500 41800 42500 3 0 0 0 -1 -1
P 41600 43000 41600 42800 1 0 0
{
T 41550 42850 5 8 0 1 90 0 1
pinnumber=2
T 41650 42850 5 8 0 1 90 2 1
pinseq=2
T 41600 42800 9 8 0 1 90 6 1
pinlabel=2
T 41600 42800 5 8 0 1 90 8 1
pintype=pas
}
P 41600 42100 41600 42300 1 0 0
{
T 41550 42250 5 8 0 1 90 6 1
pinnumber=1
T 41650 42250 5 8 0 1 90 8 1
pinseq=1
T 41600 42300 9 8 0 1 90 0 1
pinlabel=1
T 41600 42300 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 41100 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 41400 42700 5 10 1 1 180 0 1
refdes=C308
T 40900 42300 5 10 0 0 90 0 1
symversion=0.1
T 40900 42300 5 10 1 1 0 0 1
value=0.1uf
T 41800 42100 5 10 0 0 0 0 1
footprint=0603
}
C 40900 42100 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 40000 42300 5 10 0 0 90 0 1
symversion=0.1
T 39800 42300 5 10 0 0 90 0 1
numslots=0
T 39600 42300 5 10 0 0 90 0 1
description=capacitor
T 40400 42300 8 10 0 1 90 0 1
refdes=C?
T 40200 42300 5 10 0 0 90 0 1
device=CAPACITOR
L 40700 42500 40700 42300 3 0 0 0 -1 -1
L 40700 42800 40700 42600 3 0 0 0 -1 -1
L 40500 42600 40900 42600 3 0 0 0 -1 -1
L 40500 42500 40900 42500 3 0 0 0 -1 -1
P 40700 43000 40700 42800 1 0 0
{
T 40650 42850 5 8 0 1 90 0 1
pinnumber=2
T 40750 42850 5 8 0 1 90 2 1
pinseq=2
T 40700 42800 9 8 0 1 90 6 1
pinlabel=2
T 40700 42800 5 8 0 1 90 8 1
pintype=pas
}
P 40700 42100 40700 42300 1 0 0
{
T 40650 42250 5 8 0 1 90 6 1
pinnumber=1
T 40750 42250 5 8 0 1 90 8 1
pinseq=1
T 40700 42300 9 8 0 1 90 0 1
pinlabel=1
T 40700 42300 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 40200 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 40500 42700 5 10 1 1 180 0 1
refdes=C309
T 40000 42300 5 10 0 0 90 0 1
symversion=0.1
T 40000 42300 5 10 1 1 0 0 1
value=0.1uf
T 40900 42100 5 10 0 0 0 0 1
footprint=0603
}
C 43700 42100 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 42800 42300 5 10 0 0 90 0 1
symversion=0.1
T 42600 42300 5 10 0 0 90 0 1
numslots=0
T 42400 42300 5 10 0 0 90 0 1
description=capacitor
T 43200 42300 8 10 0 1 90 0 1
refdes=C?
T 43000 42300 5 10 0 0 90 0 1
device=CAPACITOR
L 43500 42500 43500 42300 3 0 0 0 -1 -1
L 43500 42800 43500 42600 3 0 0 0 -1 -1
L 43300 42600 43700 42600 3 0 0 0 -1 -1
L 43300 42500 43700 42500 3 0 0 0 -1 -1
P 43500 43000 43500 42800 1 0 0
{
T 43450 42850 5 8 0 1 90 0 1
pinnumber=2
T 43550 42850 5 8 0 1 90 2 1
pinseq=2
T 43500 42800 9 8 0 1 90 6 1
pinlabel=2
T 43500 42800 5 8 0 1 90 8 1
pintype=pas
}
P 43500 42100 43500 42300 1 0 0
{
T 43450 42250 5 8 0 1 90 6 1
pinnumber=1
T 43550 42250 5 8 0 1 90 8 1
pinseq=1
T 43500 42300 9 8 0 1 90 0 1
pinlabel=1
T 43500 42300 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 43000 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 43300 42700 5 10 1 1 180 0 1
refdes=C310
T 42800 42300 5 10 0 0 90 0 1
symversion=0.1
T 42800 42300 5 10 1 1 0 0 1
value=0.1uf
T 43700 42100 5 10 0 0 0 0 1
footprint=0603
}
C 43700 43300 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 42800 43500 5 10 0 0 90 0 1
symversion=0.1
T 42600 43500 5 10 0 0 90 0 1
numslots=0
T 42400 43500 5 10 0 0 90 0 1
description=capacitor
T 43200 43500 8 10 0 1 90 0 1
refdes=C?
T 43000 43500 5 10 0 0 90 0 1
device=CAPACITOR
L 43500 43700 43500 43500 3 0 0 0 -1 -1
L 43500 44000 43500 43800 3 0 0 0 -1 -1
L 43300 43800 43700 43800 3 0 0 0 -1 -1
L 43300 43700 43700 43700 3 0 0 0 -1 -1
P 43500 44200 43500 44000 1 0 0
{
T 43450 44050 5 8 0 1 90 0 1
pinnumber=2
T 43550 44050 5 8 0 1 90 2 1
pinseq=2
T 43500 44000 9 8 0 1 90 6 1
pinlabel=2
T 43500 44000 5 8 0 1 90 8 1
pintype=pas
}
P 43500 43300 43500 43500 1 0 0
{
T 43450 43450 5 8 0 1 90 6 1
pinnumber=1
T 43550 43450 5 8 0 1 90 8 1
pinseq=1
T 43500 43500 9 8 0 1 90 0 1
pinlabel=1
T 43500 43500 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 43000 43500 5 10 0 0 90 0 1
device=CAPACITOR
T 43300 43900 5 10 1 1 180 0 1
refdes=C311
T 42800 43500 5 10 0 0 90 0 1
symversion=0.1
T 42800 43500 5 10 1 1 0 0 1
value=0.1uf
T 43700 43300 5 10 0 0 0 0 1
footprint=0603
}
N 40700 43000 44100 43000 4
N 40400 43300 43500 43300 4
N 40400 42100 43500 42100 4
N 40400 43300 40400 40200 4
C 40300 39900 1 0 0 EMBEDDEDgnd-1.sym
[
T 40600 39950 8 10 0 0 0 0 1
net=GND:1
L 40380 39910 40420 39910 3 0 0 0 -1 -1
L 40355 39950 40445 39950 3 0 0 0 -1 -1
L 40300 40000 40500 40000 3 0 0 0 -1 -1
P 40400 40000 40400 40200 1 0 1
{
T 40458 40061 5 4 0 1 0 0 1
pinnumber=1
T 40458 40061 5 4 0 0 0 0 1
pinseq=1
T 40458 40061 5 4 0 1 0 0 1
pinlabel=1
T 40458 40061 5 4 0 1 0 0 1
pintype=pwr
}
]
C 43900 44200 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 44200 44200 8 8 0 0 0 0 1
net=+3.3V:1
T 43975 44450 9 8 1 0 0 0 1
+3.3V
L 43950 44400 44250 44400 3 0 0 0 -1 -1
P 44100 44200 44100 44400 1 0 0
{
T 44150 44250 5 6 0 1 0 0 1
pinnumber=1
T 44150 44250 5 6 0 0 0 0 1
pinseq=1
T 44150 44250 5 6 0 1 0 0 1
pinlabel=1
T 44150 44250 5 6 0 1 0 0 1
pintype=pwr
}
]
C 40900 40800 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 40000 41000 5 10 0 0 90 0 1
symversion=0.1
T 39800 41000 5 10 0 0 90 0 1
numslots=0
T 39600 41000 5 10 0 0 90 0 1
description=capacitor
T 40400 41000 8 10 0 1 90 0 1
refdes=C?
T 40200 41000 5 10 0 0 90 0 1
device=CAPACITOR
L 40700 41200 40700 41000 3 0 0 0 -1 -1
L 40700 41500 40700 41300 3 0 0 0 -1 -1
L 40500 41300 40900 41300 3 0 0 0 -1 -1
L 40500 41200 40900 41200 3 0 0 0 -1 -1
P 40700 41700 40700 41500 1 0 0
{
T 40650 41550 5 8 0 1 90 0 1
pinnumber=2
T 40750 41550 5 8 0 1 90 2 1
pinseq=2
T 40700 41500 9 8 0 1 90 6 1
pinlabel=2
T 40700 41500 5 8 0 1 90 8 1
pintype=pas
}
P 40700 40800 40700 41000 1 0 0
{
T 40650 40950 5 8 0 1 90 6 1
pinnumber=1
T 40750 40950 5 8 0 1 90 8 1
pinseq=1
T 40700 41000 9 8 0 1 90 0 1
pinlabel=1
T 40700 41000 5 8 0 1 90 2 1
pintype=pas
}
]
{
T 40200 41000 5 10 0 0 90 0 1
device=CAPACITOR
T 40500 41400 5 10 1 1 180 0 1
refdes=C315
T 40000 41000 5 10 0 0 90 0 1
symversion=0.1
T 40000 41000 5 10 1 1 0 0 1
value=0.1uf
T 40900 40800 5 10 0 0 0 0 1
footprint=0603
}
N 40700 44200 44500 44200 4
T 54300 40400 9 10 1 0 0 0 1
Bone JTAG Programmer/Debugger
T 54400 39800 9 10 1 0 0 0 1
3
T 55900 39800 9 10 1 0 0 0 1
4
T 58100 40100 9 10 1 0 0 0 1
0.0.2
C 51800 44200 1 270 0 EMBEDDEDoutput-1.sym
[
P 51900 44200 51900 44000 1 0 0
{
T 51850 43950 5 6 0 1 270 0 1
pinnumber=1
T 51850 43950 5 6 0 0 270 0 1
pinseq=1
}
L 52000 44000 51800 44000 3 0 0 0 -1 -1
L 52000 44000 52000 43500 3 0 0 0 -1 -1
L 52000 43500 51900 43400 3 0 0 0 -1 -1
L 51900 43400 51800 43500 3 0 0 0 -1 -1
L 51800 43500 51800 44000 3 0 0 0 -1 -1
T 52100 44100 5 10 0 0 270 0 1
device=OUTPUT
]
{
T 52100 44100 5 10 0 0 270 0 1
device=OUTPUT
T 52000 42500 5 10 1 1 90 0 1
value=PRU1_13
T 51800 44200 5 10 0 1 90 0 1
net=FPGA_CLK50:1
}
C 54300 50400 1 0 0 EMBEDDEDoutput-1.sym
[
L 55000 50400 54500 50400 3 0 0 0 -1 -1
L 55100 50500 55000 50400 3 0 0 0 -1 -1
L 55000 50600 55100 50500 3 0 0 0 -1 -1
L 54500 50600 55000 50600 3 0 0 0 -1 -1
L 54500 50600 54500 50400 3 0 0 0 -1 -1
P 54300 50500 54500 50500 1 0 0
{
T 54550 50450 5 6 0 0 0 0 1
pinseq=1
T 54550 50450 5 6 0 1 0 0 1
pinnumber=1
}
T 54400 50700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 54400 50700 5 10 0 0 0 0 1
device=OUTPUT
T 55100 50400 5 10 1 1 0 0 1
value=PRU1_3
T 54300 50400 5 10 0 1 180 0 1
net=JC0:1
}
C 50200 52800 1 270 1 EMBEDDEDoutput-1.sym
[
L 50200 53500 50200 53000 3 0 0 0 -1 -1
L 50300 53600 50200 53500 3 0 0 0 -1 -1
L 50400 53500 50300 53600 3 0 0 0 -1 -1
L 50400 53000 50400 53500 3 0 0 0 -1 -1
L 50400 53000 50200 53000 3 0 0 0 -1 -1
P 50300 52800 50300 53000 1 0 0
{
T 50250 53050 5 6 0 0 270 6 1
pinseq=1
T 50250 53050 5 6 0 1 270 6 1
pinnumber=1
}
T 50500 52900 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 50500 52900 5 10 0 0 270 6 1
device=OUTPUT
T 50200 53700 5 10 1 1 270 6 1
value=PRU1_1
T 50200 52800 5 10 0 1 90 6 1
net=JB7:1
}
C 54300 45900 1 0 0 EMBEDDEDoutput-1.sym
[
L 55000 45900 54500 45900 3 0 0 0 -1 -1
L 55100 46000 55000 45900 3 0 0 0 -1 -1
L 55000 46100 55100 46000 3 0 0 0 -1 -1
L 54500 46100 55000 46100 3 0 0 0 -1 -1
L 54500 46100 54500 45900 3 0 0 0 -1 -1
P 54300 46000 54500 46000 1 0 0
{
T 54550 45950 5 6 0 0 0 0 1
pinseq=1
T 54550 45950 5 6 0 1 0 0 1
pinnumber=1
}
T 54400 46200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 54400 46200 5 10 0 0 0 0 1
device=OUTPUT
T 55100 45900 5 10 1 1 0 0 1
value=Target_TDI
T 54300 45900 5 10 0 1 180 0 1
net=JC7:1
}
C 49700 52800 1 270 1 EMBEDDEDoutput-1.sym
[
P 49800 52800 49800 53000 1 0 0
{
T 49750 53050 5 6 0 0 270 6 1
pinseq=1
T 49750 53050 5 6 0 1 270 6 1
pinnumber=1
}
L 49900 53000 49700 53000 3 0 0 0 -1 -1
L 49900 53000 49900 53500 3 0 0 0 -1 -1
L 49900 53500 49800 53600 3 0 0 0 -1 -1
L 49800 53600 49700 53500 3 0 0 0 -1 -1
L 49700 53500 49700 53000 3 0 0 0 -1 -1
T 50000 52900 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 50000 52900 5 10 0 0 270 6 1
device=OUTPUT
T 49700 53700 5 10 1 1 270 6 1
value=PRU1_0
T 49700 52800 5 10 0 1 90 6 1
net=JB6:1
}
C 50700 52800 1 270 1 EMBEDDEDoutput-1.sym
[
P 50800 52800 50800 53000 1 0 0
{
T 50750 53050 5 6 0 0 270 6 1
pinseq=1
T 50750 53050 5 6 0 1 270 6 1
pinnumber=1
}
L 50900 53000 50700 53000 3 0 0 0 -1 -1
L 50900 53000 50900 53500 3 0 0 0 -1 -1
L 50900 53500 50800 53600 3 0 0 0 -1 -1
L 50800 53600 50700 53500 3 0 0 0 -1 -1
L 50700 53500 50700 53000 3 0 0 0 -1 -1
T 51000 52900 5 10 0 0 270 6 1
device=OUTPUT
]
{
T 51000 52900 5 10 0 0 270 6 1
device=OUTPUT
T 50700 53700 5 10 1 1 270 6 1
value=PRU1_2
T 50700 52800 5 10 0 1 90 6 1
net=JB3:1
}
C 54300 49400 1 0 0 EMBEDDEDoutput-1.sym
[
L 55000 49400 54500 49400 3 0 0 0 -1 -1
L 55100 49500 55000 49400 3 0 0 0 -1 -1
L 55000 49600 55100 49500 3 0 0 0 -1 -1
L 54500 49600 55000 49600 3 0 0 0 -1 -1
L 54500 49600 54500 49400 3 0 0 0 -1 -1
P 54300 49500 54500 49500 1 0 0
{
T 54550 49450 5 6 0 1 0 0 1
pinnumber=1
T 54550 49450 5 6 0 0 0 0 1
pinseq=1
}
T 54400 49700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 54400 49700 5 10 0 0 0 0 1
device=OUTPUT
T 55100 49400 5 10 1 1 0 0 1
value=PRU1_5
T 54300 49400 5 10 0 1 180 0 1
net=JC4:1
}
C 54300 48900 1 0 0 EMBEDDEDoutput-1.sym
[
L 55000 48900 54500 48900 3 0 0 0 -1 -1
L 55100 49000 55000 48900 3 0 0 0 -1 -1
L 55000 49100 55100 49000 3 0 0 0 -1 -1
L 54500 49100 55000 49100 3 0 0 0 -1 -1
L 54500 49100 54500 48900 3 0 0 0 -1 -1
P 54300 49000 54500 49000 1 0 0
{
T 54550 48950 5 6 0 1 0 0 1
pinnumber=1
T 54550 48950 5 6 0 0 0 0 1
pinseq=1
}
T 54400 49200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 54400 49200 5 10 0 0 0 0 1
device=OUTPUT
T 55100 48900 5 10 1 1 0 0 1
value=PRU1_6
T 54300 48900 5 10 0 1 180 0 1
net=JC1:1
}
C 54300 48400 1 0 0 EMBEDDEDoutput-1.sym
[
L 55000 48400 54500 48400 3 0 0 0 -1 -1
L 55100 48500 55000 48400 3 0 0 0 -1 -1
L 55000 48600 55100 48500 3 0 0 0 -1 -1
L 54500 48600 55000 48600 3 0 0 0 -1 -1
L 54500 48600 54500 48400 3 0 0 0 -1 -1
P 54300 48500 54500 48500 1 0 0
{
T 54550 48450 5 6 0 1 0 0 1
pinnumber=1
T 54550 48450 5 6 0 0 0 0 1
pinseq=1
}
T 54400 48700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 54400 48700 5 10 0 0 0 0 1
device=OUTPUT
T 55100 48400 5 10 1 1 0 0 1
value=PRU1_7
T 54300 48400 5 10 0 1 180 0 1
net=JC5:1
}
C 52400 52800 1 90 0 EMBEDDEDoutput-1.sym
[
P 52300 52800 52300 53000 1 0 0
{
T 52350 53050 5 6 0 0 90 0 1
pinseq=1
T 52350 53050 5 6 0 1 90 0 1
pinnumber=1
}
L 52200 53000 52400 53000 3 0 0 0 -1 -1
L 52200 53000 52200 53500 3 0 0 0 -1 -1
L 52200 53500 52300 53600 3 0 0 0 -1 -1
L 52300 53600 52400 53500 3 0 0 0 -1 -1
L 52400 53500 52400 53000 3 0 0 0 -1 -1
T 52100 52900 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 52100 52900 5 10 0 0 90 0 1
device=OUTPUT
T 52200 54300 5 10 1 1 270 0 1
value=unused
T 52400 52800 5 10 0 1 270 0 1
net=JC2:1
}
C 51400 52800 1 90 0 EMBEDDEDoutput-1.sym
[
P 51300 52800 51300 53000 1 0 0
{
T 51350 53050 5 6 0 0 90 0 1
pinseq=1
T 51350 53050 5 6 0 1 90 0 1
pinnumber=1
}
L 51200 53000 51400 53000 3 0 0 0 -1 -1
L 51200 53000 51200 53500 3 0 0 0 -1 -1
L 51200 53500 51300 53600 3 0 0 0 -1 -1
L 51300 53600 51400 53500 3 0 0 0 -1 -1
L 51400 53500 51400 53000 3 0 0 0 -1 -1
T 51100 52900 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 51100 52900 5 10 0 0 90 0 1
device=OUTPUT
T 51200 54300 5 10 1 1 270 0 1
value=unused
T 51400 52800 5 10 0 1 270 0 1
net=JC3:1
}
C 47900 52800 1 90 0 EMBEDDEDoutput-1.sym
[
L 47900 53500 47900 53000 3 0 0 0 -1 -1
L 47800 53600 47900 53500 3 0 0 0 -1 -1
L 47700 53500 47800 53600 3 0 0 0 -1 -1
L 47700 53000 47700 53500 3 0 0 0 -1 -1
L 47700 53000 47900 53000 3 0 0 0 -1 -1
P 47800 52800 47800 53000 1 0 0
{
T 47850 53050 5 6 0 1 90 0 1
pinnumber=1
T 47850 53050 5 6 0 0 90 0 1
pinseq=1
}
T 47600 52900 5 10 0 0 90 0 1
device=OUTPUT
]
{
T 47600 52900 5 10 0 0 90 0 1
device=OUTPUT
T 47700 54300 5 10 1 1 270 0 1
value=unused
T 47900 52800 5 10 0 1 270 0 1
net=JC6:1
}
N 44100 44200 44100 41700 4
C 41800 40800 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 41600 41200 41600 41000 3 0 0 0 -1 -1
L 41600 41500 41600 41300 3 0 0 0 -1 -1
L 41400 41300 41800 41300 3 0 0 0 -1 -1
L 41400 41200 41800 41200 3 0 0 0 -1 -1
P 41600 41700 41600 41500 1 0 0
{
T 41550 41550 5 8 0 1 90 0 1
pinnumber=2
T 41650 41550 5 8 0 1 90 2 1
pinseq=2
T 41600 41500 9 8 0 1 90 6 1
pinlabel=2
T 41600 41500 5 8 0 1 90 8 1
pintype=pas
}
P 41600 40800 41600 41000 1 0 0
{
T 41550 40950 5 8 0 1 90 6 1
pinnumber=1
T 41650 40950 5 8 0 1 90 8 1
pinseq=1
T 41600 41000 9 8 0 1 90 0 1
pinlabel=1
T 41600 41000 5 8 0 1 90 2 1
pintype=pas
}
T 40900 41000 5 10 0 0 90 0 1
symversion=0.1
T 40700 41000 5 10 0 0 90 0 1
numslots=0
T 40500 41000 5 10 0 0 90 0 1
description=capacitor
T 41300 41000 8 10 0 1 90 0 1
refdes=C?
T 41100 41000 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 41100 41000 5 10 0 0 90 0 1
device=CAPACITOR
T 41400 41400 5 10 1 1 180 0 1
refdes=C316
T 40900 41000 5 10 0 0 90 0 1
symversion=0.1
T 40900 41000 5 10 1 1 0 0 1
value=0.1uf
T 41800 40800 5 10 0 0 0 0 1
footprint=0603
}
N 40700 41700 44100 41700 4
N 41600 40800 40400 40800 4
C 49800 44000 1 0 0 EMBEDDEDgnd-1.sym
[
T 50100 44050 8 10 0 0 0 0 1
net=GND:1
L 49880 44010 49920 44010 3 0 0 0 -1 -1
L 49855 44050 49945 44050 3 0 0 0 -1 -1
L 49800 44100 50000 44100 3 0 0 0 -1 -1
P 49900 44100 49900 44300 1 0 1
{
T 49958 44161 5 4 0 1 0 0 1
pinnumber=1
T 49958 44161 5 4 0 0 0 0 1
pinseq=1
T 49958 44161 5 4 0 1 0 0 1
pinlabel=1
T 49958 44161 5 4 0 1 0 0 1
pintype=pwr
}
]
C 52500 44200 1 90 1 EMBEDDEDoutput-1.sym
[
P 52400 44200 52400 44000 1 0 0
{
T 52450 43950 5 6 0 0 90 6 1
pinseq=1
T 52450 43950 5 6 0 1 90 6 1
pinnumber=1
}
L 52300 44000 52500 44000 3 0 0 0 -1 -1
L 52300 44000 52300 43500 3 0 0 0 -1 -1
L 52300 43500 52400 43400 3 0 0 0 -1 -1
L 52400 43400 52500 43500 3 0 0 0 -1 -1
L 52500 43500 52500 44000 3 0 0 0 -1 -1
T 52200 44100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 52200 44100 5 10 0 0 90 6 1
device=OUTPUT
T 52500 43300 5 10 1 1 90 6 1
value=PRU1_12
T 52500 44200 5 10 0 1 270 6 1
net=CLKOUT2:1
}
C 54300 47900 1 0 0 EMBEDDEDoutput-1.sym
[
P 54300 48000 54500 48000 1 0 0
{
T 54550 47950 5 6 0 0 0 0 1
pinseq=1
T 54550 47950 5 6 0 1 0 0 1
pinnumber=1
}
L 54500 48100 54500 47900 3 0 0 0 -1 -1
L 54500 48100 55000 48100 3 0 0 0 -1 -1
L 55000 48100 55100 48000 3 0 0 0 -1 -1
L 55100 48000 55000 47900 3 0 0 0 -1 -1
L 55000 47900 54500 47900 3 0 0 0 -1 -1
T 54400 48200 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 54400 48200 5 10 0 0 0 0 1
device=OUTPUT
T 55100 47900 5 10 1 1 0 0 1
value=Target_TMS
T 54300 47900 5 10 0 1 180 0 1
net=SPI0_SCLK:1
}
C 50500 44200 1 90 1 EMBEDDEDoutput-1.sym
[
P 50400 44200 50400 44000 1 0 0
{
T 50450 43950 5 6 0 1 90 6 1
pinnumber=1
T 50450 43950 5 6 0 0 90 6 1
pinseq=1
}
L 50300 44000 50500 44000 3 0 0 0 -1 -1
L 50300 44000 50300 43500 3 0 0 0 -1 -1
L 50300 43500 50400 43400 3 0 0 0 -1 -1
L 50400 43400 50500 43500 3 0 0 0 -1 -1
L 50500 43500 50500 44000 3 0 0 0 -1 -1
T 50200 44100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 50200 44100 5 10 0 0 90 6 1
device=OUTPUT
T 50500 43300 5 10 1 1 90 6 1
value=VCCINT
T 50500 44200 5 10 0 1 270 6 1
net=VCCINT:1
}
C 47400 52800 1 90 0 EMBEDDEDoutput-1.sym
[
T 47100 52900 5 10 0 0 90 0 1
device=OUTPUT
P 47300 52800 47300 53000 1 0 0
{
T 47350 53050 5 6 0 0 90 0 1
pinseq=1
T 47350 53050 5 6 0 1 90 0 1
pinnumber=1
}
L 47200 53000 47400 53000 3 0 0 0 -1 -1
L 47200 53000 47200 53500 3 0 0 0 -1 -1
L 47200 53500 47300 53600 3 0 0 0 -1 -1
L 47300 53600 47400 53500 3 0 0 0 -1 -1
L 47400 53500 47400 53000 3 0 0 0 -1 -1
]
{
T 47100 52900 5 10 0 0 90 0 1
device=OUTPUT
T 47200 54300 5 10 1 1 270 0 1
value=unused
T 47400 52800 5 10 0 1 270 0 1
net=GPMC_BE1N:1
}
C 51500 44200 1 90 1 EMBEDDEDoutput-1.sym
[
L 51500 43500 51500 44000 3 0 0 0 -1 -1
L 51400 43400 51500 43500 3 0 0 0 -1 -1
L 51300 43500 51400 43400 3 0 0 0 -1 -1
L 51300 44000 51300 43500 3 0 0 0 -1 -1
L 51300 44000 51500 44000 3 0 0 0 -1 -1
P 51400 44200 51400 44000 1 0 0
{
T 51450 43950 5 6 0 1 90 6 1
pinnumber=1
T 51450 43950 5 6 0 0 90 6 1
pinseq=1
}
T 51200 44100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 51200 44100 5 10 0 0 90 6 1
device=OUTPUT
T 51500 43300 5 10 1 1 90 6 1
value=PRU1_16
T 51500 44200 5 10 0 1 270 6 1
net=GPMC_CLK:1
}
C 49000 44200 1 90 1 EMBEDDEDoutput-1.sym
[
L 49000 43500 49000 44000 3 0 0 0 -1 -1
L 48900 43400 49000 43500 3 0 0 0 -1 -1
L 48800 43500 48900 43400 3 0 0 0 -1 -1
L 48800 44000 48800 43500 3 0 0 0 -1 -1
L 48800 44000 49000 44000 3 0 0 0 -1 -1
P 48900 44200 48900 44000 1 0 0
{
T 48950 43950 5 6 0 0 90 6 1
pinseq=1
T 48950 43950 5 6 0 1 90 6 1
pinnumber=1
}
T 48700 44100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 48700 44100 5 10 0 0 90 6 1
device=OUTPUT
T 49000 43300 5 10 1 1 90 6 1
value=VCCINT
T 49000 44200 5 10 0 1 270 6 1
net=GPMC_WEN:1
}
C 49500 44200 1 90 1 EMBEDDEDoutput-1.sym
[
P 49400 44200 49400 44000 1 0 0
{
T 49450 43950 5 6 0 0 90 6 1
pinseq=1
T 49450 43950 5 6 0 1 90 6 1
pinnumber=1
}
L 49300 44000 49500 44000 3 0 0 0 -1 -1
L 49300 44000 49300 43500 3 0 0 0 -1 -1
L 49300 43500 49400 43400 3 0 0 0 -1 -1
L 49400 43400 49500 43500 3 0 0 0 -1 -1
L 49500 43500 49500 44000 3 0 0 0 -1 -1
T 49200 44100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 49200 44100 5 10 0 0 90 6 1
device=OUTPUT
T 49500 43300 5 10 1 1 90 6 1
value=PRU0_16
T 49500 44200 5 10 0 1 270 6 1
net=GPMC_BE0N_CLE:1
}
C 48000 44200 1 90 1 EMBEDDEDoutput-1.sym
[
L 48000 43500 48000 44000 3 0 0 0 -1 -1
L 47900 43400 48000 43500 3 0 0 0 -1 -1
L 47800 43500 47900 43400 3 0 0 0 -1 -1
L 47800 44000 47800 43500 3 0 0 0 -1 -1
L 47800 44000 48000 44000 3 0 0 0 -1 -1
P 47900 44200 47900 44000 1 0 0
{
T 47950 43950 5 6 0 0 90 6 1
pinseq=1
T 47950 43950 5 6 0 1 90 6 1
pinnumber=1
}
T 47700 44100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 47700 44100 5 10 0 0 90 6 1
device=OUTPUT
T 48000 43300 5 10 1 1 90 6 1
value=PRU0_14
T 48000 44200 5 10 0 1 270 6 1
net=GPMC_AD12:1
}
C 48500 44200 1 90 1 EMBEDDEDoutput-1.sym
[
L 48500 43500 48500 44000 3 0 0 0 -1 -1
L 48400 43400 48500 43500 3 0 0 0 -1 -1
L 48300 43500 48400 43400 3 0 0 0 -1 -1
L 48300 44000 48300 43500 3 0 0 0 -1 -1
L 48300 44000 48500 44000 3 0 0 0 -1 -1
P 48400 44200 48400 44000 1 0 0
{
T 48450 43950 5 6 0 1 90 6 1
pinnumber=1
T 48450 43950 5 6 0 0 90 6 1
pinseq=1
}
T 48200 44100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 48200 44100 5 10 0 0 90 6 1
device=OUTPUT
T 48500 43300 5 10 1 1 90 6 1
value=PRU0_15
T 48500 44200 5 10 0 1 270 6 1
net=GPMC_AD13:1
}
C 47500 44200 1 90 1 EMBEDDEDoutput-1.sym
[
L 47500 43500 47500 44000 3 0 0 0 -1 -1
L 47400 43400 47500 43500 3 0 0 0 -1 -1
L 47300 43500 47400 43400 3 0 0 0 -1 -1
L 47300 44000 47300 43500 3 0 0 0 -1 -1
L 47300 44000 47500 44000 3 0 0 0 -1 -1
P 47400 44200 47400 44000 1 0 0
{
T 47450 43950 5 6 0 1 90 6 1
pinnumber=1
T 47450 43950 5 6 0 0 90 6 1
pinseq=1
}
T 47200 44100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 47200 44100 5 10 0 0 90 6 1
device=OUTPUT
T 47500 43300 5 10 1 1 90 6 1
value=unused
T 47500 44200 5 10 0 1 270 6 1
net=GPMC_AD9:1
}
C 51000 44200 1 90 1 EMBEDDEDoutput-1.sym
[
L 51000 43500 51000 44000 3 0 0 0 -1 -1
L 50900 43400 51000 43500 3 0 0 0 -1 -1
L 50800 43500 50900 43400 3 0 0 0 -1 -1
L 50800 44000 50800 43500 3 0 0 0 -1 -1
L 50800 44000 51000 44000 3 0 0 0 -1 -1
P 50900 44200 50900 44000 1 0 0
{
T 50950 43950 5 6 0 0 90 6 1
pinseq=1
T 50950 43950 5 6 0 1 90 6 1
pinnumber=1
}
T 50700 44100 5 10 0 0 90 6 1
device=OUTPUT
]
{
T 50700 44100 5 10 0 0 90 6 1
device=OUTPUT
T 51000 43300 5 10 1 1 90 6 1
value=unused
T 51000 44200 5 10 0 1 270 6 1
net=GPMC_AD6:1
}
C 54300 50900 1 0 0 EMBEDDEDoutput-1.sym
[
T 54400 51200 5 10 0 0 0 0 1
device=OUTPUT
P 54300 51000 54500 51000 1 0 0
{
T 54550 50950 5 6 0 1 0 0 1
pinnumber=1
T 54550 50950 5 6 0 0 0 0 1
pinseq=1
}
L 54500 51100 54500 50900 3 0 0 0 -1 -1
L 54500 51100 55000 51100 3 0 0 0 -1 -1
L 55000 51100 55100 51000 3 0 0 0 -1 -1
L 55100 51000 55000 50900 3 0 0 0 -1 -1
L 55000 50900 54500 50900 3 0 0 0 -1 -1
]
{
T 54400 51200 5 10 0 0 0 0 1
device=OUTPUT
T 55100 50900 5 10 1 1 0 0 1
value=Target_Trst
T 54300 50900 5 10 0 1 180 0 1
net=SPI0_D0:1
}
C 54300 49900 1 0 0 EMBEDDEDoutput-1.sym
[
T 54400 50200 5 10 0 0 0 0 1
device=OUTPUT
P 54300 50000 54500 50000 1 0 0
{
T 54550 49950 5 6 0 1 0 0 1
pinnumber=1
T 54550 49950 5 6 0 0 0 0 1
pinseq=1
}
L 54500 50100 54500 49900 3 0 0 0 -1 -1
L 54500 50100 55000 50100 3 0 0 0 -1 -1
L 55000 50100 55100 50000 3 0 0 0 -1 -1
L 55100 50000 55000 49900 3 0 0 0 -1 -1
L 55000 49900 54500 49900 3 0 0 0 -1 -1
]
{
T 54400 50200 5 10 0 0 0 0 1
device=OUTPUT
T 55100 49900 5 10 1 1 0 0 1
value=PRU1_4
T 54300 49900 5 10 0 1 180 0 1
net=SPI0_D1:1
}
C 49200 52800 1 270 1 EMBEDDEDoutput-1.sym
[
T 49500 52900 5 10 0 0 270 6 1
device=OUTPUT
L 49200 53500 49200 53000 3 0 0 0 -1 -1
L 49300 53600 49200 53500 3 0 0 0 -1 -1
L 49400 53500 49300 53600 3 0 0 0 -1 -1
L 49400 53000 49400 53500 3 0 0 0 -1 -1
L 49400 53000 49200 53000 3 0 0 0 -1 -1
P 49300 52800 49300 53000 1 0 0
{
T 49250 53050 5 6 0 1 270 6 1
pinnumber=1
T 49250 53050 5 6 0 0 270 6 1
pinseq=1
}
]
{
T 49500 52900 5 10 0 0 270 6 1
device=OUTPUT
T 49200 53700 5 10 1 1 270 6 1
value=PRU0_0
T 49200 52800 5 10 0 1 90 6 1
net=GPMC_AD12:1
}
C 48700 52800 1 270 1 EMBEDDEDoutput-1.sym
[
T 49000 52900 5 10 0 0 270 6 1
device=OUTPUT
L 48700 53500 48700 53000 3 0 0 0 -1 -1
L 48800 53600 48700 53500 3 0 0 0 -1 -1
L 48900 53500 48800 53600 3 0 0 0 -1 -1
L 48900 53000 48900 53500 3 0 0 0 -1 -1
L 48900 53000 48700 53000 3 0 0 0 -1 -1
P 48800 52800 48800 53000 1 0 0
{
T 48750 53050 5 6 0 1 270 6 1
pinnumber=1
T 48750 53050 5 6 0 0 270 6 1
pinseq=1
}
]
{
T 49000 52900 5 10 0 0 270 6 1
device=OUTPUT
T 48700 53700 5 10 1 1 270 6 1
value=PRU0_1
T 48700 52800 5 10 0 1 90 6 1
net=GPMC_AD12:1
}
C 48200 52800 1 270 1 EMBEDDEDoutput-1.sym
[
T 48500 52900 5 10 0 0 270 6 1
device=OUTPUT
L 48200 53500 48200 53000 3 0 0 0 -1 -1
L 48300 53600 48200 53500 3 0 0 0 -1 -1
L 48400 53500 48300 53600 3 0 0 0 -1 -1
L 48400 53000 48400 53500 3 0 0 0 -1 -1
L 48400 53000 48200 53000 3 0 0 0 -1 -1
P 48300 52800 48300 53000 1 0 0
{
T 48250 53050 5 6 0 1 270 6 1
pinnumber=1
T 48250 53050 5 6 0 0 270 6 1
pinseq=1
}
]
{
T 48500 52900 5 10 0 0 270 6 1
device=OUTPUT
T 48200 53700 5 10 1 1 270 6 1
value=PRU0_2
T 48200 52800 5 10 0 1 90 6 1
net=GPMC_AD12:1
}
C 45200 49900 1 0 1 EMBEDDEDoutput-1.sym
[
T 45100 50200 5 10 0 0 0 6 1
device=OUTPUT
L 44500 49900 45000 49900 3 0 0 0 -1 -1
L 44400 50000 44500 49900 3 0 0 0 -1 -1
L 44500 50100 44400 50000 3 0 0 0 -1 -1
L 45000 50100 44500 50100 3 0 0 0 -1 -1
L 45000 50100 45000 49900 3 0 0 0 -1 -1
P 45200 50000 45000 50000 1 0 0
{
T 44950 49950 5 6 0 1 0 6 1
pinnumber=1
T 44950 49950 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 45100 50200 5 10 0 0 0 6 1
device=OUTPUT
T 44300 49900 5 10 1 1 0 6 1
value=PRU0_3
T 45200 49900 5 10 0 1 180 6 1
net=GPMC_AD12:1
}
C 45200 48900 1 0 1 EMBEDDEDoutput-1.sym
[
T 45100 49200 5 10 0 0 0 6 1
device=OUTPUT
L 44500 48900 45000 48900 3 0 0 0 -1 -1
L 44400 49000 44500 48900 3 0 0 0 -1 -1
L 44500 49100 44400 49000 3 0 0 0 -1 -1
L 45000 49100 44500 49100 3 0 0 0 -1 -1
L 45000 49100 45000 48900 3 0 0 0 -1 -1
P 45200 49000 45000 49000 1 0 0
{
T 44950 48950 5 6 0 1 0 6 1
pinnumber=1
T 44950 48950 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 45100 49200 5 10 0 0 0 6 1
device=OUTPUT
T 44300 48900 5 10 1 1 0 6 1
value=PRU0_5
T 45200 48900 5 10 0 1 180 6 1
net=GPMC_AD12:1
}
C 45200 48100 1 180 0 EMBEDDEDoutput-1.sym
[
T 45100 47800 5 10 0 0 180 0 1
device=OUTPUT
P 45200 48000 45000 48000 1 0 0
{
T 44950 48050 5 6 0 1 180 0 1
pinnumber=1
T 44950 48050 5 6 0 0 180 0 1
pinseq=1
}
L 45000 47900 45000 48100 3 0 0 0 -1 -1
L 45000 47900 44500 47900 3 0 0 0 -1 -1
L 44500 47900 44400 48000 3 0 0 0 -1 -1
L 44400 48000 44500 48100 3 0 0 0 -1 -1
L 44500 48100 45000 48100 3 0 0 0 -1 -1
]
{
T 45100 47800 5 10 0 0 180 0 1
device=OUTPUT
T 43600 47900 5 10 1 1 0 0 1
value=PRU0_7
T 45200 48100 5 10 0 1 0 0 1
net=JB6:1
}
C 45200 47600 1 180 0 EMBEDDEDoutput-1.sym
[
T 45100 47300 5 10 0 0 180 0 1
device=OUTPUT
P 45200 47500 45000 47500 1 0 0
{
T 44950 47550 5 6 0 1 180 0 1
pinnumber=1
T 44950 47550 5 6 0 0 180 0 1
pinseq=1
}
L 45000 47400 45000 47600 3 0 0 0 -1 -1
L 45000 47400 44500 47400 3 0 0 0 -1 -1
L 44500 47400 44400 47500 3 0 0 0 -1 -1
L 44400 47500 44500 47600 3 0 0 0 -1 -1
L 44500 47600 45000 47600 3 0 0 0 -1 -1
]
{
T 45100 47300 5 10 0 0 180 0 1
device=OUTPUT
T 43600 47400 5 10 1 1 0 0 1
value=PRU0_8
T 45200 47600 5 10 0 1 0 0 1
net=JB6:1
}
C 45200 48600 1 180 0 EMBEDDEDoutput-1.sym
[
T 45100 48300 5 10 0 0 180 0 1
device=OUTPUT
P 45200 48500 45000 48500 1 0 0
{
T 44950 48550 5 6 0 1 180 0 1
pinnumber=1
T 44950 48550 5 6 0 0 180 0 1
pinseq=1
}
L 45000 48400 45000 48600 3 0 0 0 -1 -1
L 45000 48400 44500 48400 3 0 0 0 -1 -1
L 44500 48400 44400 48500 3 0 0 0 -1 -1
L 44400 48500 44500 48600 3 0 0 0 -1 -1
L 44500 48600 45000 48600 3 0 0 0 -1 -1
]
{
T 45100 48300 5 10 0 0 180 0 1
device=OUTPUT
T 43600 48400 5 10 1 1 0 0 1
value=PRU0_6
T 45200 48600 5 10 0 1 0 0 1
net=JB6:1
}
C 45200 46600 1 180 0 EMBEDDEDoutput-1.sym
[
T 45100 46300 5 10 0 0 180 0 1
device=OUTPUT
P 45200 46500 45000 46500 1 0 0
{
T 44950 46550 5 6 0 1 180 0 1
pinnumber=1
T 44950 46550 5 6 0 0 180 0 1
pinseq=1
}
L 45000 46400 45000 46600 3 0 0 0 -1 -1
L 45000 46400 44500 46400 3 0 0 0 -1 -1
L 44500 46400 44400 46500 3 0 0 0 -1 -1
L 44400 46500 44500 46600 3 0 0 0 -1 -1
L 44500 46600 45000 46600 3 0 0 0 -1 -1
]
{
T 45100 46300 5 10 0 0 180 0 1
device=OUTPUT
T 43500 46400 5 10 1 1 0 0 1
value=GPIO1_16
T 45200 46600 5 10 0 1 0 0 1
net=JB6:1
}
C 45200 47100 1 180 0 EMBEDDEDoutput-1.sym
[
T 45100 46800 5 10 0 0 180 0 1
device=OUTPUT
P 45200 47000 45000 47000 1 0 0
{
T 44950 47050 5 6 0 1 180 0 1
pinnumber=1
T 44950 47050 5 6 0 0 180 0 1
pinseq=1
}
L 45000 46900 45000 47100 3 0 0 0 -1 -1
L 45000 46900 44500 46900 3 0 0 0 -1 -1
L 44500 46900 44400 47000 3 0 0 0 -1 -1
L 44400 47000 44500 47100 3 0 0 0 -1 -1
L 44500 47100 45000 47100 3 0 0 0 -1 -1
]
{
T 45100 46800 5 10 0 0 180 0 1
device=OUTPUT
T 43500 46900 5 10 1 1 0 0 1
value=GPIO1_15
T 45200 47100 5 10 0 1 0 0 1
net=JB6:1
}
C 45200 46100 1 180 0 EMBEDDEDoutput-1.sym
[
T 45100 45800 5 10 0 0 180 0 1
device=OUTPUT
P 45200 46000 45000 46000 1 0 0
{
T 44950 46050 5 6 0 1 180 0 1
pinnumber=1
T 44950 46050 5 6 0 0 180 0 1
pinseq=1
}
L 45000 45900 45000 46100 3 0 0 0 -1 -1
L 45000 45900 44500 45900 3 0 0 0 -1 -1
L 44500 45900 44400 46000 3 0 0 0 -1 -1
L 44400 46000 44500 46100 3 0 0 0 -1 -1
L 44500 46100 45000 46100 3 0 0 0 -1 -1
]
{
T 45100 45800 5 10 0 0 180 0 1
device=OUTPUT
T 43600 45900 5 10 1 1 0 0 1
value=GPIO1_17
T 45200 46100 5 10 0 1 0 0 1
net=JB6:1
}
N 43500 49500 45800 49500 4
N 45200 50000 45800 50000 4
N 45200 49000 45800 49000 4
N 45200 48500 45800 48500 4
N 45200 48000 45800 48000 4
N 45200 47500 45800 47500 4
N 45200 47000 45800 47000 4
N 45200 46500 45800 46500 4
N 45200 46000 45800 46000 4
N 48300 52800 48300 52300 4
N 48800 52800 48800 52300 4
N 49300 52800 49300 52300 4
N 51800 52300 51800 53800 4
N 49800 52800 49800 52300 4
N 50300 52800 50300 52300 4
N 50800 52800 50800 52300 4
N 53800 50500 54300 50500 4
N 53800 50000 54300 50000 4
N 53800 49500 54300 49500 4
N 53800 49000 54300 49000 4
N 53800 48500 54300 48500 4
N 54300 46500 53800 46500 4
C 56400 46700 1 0 0 EMBEDDEDgnd-1.sym
[
T 56700 46750 8 10 0 0 0 0 1
net=GND:1
L 56480 46710 56520 46710 3 0 0 0 -1 -1
L 56455 46750 56545 46750 3 0 0 0 -1 -1
L 56400 46800 56600 46800 3 0 0 0 -1 -1
P 56500 46800 56500 47000 1 0 1
{
T 56558 46861 5 4 0 1 0 0 1
pintype=pwr
T 56558 46861 5 4 0 1 0 0 1
pinlabel=1
T 56558 46861 5 4 0 0 0 0 1
pinseq=1
T 56558 46861 5 4 0 1 0 0 1
pinnumber=1
}
]
N 53800 47000 56500 47000 4
N 49900 44300 49900 44700 4
N 56500 47500 53800 47500 4
C 45200 50400 1 0 1 EMBEDDEDoutput-1.sym
[
T 45100 50700 5 10 0 0 0 6 1
device=OUTPUT
P 45200 50500 45000 50500 1 0 0
{
T 44950 50450 5 6 0 1 0 6 1
pinnumber=1
T 44950 50450 5 6 0 0 0 6 1
pinseq=1
}
L 45000 50600 45000 50400 3 0 0 0 -1 -1
L 45000 50600 44500 50600 3 0 0 0 -1 -1
L 44500 50600 44400 50500 3 0 0 0 -1 -1
L 44400 50500 44500 50400 3 0 0 0 -1 -1
L 44500 50400 45000 50400 3 0 0 0 -1 -1
]
{
T 45100 50700 5 10 0 0 0 6 1
device=OUTPUT
T 44300 50400 5 10 1 1 0 6 1
value=Target_TDO
T 45200 50400 5 10 0 1 180 6 1
net=SPI0_CS0:1
}
C 45200 50900 1 0 1 EMBEDDEDoutput-1.sym
[
T 45100 51200 5 10 0 0 0 6 1
device=OUTPUT
P 45200 51000 45000 51000 1 0 0
{
T 44950 50950 5 6 0 1 0 6 1
pinnumber=1
T 44950 50950 5 6 0 0 0 6 1
pinseq=1
}
L 45000 51100 45000 50900 3 0 0 0 -1 -1
L 45000 51100 44500 51100 3 0 0 0 -1 -1
L 44500 51100 44400 51000 3 0 0 0 -1 -1
L 44400 51000 44500 50900 3 0 0 0 -1 -1
L 44500 50900 45000 50900 3 0 0 0 -1 -1
]
{
T 45100 51200 5 10 0 0 0 6 1
device=OUTPUT
T 44300 50900 5 10 1 1 0 6 1
value=CPLD_CLK
T 45200 50900 5 10 0 1 180 6 1
net=SPI0_CS0:1
}
N 42000 47200 45200 47200 4
{
T 42100 47200 5 10 1 1 0 0 1
netname=CPLD_TDI
}
N 45200 47200 45200 47000 4
N 42000 46700 45200 46700 4
{
T 42100 46700 5 10 1 1 0 0 1
netname=CPLD_TMS
}
N 45200 46700 45200 46500 4
N 42000 46200 45200 46200 4
{
T 42100 46200 5 10 1 1 0 0 1
netname=CPLD_TCK
}
N 45200 46200 45200 46000 4
N 47400 44200 47400 44700 4
N 47900 44200 47900 44700 4
N 48400 44700 48400 44200 4
N 48900 44700 48900 44200 4
N 49400 44700 49400 44200 4
N 50400 44700 50400 44200 4
N 50900 44700 50900 44200 4
N 51400 44700 51400 44200 4
N 51900 44700 51900 44200 4
N 52400 44700 52400 44200 4
N 53800 46000 54300 46000 4
N 53800 48000 54300 48000 4
N 53800 51000 54300 51000 4
N 52300 52300 52300 52800 4
N 51300 52800 51300 52300 4
N 47300 52800 47300 52300 4
N 47800 52300 47800 52800 4
N 45200 51000 45800 51000 4
N 45200 50500 45800 50500 4
N 54300 46500 54300 46300 4
N 54300 46300 58500 46300 4
{
T 57400 46300 5 10 1 1 0 0 1
netname=CPLD_TDO
}
C 44500 44300 1 180 1 EMBEDDEDoutput-1.sym
[
T 44600 44000 5 10 0 0 180 6 1
device=OUTPUT
P 44500 44200 44700 44200 1 0 0
{
T 44750 44250 5 6 0 0 180 6 1
pinseq=1
T 44750 44250 5 6 0 1 180 6 1
pinnumber=1
}
L 44700 44100 44700 44300 3 0 0 0 -1 -1
L 44700 44100 45200 44100 3 0 0 0 -1 -1
L 45200 44100 45300 44200 3 0 0 0 -1 -1
L 45300 44200 45200 44300 3 0 0 0 -1 -1
L 45200 44300 44700 44300 3 0 0 0 -1 -1
]
{
T 44600 44000 5 10 0 0 180 6 1
device=OUTPUT
T 45400 44300 5 10 1 1 180 6 1
value=VCCINT
T 44500 44300 5 10 0 1 0 6 1
net=VCCINT:1
}
T 56400 45700 9 10 1 0 0 0 2


C 45300 44300 1 0 0 XC9536XL-VQ44.sym
{
T 46495 51995 5 10 1 1 0 0 1
refdes=U?
T 48795 48395 5 10 1 1 0 0 1
value=XC9536XL-xVQ44C
T 45795 44695 5 10 0 1 0 0 1
footprint=VQFP44-0.8MM.fp
}
