{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508494649233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508494649233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 18:17:28 2017 " "Processing started: Fri Oct 20 18:17:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508494649233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508494649233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off part2 -c part2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508494649234 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1508494650293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part2_7_1200mv_85c_slow.vo C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/ simulation " "Generated file part2_7_1200mv_85c_slow.vo in folder \"C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508494650380 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1508494650413 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part2_7_1200mv_0c_slow.vo C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/ simulation " "Generated file part2_7_1200mv_0c_slow.vo in folder \"C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508494650443 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1508494650518 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part2_min_1200mv_0c_fast.vo C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/ simulation " "Generated file part2_min_1200mv_0c_fast.vo in folder \"C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508494650538 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1508494650596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part2.vo C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/ simulation " "Generated file part2.vo in folder \"C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508494650617 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part2_7_1200mv_85c_v_slow.sdo C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/ simulation " "Generated file part2_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508494650723 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part2_7_1200mv_0c_v_slow.sdo C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/ simulation " "Generated file part2_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508494650797 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part2_min_1200mv_0c_v_fast.sdo C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/ simulation " "Generated file part2_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508494650866 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part2_v.sdo C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/ simulation " "Generated file part2_v.sdo in folder \"C:/Users/hafizuddin/Music/dsd/Lab 2/Part 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1508494650934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508494651205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 18:17:31 2017 " "Processing ended: Fri Oct 20 18:17:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508494651205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508494651205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508494651205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508494651205 ""}
