<profile>

<section name = "Vivado HLS Report for 'Dilate_16_16_1080_1920_s'" level="0">
<item name = "Date">Fri Dec  4 16:20:39 2015
</item>
<item name = "Version">2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">6.67, 5.48, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51">filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s, 93, 2088733, 93, 2088733, none</column>
<column name="grp_getStructuringElement_unsigned_char_int_int_3_3_s_fu_80">getStructuringElement_unsigned_char_int_int_3_3_s, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">9, -, 1631, 2600</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 77, -</column>
<column name="ShiftMemory">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">3, 0, 1, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51">filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s, 9, 0, 1212, 1844</column>
<column name="grp_getStructuringElement_unsigned_char_int_int_3_3_s_fu_80">getStructuringElement_unsigned_char_int_int_3_3_s, 0, 0, 419, 756</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_sig_bdd_133">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 2, 0</column>
<column name="ap_done_reg">1, 1, 0</column>
<column name="grp_filter_opr_dilate_kernel_16_16_unsigned_char_int_1080_1920_3_3_s_fu_51_ap_start_ap_start_reg">1, 1, 0</column>
<column name="grp_getStructuringElement_unsigned_char_int_int_3_3_s_fu_80_ap_start_ap_start_reg">1, 1, 0</column>
<column name="temp_kernel_val_0_0_reg_139">8, 8, 0</column>
<column name="temp_kernel_val_0_1_reg_144">8, 8, 0</column>
<column name="temp_kernel_val_0_2_reg_149">8, 8, 0</column>
<column name="temp_kernel_val_1_0_reg_154">8, 8, 0</column>
<column name="temp_kernel_val_1_1_reg_159">8, 8, 0</column>
<column name="temp_kernel_val_1_2_reg_164">8, 8, 0</column>
<column name="temp_kernel_val_2_0_reg_169">8, 8, 0</column>
<column name="temp_kernel_val_2_1_reg_174">8, 8, 0</column>
<column name="temp_kernel_val_2_2_reg_179">8, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, , Dilate&lt;16,16,1080,1920&gt;, return value</column>
<column name="ap_rst">in, 1, , Dilate&lt;16,16,1080,1920&gt;, return value</column>
<column name="ap_start">in, 1, , Dilate&lt;16,16,1080,1920&gt;, return value</column>
<column name="ap_done">out, 1, , Dilate&lt;16,16,1080,1920&gt;, return value</column>
<column name="ap_continue">in, 1, , Dilate&lt;16,16,1080,1920&gt;, return value</column>
<column name="ap_idle">out, 1, , Dilate&lt;16,16,1080,1920&gt;, return value</column>
<column name="ap_ready">out, 1, , Dilate&lt;16,16,1080,1920&gt;, return value</column>
<column name="p_src_rows_V_read">in, 12, ap_none, p_src_rows_V_read, scalar</column>
<column name="p_src_cols_V_read">in, 12, ap_none, p_src_cols_V_read, scalar</column>
<column name="p_src_data_stream_0_V_dout">in, 8, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_empty_n">in, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_read">out, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_1_V_dout">in, 8, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_empty_n">in, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_read">out, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_2_V_dout">in, 8, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_empty_n">in, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_read">out, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_0_V_din">out, 8, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_full_n">in, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_write">out, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_1_V_din">out, 8, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_full_n">in, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_write">out, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_2_V_din">out, 8, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_full_n">in, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_write">out, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
