#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11508f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1150a80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11432d0 .functor NOT 1, L_0x119fd10, C4<0>, C4<0>, C4<0>;
L_0x119faf0 .functor XOR 2, L_0x119f990, L_0x119fa50, C4<00>, C4<00>;
L_0x119fc00 .functor XOR 2, L_0x119faf0, L_0x119fb60, C4<00>, C4<00>;
v0x119b0c0_0 .net *"_ivl_10", 1 0, L_0x119fb60;  1 drivers
v0x119b1c0_0 .net *"_ivl_12", 1 0, L_0x119fc00;  1 drivers
v0x119b2a0_0 .net *"_ivl_2", 1 0, L_0x119e480;  1 drivers
v0x119b360_0 .net *"_ivl_4", 1 0, L_0x119f990;  1 drivers
v0x119b440_0 .net *"_ivl_6", 1 0, L_0x119fa50;  1 drivers
v0x119b570_0 .net *"_ivl_8", 1 0, L_0x119faf0;  1 drivers
v0x119b650_0 .net "a", 0 0, v0x1197e70_0;  1 drivers
v0x119b6f0_0 .net "b", 0 0, v0x1197f10_0;  1 drivers
v0x119b790_0 .net "c", 0 0, v0x1197fb0_0;  1 drivers
v0x119b830_0 .var "clk", 0 0;
v0x119b8d0_0 .net "d", 0 0, v0x11980f0_0;  1 drivers
v0x119b970_0 .net "out_pos_dut", 0 0, L_0x119f810;  1 drivers
v0x119ba10_0 .net "out_pos_ref", 0 0, L_0x119cf40;  1 drivers
v0x119bab0_0 .net "out_sop_dut", 0 0, L_0x119e940;  1 drivers
v0x119bb50_0 .net "out_sop_ref", 0 0, L_0x1172620;  1 drivers
v0x119bbf0_0 .var/2u "stats1", 223 0;
v0x119bc90_0 .var/2u "strobe", 0 0;
v0x119bd30_0 .net "tb_match", 0 0, L_0x119fd10;  1 drivers
v0x119be00_0 .net "tb_mismatch", 0 0, L_0x11432d0;  1 drivers
v0x119bea0_0 .net "wavedrom_enable", 0 0, v0x11983c0_0;  1 drivers
v0x119bf70_0 .net "wavedrom_title", 511 0, v0x1198460_0;  1 drivers
L_0x119e480 .concat [ 1 1 0 0], L_0x119cf40, L_0x1172620;
L_0x119f990 .concat [ 1 1 0 0], L_0x119cf40, L_0x1172620;
L_0x119fa50 .concat [ 1 1 0 0], L_0x119f810, L_0x119e940;
L_0x119fb60 .concat [ 1 1 0 0], L_0x119cf40, L_0x1172620;
L_0x119fd10 .cmp/eeq 2, L_0x119e480, L_0x119fc00;
S_0x1150c10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1150a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11436b0 .functor AND 1, v0x1197fb0_0, v0x11980f0_0, C4<1>, C4<1>;
L_0x1143a90 .functor NOT 1, v0x1197e70_0, C4<0>, C4<0>, C4<0>;
L_0x1143e70 .functor NOT 1, v0x1197f10_0, C4<0>, C4<0>, C4<0>;
L_0x11440f0 .functor AND 1, L_0x1143a90, L_0x1143e70, C4<1>, C4<1>;
L_0x115b480 .functor AND 1, L_0x11440f0, v0x1197fb0_0, C4<1>, C4<1>;
L_0x1172620 .functor OR 1, L_0x11436b0, L_0x115b480, C4<0>, C4<0>;
L_0x119c3c0 .functor NOT 1, v0x1197f10_0, C4<0>, C4<0>, C4<0>;
L_0x119c430 .functor OR 1, L_0x119c3c0, v0x11980f0_0, C4<0>, C4<0>;
L_0x119c540 .functor AND 1, v0x1197fb0_0, L_0x119c430, C4<1>, C4<1>;
L_0x119c600 .functor NOT 1, v0x1197e70_0, C4<0>, C4<0>, C4<0>;
L_0x119c6d0 .functor OR 1, L_0x119c600, v0x1197f10_0, C4<0>, C4<0>;
L_0x119c740 .functor AND 1, L_0x119c540, L_0x119c6d0, C4<1>, C4<1>;
L_0x119c8c0 .functor NOT 1, v0x1197f10_0, C4<0>, C4<0>, C4<0>;
L_0x119c930 .functor OR 1, L_0x119c8c0, v0x11980f0_0, C4<0>, C4<0>;
L_0x119c850 .functor AND 1, v0x1197fb0_0, L_0x119c930, C4<1>, C4<1>;
L_0x119cac0 .functor NOT 1, v0x1197e70_0, C4<0>, C4<0>, C4<0>;
L_0x119cbc0 .functor OR 1, L_0x119cac0, v0x11980f0_0, C4<0>, C4<0>;
L_0x119cc80 .functor AND 1, L_0x119c850, L_0x119cbc0, C4<1>, C4<1>;
L_0x119ce30 .functor XNOR 1, L_0x119c740, L_0x119cc80, C4<0>, C4<0>;
v0x1142c00_0 .net *"_ivl_0", 0 0, L_0x11436b0;  1 drivers
v0x1143000_0 .net *"_ivl_12", 0 0, L_0x119c3c0;  1 drivers
v0x11433e0_0 .net *"_ivl_14", 0 0, L_0x119c430;  1 drivers
v0x11437c0_0 .net *"_ivl_16", 0 0, L_0x119c540;  1 drivers
v0x1143ba0_0 .net *"_ivl_18", 0 0, L_0x119c600;  1 drivers
v0x1143f80_0 .net *"_ivl_2", 0 0, L_0x1143a90;  1 drivers
v0x1144200_0 .net *"_ivl_20", 0 0, L_0x119c6d0;  1 drivers
v0x11963e0_0 .net *"_ivl_24", 0 0, L_0x119c8c0;  1 drivers
v0x11964c0_0 .net *"_ivl_26", 0 0, L_0x119c930;  1 drivers
v0x11965a0_0 .net *"_ivl_28", 0 0, L_0x119c850;  1 drivers
v0x1196680_0 .net *"_ivl_30", 0 0, L_0x119cac0;  1 drivers
v0x1196760_0 .net *"_ivl_32", 0 0, L_0x119cbc0;  1 drivers
v0x1196840_0 .net *"_ivl_36", 0 0, L_0x119ce30;  1 drivers
L_0x7f73ba3f6018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1196900_0 .net *"_ivl_38", 0 0, L_0x7f73ba3f6018;  1 drivers
v0x11969e0_0 .net *"_ivl_4", 0 0, L_0x1143e70;  1 drivers
v0x1196ac0_0 .net *"_ivl_6", 0 0, L_0x11440f0;  1 drivers
v0x1196ba0_0 .net *"_ivl_8", 0 0, L_0x115b480;  1 drivers
v0x1196c80_0 .net "a", 0 0, v0x1197e70_0;  alias, 1 drivers
v0x1196d40_0 .net "b", 0 0, v0x1197f10_0;  alias, 1 drivers
v0x1196e00_0 .net "c", 0 0, v0x1197fb0_0;  alias, 1 drivers
v0x1196ec0_0 .net "d", 0 0, v0x11980f0_0;  alias, 1 drivers
v0x1196f80_0 .net "out_pos", 0 0, L_0x119cf40;  alias, 1 drivers
v0x1197040_0 .net "out_sop", 0 0, L_0x1172620;  alias, 1 drivers
v0x1197100_0 .net "pos0", 0 0, L_0x119c740;  1 drivers
v0x11971c0_0 .net "pos1", 0 0, L_0x119cc80;  1 drivers
L_0x119cf40 .functor MUXZ 1, L_0x7f73ba3f6018, L_0x119c740, L_0x119ce30, C4<>;
S_0x1197340 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1150a80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1197e70_0 .var "a", 0 0;
v0x1197f10_0 .var "b", 0 0;
v0x1197fb0_0 .var "c", 0 0;
v0x1198050_0 .net "clk", 0 0, v0x119b830_0;  1 drivers
v0x11980f0_0 .var "d", 0 0;
v0x11981e0_0 .var/2u "fail", 0 0;
v0x1198280_0 .var/2u "fail1", 0 0;
v0x1198320_0 .net "tb_match", 0 0, L_0x119fd10;  alias, 1 drivers
v0x11983c0_0 .var "wavedrom_enable", 0 0;
v0x1198460_0 .var "wavedrom_title", 511 0;
E_0x114f260/0 .event negedge, v0x1198050_0;
E_0x114f260/1 .event posedge, v0x1198050_0;
E_0x114f260 .event/or E_0x114f260/0, E_0x114f260/1;
S_0x1197670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1197340;
 .timescale -12 -12;
v0x11978b0_0 .var/2s "i", 31 0;
E_0x114f100 .event posedge, v0x1198050_0;
S_0x11979b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1197340;
 .timescale -12 -12;
v0x1197bb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1197c90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1197340;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1198640 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1150a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x119d0f0 .functor NOT 1, v0x1197e70_0, C4<0>, C4<0>, C4<0>;
L_0x119d180 .functor NOT 1, v0x1197f10_0, C4<0>, C4<0>, C4<0>;
L_0x119d320 .functor AND 1, L_0x119d0f0, L_0x119d180, C4<1>, C4<1>;
L_0x119d430 .functor NOT 1, v0x1197fb0_0, C4<0>, C4<0>, C4<0>;
L_0x119d5e0 .functor AND 1, L_0x119d320, L_0x119d430, C4<1>, C4<1>;
L_0x119d6f0 .functor NOT 1, v0x11980f0_0, C4<0>, C4<0>, C4<0>;
L_0x119d8b0 .functor AND 1, L_0x119d5e0, L_0x119d6f0, C4<1>, C4<1>;
L_0x119d9c0 .functor NOT 1, v0x1197e70_0, C4<0>, C4<0>, C4<0>;
L_0x119db90 .functor NOT 1, v0x1197f10_0, C4<0>, C4<0>, C4<0>;
L_0x119dc00 .functor AND 1, L_0x119d9c0, L_0x119db90, C4<1>, C4<1>;
L_0x119dd70 .functor AND 1, L_0x119dc00, v0x1197fb0_0, C4<1>, C4<1>;
L_0x119dde0 .functor NOT 1, v0x11980f0_0, C4<0>, C4<0>, C4<0>;
L_0x119dec0 .functor AND 1, L_0x119dd70, L_0x119dde0, C4<1>, C4<1>;
L_0x119dfd0 .functor OR 1, L_0x119d8b0, L_0x119dec0, C4<0>, C4<0>;
L_0x119de50 .functor AND 1, v0x1197e70_0, v0x1197f10_0, C4<1>, C4<1>;
L_0x119e160 .functor AND 1, L_0x119de50, v0x1197fb0_0, C4<1>, C4<1>;
L_0x119e2b0 .functor AND 1, L_0x119e160, v0x11980f0_0, C4<1>, C4<1>;
L_0x119e370 .functor OR 1, L_0x119dfd0, L_0x119e2b0, C4<0>, C4<0>;
L_0x119e520 .functor AND 1, v0x1197e70_0, v0x1197f10_0, C4<1>, C4<1>;
L_0x119e590 .functor AND 1, L_0x119e520, v0x1197fb0_0, C4<1>, C4<1>;
L_0x119e700 .functor NOT 1, v0x11980f0_0, C4<0>, C4<0>, C4<0>;
L_0x119e770 .functor AND 1, L_0x119e590, L_0x119e700, C4<1>, C4<1>;
L_0x119e940 .functor OR 1, L_0x119e370, L_0x119e770, C4<0>, C4<0>;
L_0x119eaa0 .functor NOT 1, v0x1197e70_0, C4<0>, C4<0>, C4<0>;
L_0x119ebe0 .functor NOT 1, v0x1197f10_0, C4<0>, C4<0>, C4<0>;
L_0x119ec50 .functor OR 1, L_0x119eaa0, L_0x119ebe0, C4<0>, C4<0>;
L_0x119ee40 .functor NOT 1, v0x1197fb0_0, C4<0>, C4<0>, C4<0>;
L_0x119eeb0 .functor OR 1, L_0x119ec50, L_0x119ee40, C4<0>, C4<0>;
L_0x119f0b0 .functor NOT 1, v0x11980f0_0, C4<0>, C4<0>, C4<0>;
L_0x119f120 .functor OR 1, L_0x119eeb0, L_0x119f0b0, C4<0>, C4<0>;
L_0x119f330 .functor OR 1, v0x1197e70_0, v0x1197f10_0, C4<0>, C4<0>;
L_0x119f3a0 .functor NOT 1, v0x1197fb0_0, C4<0>, C4<0>, C4<0>;
L_0x119f520 .functor OR 1, L_0x119f330, L_0x119f3a0, C4<0>, C4<0>;
L_0x119f630 .functor OR 1, L_0x119f520, v0x11980f0_0, C4<0>, C4<0>;
L_0x119f810 .functor AND 1, L_0x119f120, L_0x119f630, C4<1>, C4<1>;
v0x1198800_0 .net *"_ivl_0", 0 0, L_0x119d0f0;  1 drivers
v0x11988e0_0 .net *"_ivl_10", 0 0, L_0x119d6f0;  1 drivers
v0x11989c0_0 .net *"_ivl_12", 0 0, L_0x119d8b0;  1 drivers
v0x1198ab0_0 .net *"_ivl_14", 0 0, L_0x119d9c0;  1 drivers
v0x1198b90_0 .net *"_ivl_16", 0 0, L_0x119db90;  1 drivers
v0x1198cc0_0 .net *"_ivl_18", 0 0, L_0x119dc00;  1 drivers
v0x1198da0_0 .net *"_ivl_2", 0 0, L_0x119d180;  1 drivers
v0x1198e80_0 .net *"_ivl_20", 0 0, L_0x119dd70;  1 drivers
v0x1198f60_0 .net *"_ivl_22", 0 0, L_0x119dde0;  1 drivers
v0x11990d0_0 .net *"_ivl_24", 0 0, L_0x119dec0;  1 drivers
v0x11991b0_0 .net *"_ivl_26", 0 0, L_0x119dfd0;  1 drivers
v0x1199290_0 .net *"_ivl_28", 0 0, L_0x119de50;  1 drivers
v0x1199370_0 .net *"_ivl_30", 0 0, L_0x119e160;  1 drivers
v0x1199450_0 .net *"_ivl_32", 0 0, L_0x119e2b0;  1 drivers
v0x1199530_0 .net *"_ivl_34", 0 0, L_0x119e370;  1 drivers
v0x1199610_0 .net *"_ivl_36", 0 0, L_0x119e520;  1 drivers
v0x11996f0_0 .net *"_ivl_38", 0 0, L_0x119e590;  1 drivers
v0x11998e0_0 .net *"_ivl_4", 0 0, L_0x119d320;  1 drivers
v0x11999c0_0 .net *"_ivl_40", 0 0, L_0x119e700;  1 drivers
v0x1199aa0_0 .net *"_ivl_42", 0 0, L_0x119e770;  1 drivers
v0x1199b80_0 .net *"_ivl_46", 0 0, L_0x119eaa0;  1 drivers
v0x1199c60_0 .net *"_ivl_48", 0 0, L_0x119ebe0;  1 drivers
v0x1199d40_0 .net *"_ivl_50", 0 0, L_0x119ec50;  1 drivers
v0x1199e20_0 .net *"_ivl_52", 0 0, L_0x119ee40;  1 drivers
v0x1199f00_0 .net *"_ivl_54", 0 0, L_0x119eeb0;  1 drivers
v0x1199fe0_0 .net *"_ivl_56", 0 0, L_0x119f0b0;  1 drivers
v0x119a0c0_0 .net *"_ivl_58", 0 0, L_0x119f120;  1 drivers
v0x119a1a0_0 .net *"_ivl_6", 0 0, L_0x119d430;  1 drivers
v0x119a280_0 .net *"_ivl_60", 0 0, L_0x119f330;  1 drivers
v0x119a360_0 .net *"_ivl_62", 0 0, L_0x119f3a0;  1 drivers
v0x119a440_0 .net *"_ivl_64", 0 0, L_0x119f520;  1 drivers
v0x119a520_0 .net *"_ivl_66", 0 0, L_0x119f630;  1 drivers
v0x119a600_0 .net *"_ivl_8", 0 0, L_0x119d5e0;  1 drivers
v0x119a8f0_0 .net "a", 0 0, v0x1197e70_0;  alias, 1 drivers
v0x119a990_0 .net "b", 0 0, v0x1197f10_0;  alias, 1 drivers
v0x119aa80_0 .net "c", 0 0, v0x1197fb0_0;  alias, 1 drivers
v0x119ab70_0 .net "d", 0 0, v0x11980f0_0;  alias, 1 drivers
v0x119ac60_0 .net "out_pos", 0 0, L_0x119f810;  alias, 1 drivers
v0x119ad20_0 .net "out_sop", 0 0, L_0x119e940;  alias, 1 drivers
S_0x119aea0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1150a80;
 .timescale -12 -12;
E_0x11389f0 .event anyedge, v0x119bc90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x119bc90_0;
    %nor/r;
    %assign/vec4 v0x119bc90_0, 0;
    %wait E_0x11389f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1197340;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11981e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1198280_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1197340;
T_4 ;
    %wait E_0x114f260;
    %load/vec4 v0x1198320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11981e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1197340;
T_5 ;
    %wait E_0x114f100;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %wait E_0x114f100;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %wait E_0x114f100;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %wait E_0x114f100;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %wait E_0x114f100;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %wait E_0x114f100;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %wait E_0x114f100;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %wait E_0x114f100;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %wait E_0x114f100;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %wait E_0x114f100;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %wait E_0x114f100;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %wait E_0x114f100;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %wait E_0x114f100;
    %load/vec4 v0x11981e0_0;
    %store/vec4 v0x1198280_0, 0, 1;
    %fork t_1, S_0x1197670;
    %jmp t_0;
    .scope S_0x1197670;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11978b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x11978b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x114f100;
    %load/vec4 v0x11978b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x11978b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x11978b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1197340;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x114f260;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x11980f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1197f10_0, 0;
    %assign/vec4 v0x1197e70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x11981e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1198280_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1150a80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x119b830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x119bc90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1150a80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x119b830_0;
    %inv;
    %store/vec4 v0x119b830_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1150a80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1198050_0, v0x119be00_0, v0x119b650_0, v0x119b6f0_0, v0x119b790_0, v0x119b8d0_0, v0x119bb50_0, v0x119bab0_0, v0x119ba10_0, v0x119b970_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1150a80;
T_9 ;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1150a80;
T_10 ;
    %wait E_0x114f260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x119bbf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x119bbf0_0, 4, 32;
    %load/vec4 v0x119bd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x119bbf0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x119bbf0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x119bbf0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x119bb50_0;
    %load/vec4 v0x119bb50_0;
    %load/vec4 v0x119bab0_0;
    %xor;
    %load/vec4 v0x119bb50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x119bbf0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x119bbf0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x119ba10_0;
    %load/vec4 v0x119ba10_0;
    %load/vec4 v0x119b970_0;
    %xor;
    %load/vec4 v0x119ba10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x119bbf0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x119bbf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x119bbf0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter7/response4/top_module.sv";
