INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:51:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.760ns period=7.520ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.760ns period=7.520ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.520ns  (clk rise@7.520ns - clk rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 2.129ns (32.505%)  route 4.421ns (67.495%))
  Logic Levels:           18  (CARRY4=7 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.003 - 7.520 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2488, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X61Y157        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y157        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=51, routed)          0.432     1.156    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X60Y156        LUT5 (Prop_lut5_I0_O)        0.043     1.199 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.199    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X60Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.450 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.450    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X60Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.499 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.499    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X60Y158        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.603 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/O[0]
                         net (fo=37, routed)          0.788     2.391    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_7
    SLICE_X60Y170        LUT4 (Prop_lut4_I1_O)        0.128     2.519 r  lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_10/O
                         net (fo=1, routed)           0.335     2.854    lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_10_n_0
    SLICE_X61Y170        LUT6 (Prop_lut6_I4_O)        0.129     2.983 r  lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_6/O
                         net (fo=1, routed)           0.421     3.404    lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_6_n_0
    SLICE_X61Y168        LUT6 (Prop_lut6_I4_O)        0.043     3.447 r  lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_1/O
                         net (fo=4, routed)           0.392     3.839    load2/data_tehb/control/D[15]
    SLICE_X59Y168        LUT3 (Prop_lut3_I2_O)        0.043     3.882 r  load2/data_tehb/control/level4_c1[17]_i_3/O
                         net (fo=6, routed)           0.421     4.303    load2/data_tehb/control/level4_c1[17]_i_3_n_0
    SLICE_X59Y167        LUT6 (Prop_lut6_I2_O)        0.043     4.346 f  load2/data_tehb/control/ltOp_carry__2_i_33/O
                         net (fo=1, routed)           0.283     4.630    load2/data_tehb/control/ltOp_carry__2_i_33_n_0
    SLICE_X59Y165        LUT6 (Prop_lut6_I4_O)        0.043     4.673 r  load2/data_tehb/control/ltOp_carry__2_i_10/O
                         net (fo=5, routed)           0.222     4.895    load1/data_tehb/control/signR_c1_reg_0
    SLICE_X57Y164        LUT3 (Prop_lut3_I1_O)        0.043     4.938 r  load1/data_tehb/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.938    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X57Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.125 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.125    addf0/operator/ltOp_carry__2_n_0
    SLICE_X57Y165        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.252 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.345     5.597    load2/data_tehb/control/CO[0]
    SLICE_X56Y165        LUT4 (Prop_lut4_I3_O)        0.138     5.735 r  load2/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.735    addf0/operator/ps_c1_reg[3][0]
    SLICE_X56Y165        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     5.962 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.962    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X56Y166        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.115 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=8, routed)           0.421     6.536    load2/data_tehb/control/ps_c1_reg[3]_0[1]
    SLICE_X57Y167        LUT5 (Prop_lut5_I3_O)        0.119     6.655 f  load2/data_tehb/control/level4_c1[9]_i_4/O
                         net (fo=11, routed)          0.141     6.796    load2/data_tehb/control/level4_c1[9]_i_4_n_0
    SLICE_X57Y167        LUT3 (Prop_lut3_I1_O)        0.043     6.839 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.219     7.058    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X56Y167        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.520     7.520 r  
                                                      0.000     7.520 r  clk (IN)
                         net (fo=2488, unset)         0.483     8.003    addf0/operator/RightShifterComponent/clk
    SLICE_X56Y167        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/C
                         clock pessimism              0.000     8.003    
                         clock uncertainty           -0.035     7.967    
    SLICE_X56Y167        FDRE (Setup_fdre_C_R)       -0.295     7.672    addf0/operator/RightShifterComponent/level4_c1_reg[18]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  0.615    




