// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "04/06/2018 12:58:23"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pratica1 (
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDR);
input 	[17:0] SW;
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX2;
output 	[0:6] HEX3;
output 	[0:6] HEX4;
output 	[0:6] HEX5;
output 	[0:6] HEX6;
output 	[0:6] HEX7;
output 	[0:0] LEDR;

// Design Ports Information
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pratica1_v_fast.sdo");
// synopsys translate_on

wire \memory|outputData[0]~5_combout ;
wire \memory|outputValid~0_combout ;
wire \SW[6]~clkctrl_outclk ;
wire \memory|cacheData[0]~feeder_combout ;
wire \memory|currentAddress~4_combout ;
wire \memory|always0~2_combout ;
wire \memory|currentAddress~3_combout ;
wire \memory|currentAddress~2_combout ;
wire \memory|always0~1_combout ;
wire \memory|currentAddress~0_combout ;
wire \memory|currentAddress~1_combout ;
wire \memory|always0~0_combout ;
wire \memory|always0~3_combout ;
wire \memory|count~9_combout ;
wire \memory|count~5_combout ;
wire \memory|count~6_combout ;
wire \memory|count~8_combout ;
wire \memory|LessThan1~2_combout ;
wire \memory|always0~4_combout ;
wire \memory|count~4_combout ;
wire \memory|count~7_combout ;
wire \memory|cacheData[1]~feeder_combout ;
wire \memory|cacheData[2]~feeder_combout ;
wire \memory|cacheData[4]~feeder_combout ;
wire \memory|cacheData[6]~feeder_combout ;
wire \memory|cacheData[7]~feeder_combout ;
wire \~GND~combout ;
wire \memory|outputData[0]~6_combout ;
wire \memory|outputData[0]~3_combout ;
wire \memory|outputData[0]~0_combout ;
wire \memory|outputData[0]~1_combout ;
wire \memory|outputData[0]~2_combout ;
wire \memory|outputData[0]~4_combout ;
wire \memory|outputData[0]~7_combout ;
wire \bcd5|WideOr6~0_combout ;
wire \bcd5|WideOr5~0_combout ;
wire \bcd5|WideOr4~0_combout ;
wire \bcd5|WideOr3~0_combout ;
wire \bcd5|WideOr2~0_combout ;
wire \bcd5|WideOr1~0_combout ;
wire \bcd5|WideOr0~0_combout ;
wire \bcd6|WideOr6~0_combout ;
wire \bcd6|WideOr5~0_combout ;
wire \bcd6|WideOr4~0_combout ;
wire \bcd6|WideOr3~0_combout ;
wire \bcd6|WideOr2~0_combout ;
wire \bcd6|WideOr1~0_combout ;
wire \bcd6|WideOr0~0_combout ;
wire \bcd3|WideOr6~0_combout ;
wire \bcd3|WideOr5~0_combout ;
wire \bcd3|WideOr4~0_combout ;
wire \bcd3|WideOr3~0_combout ;
wire \bcd3|WideOr2~0_combout ;
wire \bcd3|WideOr1~0_combout ;
wire \bcd3|WideOr0~0_combout ;
wire \bcd4|WideOr6~0_combout ;
wire \bcd4|WideOr5~0_combout ;
wire \bcd4|WideOr4~0_combout ;
wire \bcd4|WideOr3~0_combout ;
wire \bcd4|WideOr2~0_combout ;
wire \bcd4|WideOr1~0_combout ;
wire \bcd4|WideOr0~0_combout ;
wire \bcd|WideOr6~0_combout ;
wire \bcd|WideOr5~0_combout ;
wire \bcd|WideOr4~0_combout ;
wire \bcd|WideOr3~0_combout ;
wire \bcd|WideOr2~0_combout ;
wire \bcd|WideOr1~0_combout ;
wire \bcd|WideOr0~0_combout ;
wire \memory|LessThan1~3_combout ;
wire \memory|outputValid~1_combout ;
wire \memory|outputValid~regout ;
wire [17:0] \SW~combout ;
wire [7:0] \memory|cacheData ;
wire [1:0] \memory|cacheAddress ;
wire [4:0] \memory|currentAddress ;
wire [16:0] \memory|cache|altsyncram_component|auto_generated|q_a ;
wire [2:0] \memory|count ;
wire [7:0] \memory|outputData ;

wire [10:0] \memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \memory|cache|altsyncram_component|auto_generated|q_a [0] = \memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memory|cache|altsyncram_component|auto_generated|q_a [1] = \memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memory|cache|altsyncram_component|auto_generated|q_a [2] = \memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memory|cache|altsyncram_component|auto_generated|q_a [3] = \memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memory|cache|altsyncram_component|auto_generated|q_a [4] = \memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memory|cache|altsyncram_component|auto_generated|q_a [5] = \memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memory|cache|altsyncram_component|auto_generated|q_a [6] = \memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memory|cache|altsyncram_component|auto_generated|q_a [7] = \memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memory|cache|altsyncram_component|auto_generated|q_a [8] = \memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memory|cache|altsyncram_component|auto_generated|q_a [9] = \memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \memory|cache|altsyncram_component|auto_generated|q_a [10] = \memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];

// Location: M4K_X26_Y8
cycloneii_ram_block \memory|cache|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\SW[6]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\memory|cacheData [7],\memory|cacheData [6],\memory|cacheData [5],\memory|cacheData [4],\memory|cacheData [3],\memory|cacheData [2],\memory|cacheData [1],\memory|cacheData [0]}),
	.portaaddr({\memory|cacheAddress [1],\memory|cacheAddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(11'b00000000000),
	.portbaddr(2'b00),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|cache|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .init_file = "cache.mif";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:memory|cache:cache|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|ALTSYNCRAM";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 11;
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4;
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 17;
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 11;
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \memory|cache|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 44'h00000000409;
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneii_lcell_comb \memory|outputData[0]~5 (
// Equation(s):
// \memory|outputData[0]~5_combout  = ((!\memory|count [2]) # (!\memory|count [1])) # (!\memory|count [0])

	.dataa(\memory|count [0]),
	.datab(\memory|count [1]),
	.datac(vcc),
	.datad(\memory|count [2]),
	.cin(gnd),
	.combout(\memory|outputData[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|outputData[0]~5 .lut_mask = 16'h77FF;
defparam \memory|outputData[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneii_lcell_comb \memory|outputValid~0 (
// Equation(s):
// \memory|outputValid~0_combout  = (\memory|outputValid~regout  & (!\memory|always0~2_combout  & (!\memory|always0~1_combout  & !\memory|always0~0_combout )))

	.dataa(\memory|outputValid~regout ),
	.datab(\memory|always0~2_combout ),
	.datac(\memory|always0~1_combout ),
	.datad(\memory|always0~0_combout ),
	.cin(gnd),
	.combout(\memory|outputValid~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|outputValid~0 .lut_mask = 16'h0002;
defparam \memory|outputValid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \SW[6]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SW~combout [6]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SW[6]~clkctrl_outclk ));
// synopsys translate_off
defparam \SW[6]~clkctrl .clock_type = "global clock";
defparam \SW[6]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneii_lcell_comb \memory|cacheData[0]~feeder (
// Equation(s):
// \memory|cacheData[0]~feeder_combout  = \SW~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [10]),
	.cin(gnd),
	.combout(\memory|cacheData[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|cacheData[0]~feeder .lut_mask = 16'hFF00;
defparam \memory|cacheData[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneii_lcell_comb \memory|currentAddress~4 (
// Equation(s):
// \memory|currentAddress~4_combout  = (\memory|always0~3_combout  & (\SW~combout [4])) # (!\memory|always0~3_combout  & ((\memory|currentAddress [4])))

	.dataa(vcc),
	.datab(\SW~combout [4]),
	.datac(\memory|currentAddress [4]),
	.datad(\memory|always0~3_combout ),
	.cin(gnd),
	.combout(\memory|currentAddress~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|currentAddress~4 .lut_mask = 16'hCCF0;
defparam \memory|currentAddress~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N31
cycloneii_lcell_ff \memory|currentAddress[4] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|currentAddress~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|currentAddress [4]));

// Location: LCCOMB_X24_Y8_N8
cycloneii_lcell_comb \memory|always0~2 (
// Equation(s):
// \memory|always0~2_combout  = (\SW~combout [5]) # (\SW~combout [4] $ (\memory|currentAddress [4]))

	.dataa(\SW~combout [5]),
	.datab(\SW~combout [4]),
	.datac(vcc),
	.datad(\memory|currentAddress [4]),
	.cin(gnd),
	.combout(\memory|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|always0~2 .lut_mask = 16'hBBEE;
defparam \memory|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneii_lcell_comb \memory|currentAddress~3 (
// Equation(s):
// \memory|currentAddress~3_combout  = (\memory|always0~3_combout  & (\SW~combout [3])) # (!\memory|always0~3_combout  & ((\memory|currentAddress [3])))

	.dataa(\memory|always0~3_combout ),
	.datab(\SW~combout [3]),
	.datac(vcc),
	.datad(\memory|currentAddress [3]),
	.cin(gnd),
	.combout(\memory|currentAddress~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|currentAddress~3 .lut_mask = 16'hDD88;
defparam \memory|currentAddress~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N21
cycloneii_lcell_ff \memory|currentAddress[3] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|currentAddress~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|currentAddress [3]));

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneii_lcell_comb \memory|currentAddress~2 (
// Equation(s):
// \memory|currentAddress~2_combout  = (\memory|always0~3_combout  & ((\SW~combout [2]))) # (!\memory|always0~3_combout  & (\memory|currentAddress [2]))

	.dataa(\memory|currentAddress [2]),
	.datab(\SW~combout [2]),
	.datac(vcc),
	.datad(\memory|always0~3_combout ),
	.cin(gnd),
	.combout(\memory|currentAddress~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|currentAddress~2 .lut_mask = 16'hCCAA;
defparam \memory|currentAddress~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N11
cycloneii_lcell_ff \memory|currentAddress[2] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|currentAddress~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|currentAddress [2]));

// Location: LCCOMB_X24_Y8_N20
cycloneii_lcell_comb \memory|always0~1 (
// Equation(s):
// \memory|always0~1_combout  = (\SW~combout [2] & ((\SW~combout [3] $ (\memory|currentAddress [3])) # (!\memory|currentAddress [2]))) # (!\SW~combout [2] & ((\memory|currentAddress [2]) # (\SW~combout [3] $ (\memory|currentAddress [3]))))

	.dataa(\SW~combout [2]),
	.datab(\SW~combout [3]),
	.datac(\memory|currentAddress [3]),
	.datad(\memory|currentAddress [2]),
	.cin(gnd),
	.combout(\memory|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|always0~1 .lut_mask = 16'h7DBE;
defparam \memory|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneii_lcell_comb \memory|currentAddress~0 (
// Equation(s):
// \memory|currentAddress~0_combout  = (\memory|always0~3_combout  & (\SW~combout [0])) # (!\memory|always0~3_combout  & ((\memory|currentAddress [0])))

	.dataa(vcc),
	.datab(\SW~combout [0]),
	.datac(\memory|currentAddress [0]),
	.datad(\memory|always0~3_combout ),
	.cin(gnd),
	.combout(\memory|currentAddress~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|currentAddress~0 .lut_mask = 16'hCCF0;
defparam \memory|currentAddress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N25
cycloneii_lcell_ff \memory|currentAddress[0] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|currentAddress~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|currentAddress [0]));

// Location: LCCOMB_X23_Y8_N22
cycloneii_lcell_comb \memory|currentAddress~1 (
// Equation(s):
// \memory|currentAddress~1_combout  = (\memory|always0~3_combout  & (\SW~combout [1])) # (!\memory|always0~3_combout  & ((\memory|currentAddress [1])))

	.dataa(\SW~combout [1]),
	.datab(vcc),
	.datac(\memory|currentAddress [1]),
	.datad(\memory|always0~3_combout ),
	.cin(gnd),
	.combout(\memory|currentAddress~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|currentAddress~1 .lut_mask = 16'hAAF0;
defparam \memory|currentAddress~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N23
cycloneii_lcell_ff \memory|currentAddress[1] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|currentAddress~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|currentAddress [1]));

// Location: LCCOMB_X23_Y8_N28
cycloneii_lcell_comb \memory|always0~0 (
// Equation(s):
// \memory|always0~0_combout  = (\SW~combout [1] & ((\SW~combout [0] $ (\memory|currentAddress [0])) # (!\memory|currentAddress [1]))) # (!\SW~combout [1] & ((\memory|currentAddress [1]) # (\SW~combout [0] $ (\memory|currentAddress [0]))))

	.dataa(\SW~combout [1]),
	.datab(\SW~combout [0]),
	.datac(\memory|currentAddress [0]),
	.datad(\memory|currentAddress [1]),
	.cin(gnd),
	.combout(\memory|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|always0~0 .lut_mask = 16'h7DBE;
defparam \memory|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneii_lcell_comb \memory|always0~3 (
// Equation(s):
// \memory|always0~3_combout  = (\memory|outputValid~regout  & ((\memory|always0~2_combout ) # ((\memory|always0~1_combout ) # (\memory|always0~0_combout ))))

	.dataa(\memory|outputValid~regout ),
	.datab(\memory|always0~2_combout ),
	.datac(\memory|always0~1_combout ),
	.datad(\memory|always0~0_combout ),
	.cin(gnd),
	.combout(\memory|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|always0~3 .lut_mask = 16'hAAA8;
defparam \memory|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneii_lcell_comb \memory|count~9 (
// Equation(s):
// \memory|count~9_combout  = (!\memory|always0~3_combout  & (\memory|count [1] $ (((\memory|count [0] & \memory|always0~4_combout )))))

	.dataa(\memory|count [0]),
	.datab(\memory|always0~3_combout ),
	.datac(\memory|count [1]),
	.datad(\memory|always0~4_combout ),
	.cin(gnd),
	.combout(\memory|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|count~9 .lut_mask = 16'h1230;
defparam \memory|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N1
cycloneii_lcell_ff \memory|count[1] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|count~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|count [1]));

// Location: LCCOMB_X22_Y8_N0
cycloneii_lcell_comb \memory|count~5 (
// Equation(s):
// \memory|count~5_combout  = (\memory|count [2] & !\memory|always0~3_combout )

	.dataa(\memory|count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\memory|always0~3_combout ),
	.cin(gnd),
	.combout(\memory|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|count~5 .lut_mask = 16'h00AA;
defparam \memory|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneii_lcell_comb \memory|count~6 (
// Equation(s):
// \memory|count~6_combout  = \memory|count~5_combout  $ (((\memory|count~4_combout  & (\memory|count [1] & \memory|always0~4_combout ))))

	.dataa(\memory|count~4_combout ),
	.datab(\memory|count [1]),
	.datac(\memory|always0~4_combout ),
	.datad(\memory|count~5_combout ),
	.cin(gnd),
	.combout(\memory|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|count~6 .lut_mask = 16'h7F80;
defparam \memory|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N25
cycloneii_lcell_ff \memory|count[2] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|count~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|count [2]));

// Location: LCCOMB_X23_Y8_N6
cycloneii_lcell_comb \memory|count~8 (
// Equation(s):
// \memory|count~8_combout  = \memory|always0~4_combout  $ (((\memory|count [0] & !\memory|always0~3_combout )))

	.dataa(vcc),
	.datab(\memory|always0~4_combout ),
	.datac(\memory|count [0]),
	.datad(\memory|always0~3_combout ),
	.cin(gnd),
	.combout(\memory|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|count~8 .lut_mask = 16'hCC3C;
defparam \memory|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N7
cycloneii_lcell_ff \memory|count[0] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|count~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|count [0]));

// Location: LCCOMB_X23_Y8_N4
cycloneii_lcell_comb \memory|LessThan1~2 (
// Equation(s):
// \memory|LessThan1~2_combout  = (!\memory|count [1] & !\memory|count [0])

	.dataa(vcc),
	.datab(\memory|count [1]),
	.datac(vcc),
	.datad(\memory|count [0]),
	.cin(gnd),
	.combout(\memory|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|LessThan1~2 .lut_mask = 16'h0033;
defparam \memory|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneii_lcell_comb \memory|always0~4 (
// Equation(s):
// \memory|always0~4_combout  = (\memory|outputValid~regout  & (((\memory|always0~3_combout )))) # (!\memory|outputValid~regout  & (!\memory|always0~3_combout  & ((\memory|LessThan1~2_combout ) # (!\memory|count [2]))))

	.dataa(\memory|outputValid~regout ),
	.datab(\memory|count [2]),
	.datac(\memory|LessThan1~2_combout ),
	.datad(\memory|always0~3_combout ),
	.cin(gnd),
	.combout(\memory|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|always0~4 .lut_mask = 16'hAA51;
defparam \memory|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N11
cycloneii_lcell_ff \memory|cacheData[0] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|cacheData[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|cacheData [0]));

// Location: LCCOMB_X22_Y8_N20
cycloneii_lcell_comb \memory|count~4 (
// Equation(s):
// \memory|count~4_combout  = (\memory|count [0] & !\memory|always0~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\memory|count [0]),
	.datad(\memory|always0~3_combout ),
	.cin(gnd),
	.combout(\memory|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|count~4 .lut_mask = 16'h00F0;
defparam \memory|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N21
cycloneii_lcell_ff \memory|cacheAddress[0] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|count~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|cacheAddress [0]));

// Location: LCCOMB_X22_Y8_N18
cycloneii_lcell_comb \memory|count~7 (
// Equation(s):
// \memory|count~7_combout  = (\memory|count [1] & !\memory|always0~3_combout )

	.dataa(vcc),
	.datab(\memory|count [1]),
	.datac(vcc),
	.datad(\memory|always0~3_combout ),
	.cin(gnd),
	.combout(\memory|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|count~7 .lut_mask = 16'h00CC;
defparam \memory|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N19
cycloneii_lcell_ff \memory|cacheAddress[1] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|count~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|cacheAddress [1]));

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneii_lcell_comb \memory|cacheData[1]~feeder (
// Equation(s):
// \memory|cacheData[1]~feeder_combout  = \SW~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [11]),
	.cin(gnd),
	.combout(\memory|cacheData[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|cacheData[1]~feeder .lut_mask = 16'hFF00;
defparam \memory|cacheData[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N27
cycloneii_lcell_ff \memory|cacheData[1] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|cacheData[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|cacheData [1]));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneii_lcell_comb \memory|cacheData[2]~feeder (
// Equation(s):
// \memory|cacheData[2]~feeder_combout  = \SW~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [12]),
	.cin(gnd),
	.combout(\memory|cacheData[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|cacheData[2]~feeder .lut_mask = 16'hFF00;
defparam \memory|cacheData[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N19
cycloneii_lcell_ff \memory|cacheData[2] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|cacheData[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|cacheData [2]));

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X23_Y8_N5
cycloneii_lcell_ff \memory|cacheData[3] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|cacheData [3]));

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneii_lcell_comb \memory|cacheData[4]~feeder (
// Equation(s):
// \memory|cacheData[4]~feeder_combout  = \SW~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [14]),
	.cin(gnd),
	.combout(\memory|cacheData[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|cacheData[4]~feeder .lut_mask = 16'hFF00;
defparam \memory|cacheData[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N29
cycloneii_lcell_ff \memory|cacheData[4] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|cacheData[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|cacheData [4]));

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X23_Y8_N3
cycloneii_lcell_ff \memory|cacheData[5] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SW~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|cacheData [5]));

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneii_lcell_comb \memory|cacheData[6]~feeder (
// Equation(s):
// \memory|cacheData[6]~feeder_combout  = \SW~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\memory|cacheData[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|cacheData[6]~feeder .lut_mask = 16'hFF00;
defparam \memory|cacheData[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y8_N7
cycloneii_lcell_ff \memory|cacheData[6] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|cacheData[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|cacheData [6]));

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneii_lcell_comb \memory|cacheData[7]~feeder (
// Equation(s):
// \memory|cacheData[7]~feeder_combout  = \SW~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\memory|cacheData[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|cacheData[7]~feeder .lut_mask = 16'hFF00;
defparam \memory|cacheData[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N23
cycloneii_lcell_ff \memory|cacheData[7] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|cacheData[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|cacheData [7]));

// Location: LCCOMB_X25_Y8_N0
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneii_lcell_comb \memory|outputData[0]~6 (
// Equation(s):
// \memory|outputData[0]~6_combout  = (\memory|always0~3_combout  & (((!\SW~combout [3])))) # (!\memory|always0~3_combout  & (\memory|outputData[0]~5_combout  & (!\memory|currentAddress [3])))

	.dataa(\memory|outputData[0]~5_combout ),
	.datab(\memory|currentAddress [3]),
	.datac(\SW~combout [3]),
	.datad(\memory|always0~3_combout ),
	.cin(gnd),
	.combout(\memory|outputData[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|outputData[0]~6 .lut_mask = 16'h0F22;
defparam \memory|outputData[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneii_lcell_comb \memory|outputData[0]~3 (
// Equation(s):
// \memory|outputData[0]~3_combout  = (!\memory|currentAddress [4] & (\memory|cache|altsyncram_component|auto_generated|q_a [8] $ (!\memory|currentAddress [0])))

	.dataa(\memory|cache|altsyncram_component|auto_generated|q_a [8]),
	.datab(\memory|currentAddress [4]),
	.datac(vcc),
	.datad(\memory|currentAddress [0]),
	.cin(gnd),
	.combout(\memory|outputData[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|outputData[0]~3 .lut_mask = 16'h2211;
defparam \memory|outputData[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneii_lcell_comb \memory|outputData[0]~0 (
// Equation(s):
// \memory|outputData[0]~0_combout  = (\memory|cache|altsyncram_component|auto_generated|q_a [9] & (\memory|currentAddress [1] & (\memory|currentAddress [2] $ (!\memory|cache|altsyncram_component|auto_generated|q_a [10])))) # 
// (!\memory|cache|altsyncram_component|auto_generated|q_a [9] & (!\memory|currentAddress [1] & (\memory|currentAddress [2] $ (!\memory|cache|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\memory|cache|altsyncram_component|auto_generated|q_a [9]),
	.datab(\memory|currentAddress [1]),
	.datac(\memory|currentAddress [2]),
	.datad(\memory|cache|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\memory|outputData[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|outputData[0]~0 .lut_mask = 16'h9009;
defparam \memory|outputData[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneii_lcell_comb \memory|outputData[0]~1 (
// Equation(s):
// \memory|outputData[0]~1_combout  = (\SW~combout [2] & (\memory|cache|altsyncram_component|auto_generated|q_a [10] & (\SW~combout [1] $ (!\memory|cache|altsyncram_component|auto_generated|q_a [9])))) # (!\SW~combout [2] & 
// (!\memory|cache|altsyncram_component|auto_generated|q_a [10] & (\SW~combout [1] $ (!\memory|cache|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\SW~combout [2]),
	.datab(\SW~combout [1]),
	.datac(\memory|cache|altsyncram_component|auto_generated|q_a [9]),
	.datad(\memory|cache|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\memory|outputData[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|outputData[0]~1 .lut_mask = 16'h8241;
defparam \memory|outputData[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneii_lcell_comb \memory|outputData[0]~2 (
// Equation(s):
// \memory|outputData[0]~2_combout  = (!\SW~combout [4] & (\memory|outputData[0]~1_combout  & (\memory|cache|altsyncram_component|auto_generated|q_a [8] $ (!\SW~combout [0]))))

	.dataa(\memory|cache|altsyncram_component|auto_generated|q_a [8]),
	.datab(\SW~combout [4]),
	.datac(\SW~combout [0]),
	.datad(\memory|outputData[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|outputData[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|outputData[0]~2 .lut_mask = 16'h2100;
defparam \memory|outputData[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneii_lcell_comb \memory|outputData[0]~4 (
// Equation(s):
// \memory|outputData[0]~4_combout  = (\memory|always0~3_combout  & (((\memory|outputData[0]~2_combout )))) # (!\memory|always0~3_combout  & (\memory|outputData[0]~3_combout  & (\memory|outputData[0]~0_combout )))

	.dataa(\memory|always0~3_combout ),
	.datab(\memory|outputData[0]~3_combout ),
	.datac(\memory|outputData[0]~0_combout ),
	.datad(\memory|outputData[0]~2_combout ),
	.cin(gnd),
	.combout(\memory|outputData[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|outputData[0]~4 .lut_mask = 16'hEA40;
defparam \memory|outputData[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneii_lcell_comb \memory|outputData[0]~7 (
// Equation(s):
// \memory|outputData[0]~7_combout  = (\memory|always0~4_combout  & (\memory|outputData[0]~6_combout  & \memory|outputData[0]~4_combout ))

	.dataa(\memory|always0~4_combout ),
	.datab(\memory|outputData[0]~6_combout ),
	.datac(vcc),
	.datad(\memory|outputData[0]~4_combout ),
	.cin(gnd),
	.combout(\memory|outputData[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|outputData[0]~7 .lut_mask = 16'h8800;
defparam \memory|outputData[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N9
cycloneii_lcell_ff \memory|outputData[1] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|cache|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|outputData[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|outputData [1]));

// Location: LCFF_X25_Y8_N3
cycloneii_lcell_ff \memory|outputData[2] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|cache|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|outputData[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|outputData [2]));

// Location: LCFF_X24_Y8_N7
cycloneii_lcell_ff \memory|outputData[3] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|cache|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|outputData[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|outputData [3]));

// Location: LCFF_X25_Y8_N1
cycloneii_lcell_ff \memory|outputData[0] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|cache|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|outputData[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|outputData [0]));

// Location: LCCOMB_X25_Y8_N28
cycloneii_lcell_comb \bcd5|WideOr6~0 (
// Equation(s):
// \bcd5|WideOr6~0_combout  = (\memory|outputData [0] & ((\memory|outputData [3]) # (\memory|outputData [1] $ (\memory|outputData [2])))) # (!\memory|outputData [0] & ((\memory|outputData [1]) # (\memory|outputData [2] $ (\memory|outputData [3]))))

	.dataa(\memory|outputData [1]),
	.datab(\memory|outputData [2]),
	.datac(\memory|outputData [3]),
	.datad(\memory|outputData [0]),
	.cin(gnd),
	.combout(\bcd5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd5|WideOr6~0 .lut_mask = 16'hF6BE;
defparam \bcd5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneii_lcell_comb \bcd5|WideOr5~0 (
// Equation(s):
// \bcd5|WideOr5~0_combout  = (\memory|outputData [1] & (!\memory|outputData [3] & ((\memory|outputData [0]) # (!\memory|outputData [2])))) # (!\memory|outputData [1] & (\memory|outputData [0] & (\memory|outputData [2] $ (!\memory|outputData [3]))))

	.dataa(\memory|outputData [1]),
	.datab(\memory|outputData [2]),
	.datac(\memory|outputData [3]),
	.datad(\memory|outputData [0]),
	.cin(gnd),
	.combout(\bcd5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd5|WideOr5~0 .lut_mask = 16'h4B02;
defparam \bcd5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneii_lcell_comb \bcd5|WideOr4~0 (
// Equation(s):
// \bcd5|WideOr4~0_combout  = (\memory|outputData [1] & (((!\memory|outputData [3] & \memory|outputData [0])))) # (!\memory|outputData [1] & ((\memory|outputData [2] & (!\memory|outputData [3])) # (!\memory|outputData [2] & ((\memory|outputData [0])))))

	.dataa(\memory|outputData [1]),
	.datab(\memory|outputData [2]),
	.datac(\memory|outputData [3]),
	.datad(\memory|outputData [0]),
	.cin(gnd),
	.combout(\bcd5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd5|WideOr4~0 .lut_mask = 16'h1F04;
defparam \bcd5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneii_lcell_comb \bcd5|WideOr3~0 (
// Equation(s):
// \bcd5|WideOr3~0_combout  = (\memory|outputData [1] & ((\memory|outputData [2] & ((\memory|outputData [0]))) # (!\memory|outputData [2] & (\memory|outputData [3] & !\memory|outputData [0])))) # (!\memory|outputData [1] & (!\memory|outputData [3] & 
// (\memory|outputData [2] $ (\memory|outputData [0]))))

	.dataa(\memory|outputData [1]),
	.datab(\memory|outputData [2]),
	.datac(\memory|outputData [3]),
	.datad(\memory|outputData [0]),
	.cin(gnd),
	.combout(\bcd5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd5|WideOr3~0 .lut_mask = 16'h8924;
defparam \bcd5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneii_lcell_comb \bcd5|WideOr2~0 (
// Equation(s):
// \bcd5|WideOr2~0_combout  = (\memory|outputData [2] & (\memory|outputData [3] & ((\memory|outputData [1]) # (!\memory|outputData [0])))) # (!\memory|outputData [2] & (\memory|outputData [1] & (!\memory|outputData [3] & !\memory|outputData [0])))

	.dataa(\memory|outputData [1]),
	.datab(\memory|outputData [2]),
	.datac(\memory|outputData [3]),
	.datad(\memory|outputData [0]),
	.cin(gnd),
	.combout(\bcd5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd5|WideOr2~0 .lut_mask = 16'h80C2;
defparam \bcd5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneii_lcell_comb \bcd5|WideOr1~0 (
// Equation(s):
// \bcd5|WideOr1~0_combout  = (\memory|outputData [1] & ((\memory|outputData [0] & ((\memory|outputData [3]))) # (!\memory|outputData [0] & (\memory|outputData [2])))) # (!\memory|outputData [1] & (\memory|outputData [2] & (\memory|outputData [3] $ 
// (\memory|outputData [0]))))

	.dataa(\memory|outputData [1]),
	.datab(\memory|outputData [2]),
	.datac(\memory|outputData [3]),
	.datad(\memory|outputData [0]),
	.cin(gnd),
	.combout(\bcd5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd5|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \bcd5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneii_lcell_comb \bcd5|WideOr0~0 (
// Equation(s):
// \bcd5|WideOr0~0_combout  = (\memory|outputData [2] & (!\memory|outputData [1] & (\memory|outputData [3] $ (!\memory|outputData [0])))) # (!\memory|outputData [2] & (\memory|outputData [0] & (\memory|outputData [1] $ (!\memory|outputData [3]))))

	.dataa(\memory|outputData [1]),
	.datab(\memory|outputData [2]),
	.datac(\memory|outputData [3]),
	.datad(\memory|outputData [0]),
	.cin(gnd),
	.combout(\bcd5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd5|WideOr0~0 .lut_mask = 16'h6104;
defparam \bcd5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y8_N15
cycloneii_lcell_ff \memory|outputData[7] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|cache|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|outputData[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|outputData [7]));

// Location: LCFF_X24_Y8_N3
cycloneii_lcell_ff \memory|outputData[5] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|cache|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|outputData[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|outputData [5]));

// Location: LCFF_X24_Y8_N5
cycloneii_lcell_ff \memory|outputData[4] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|cache|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|outputData[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|outputData [4]));

// Location: LCFF_X24_Y8_N17
cycloneii_lcell_ff \memory|outputData[6] (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memory|cache|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|outputData[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|outputData [6]));

// Location: LCCOMB_X24_Y8_N24
cycloneii_lcell_comb \bcd6|WideOr6~0 (
// Equation(s):
// \bcd6|WideOr6~0_combout  = (\memory|outputData [4] & ((\memory|outputData [7]) # (\memory|outputData [5] $ (\memory|outputData [6])))) # (!\memory|outputData [4] & ((\memory|outputData [5]) # (\memory|outputData [7] $ (\memory|outputData [6]))))

	.dataa(\memory|outputData [7]),
	.datab(\memory|outputData [5]),
	.datac(\memory|outputData [4]),
	.datad(\memory|outputData [6]),
	.cin(gnd),
	.combout(\bcd6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd6|WideOr6~0 .lut_mask = 16'hBDEE;
defparam \bcd6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneii_lcell_comb \bcd6|WideOr5~0 (
// Equation(s):
// \bcd6|WideOr5~0_combout  = (\memory|outputData [5] & (!\memory|outputData [7] & ((\memory|outputData [4]) # (!\memory|outputData [6])))) # (!\memory|outputData [5] & (\memory|outputData [4] & (\memory|outputData [7] $ (!\memory|outputData [6]))))

	.dataa(\memory|outputData [5]),
	.datab(\memory|outputData [4]),
	.datac(\memory|outputData [7]),
	.datad(\memory|outputData [6]),
	.cin(gnd),
	.combout(\bcd6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd6|WideOr5~0 .lut_mask = 16'h480E;
defparam \bcd6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneii_lcell_comb \bcd6|WideOr4~0 (
// Equation(s):
// \bcd6|WideOr4~0_combout  = (\memory|outputData [5] & (!\memory|outputData [7] & (\memory|outputData [4]))) # (!\memory|outputData [5] & ((\memory|outputData [6] & (!\memory|outputData [7])) # (!\memory|outputData [6] & ((\memory|outputData [4])))))

	.dataa(\memory|outputData [7]),
	.datab(\memory|outputData [5]),
	.datac(\memory|outputData [4]),
	.datad(\memory|outputData [6]),
	.cin(gnd),
	.combout(\bcd6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd6|WideOr4~0 .lut_mask = 16'h5170;
defparam \bcd6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneii_lcell_comb \bcd6|WideOr3~0 (
// Equation(s):
// \bcd6|WideOr3~0_combout  = (\memory|outputData [5] & ((\memory|outputData [4] & ((\memory|outputData [6]))) # (!\memory|outputData [4] & (\memory|outputData [7] & !\memory|outputData [6])))) # (!\memory|outputData [5] & (!\memory|outputData [7] & 
// (\memory|outputData [4] $ (\memory|outputData [6]))))

	.dataa(\memory|outputData [5]),
	.datab(\memory|outputData [4]),
	.datac(\memory|outputData [7]),
	.datad(\memory|outputData [6]),
	.cin(gnd),
	.combout(\bcd6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd6|WideOr3~0 .lut_mask = 16'h8924;
defparam \bcd6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneii_lcell_comb \bcd6|WideOr2~0 (
// Equation(s):
// \bcd6|WideOr2~0_combout  = (\memory|outputData [7] & (\memory|outputData [6] & ((\memory|outputData [5]) # (!\memory|outputData [4])))) # (!\memory|outputData [7] & (\memory|outputData [5] & (!\memory|outputData [4] & !\memory|outputData [6])))

	.dataa(\memory|outputData [5]),
	.datab(\memory|outputData [4]),
	.datac(\memory|outputData [7]),
	.datad(\memory|outputData [6]),
	.cin(gnd),
	.combout(\bcd6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd6|WideOr2~0 .lut_mask = 16'hB002;
defparam \bcd6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneii_lcell_comb \bcd6|WideOr1~0 (
// Equation(s):
// \bcd6|WideOr1~0_combout  = (\memory|outputData [5] & ((\memory|outputData [4] & (\memory|outputData [7])) # (!\memory|outputData [4] & ((\memory|outputData [6]))))) # (!\memory|outputData [5] & (\memory|outputData [6] & (\memory|outputData [4] $ 
// (\memory|outputData [7]))))

	.dataa(\memory|outputData [5]),
	.datab(\memory|outputData [4]),
	.datac(\memory|outputData [7]),
	.datad(\memory|outputData [6]),
	.cin(gnd),
	.combout(\bcd6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd6|WideOr1~0 .lut_mask = 16'hB680;
defparam \bcd6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneii_lcell_comb \bcd6|WideOr0~0 (
// Equation(s):
// \bcd6|WideOr0~0_combout  = (\memory|outputData [7] & (\memory|outputData [4] & (\memory|outputData [5] $ (\memory|outputData [6])))) # (!\memory|outputData [7] & (!\memory|outputData [5] & (\memory|outputData [4] $ (\memory|outputData [6]))))

	.dataa(\memory|outputData [5]),
	.datab(\memory|outputData [4]),
	.datac(\memory|outputData [7]),
	.datad(\memory|outputData [6]),
	.cin(gnd),
	.combout(\bcd6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd6|WideOr0~0 .lut_mask = 16'h4184;
defparam \bcd6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N0
cycloneii_lcell_comb \bcd3|WideOr6~0 (
// Equation(s):
// \bcd3|WideOr6~0_combout  = (\SW~combout [10] & ((\SW~combout [13]) # (\SW~combout [12] $ (\SW~combout [11])))) # (!\SW~combout [10] & ((\SW~combout [11]) # (\SW~combout [12] $ (\SW~combout [13]))))

	.dataa(\SW~combout [10]),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [11]),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\bcd3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3|WideOr6~0 .lut_mask = 16'hFB7C;
defparam \bcd3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N14
cycloneii_lcell_comb \bcd3|WideOr5~0 (
// Equation(s):
// \bcd3|WideOr5~0_combout  = (\SW~combout [10] & (\SW~combout [13] $ (((\SW~combout [11]) # (!\SW~combout [12]))))) # (!\SW~combout [10] & (!\SW~combout [12] & (\SW~combout [11] & !\SW~combout [13])))

	.dataa(\SW~combout [10]),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [11]),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\bcd3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3|WideOr5~0 .lut_mask = 16'h08B2;
defparam \bcd3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N28
cycloneii_lcell_comb \bcd3|WideOr4~0 (
// Equation(s):
// \bcd3|WideOr4~0_combout  = (\SW~combout [11] & (\SW~combout [10] & ((!\SW~combout [13])))) # (!\SW~combout [11] & ((\SW~combout [12] & ((!\SW~combout [13]))) # (!\SW~combout [12] & (\SW~combout [10]))))

	.dataa(\SW~combout [10]),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [11]),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\bcd3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3|WideOr4~0 .lut_mask = 16'h02AE;
defparam \bcd3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N30
cycloneii_lcell_comb \bcd3|WideOr3~0 (
// Equation(s):
// \bcd3|WideOr3~0_combout  = (\SW~combout [11] & ((\SW~combout [10] & (\SW~combout [12])) # (!\SW~combout [10] & (!\SW~combout [12] & \SW~combout [13])))) # (!\SW~combout [11] & (!\SW~combout [13] & (\SW~combout [10] $ (\SW~combout [12]))))

	.dataa(\SW~combout [10]),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [11]),
	.datad(\SW~combout [13]),
	.cin(gnd),
	.combout(\bcd3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3|WideOr3~0 .lut_mask = 16'h9086;
defparam \bcd3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N28
cycloneii_lcell_comb \bcd3|WideOr2~0 (
// Equation(s):
// \bcd3|WideOr2~0_combout  = (\SW~combout [13] & (\SW~combout [12] & ((\SW~combout [11]) # (!\SW~combout [10])))) # (!\SW~combout [13] & (!\SW~combout [12] & (!\SW~combout [10] & \SW~combout [11])))

	.dataa(\SW~combout [13]),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [10]),
	.datad(\SW~combout [11]),
	.cin(gnd),
	.combout(\bcd3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3|WideOr2~0 .lut_mask = 16'h8908;
defparam \bcd3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N14
cycloneii_lcell_comb \bcd3|WideOr1~0 (
// Equation(s):
// \bcd3|WideOr1~0_combout  = (\SW~combout [13] & ((\SW~combout [10] & ((\SW~combout [11]))) # (!\SW~combout [10] & (\SW~combout [12])))) # (!\SW~combout [13] & (\SW~combout [12] & (\SW~combout [10] $ (\SW~combout [11]))))

	.dataa(\SW~combout [13]),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [10]),
	.datad(\SW~combout [11]),
	.cin(gnd),
	.combout(\bcd3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3|WideOr1~0 .lut_mask = 16'hAC48;
defparam \bcd3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N20
cycloneii_lcell_comb \bcd3|WideOr0~0 (
// Equation(s):
// \bcd3|WideOr0~0_combout  = (\SW~combout [13] & (\SW~combout [10] & (\SW~combout [12] $ (\SW~combout [11])))) # (!\SW~combout [13] & (!\SW~combout [11] & (\SW~combout [12] $ (\SW~combout [10]))))

	.dataa(\SW~combout [13]),
	.datab(\SW~combout [12]),
	.datac(\SW~combout [10]),
	.datad(\SW~combout [11]),
	.cin(gnd),
	.combout(\bcd3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd3|WideOr0~0 .lut_mask = 16'h2094;
defparam \bcd3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N12
cycloneii_lcell_comb \bcd4|WideOr6~0 (
// Equation(s):
// \bcd4|WideOr6~0_combout  = (\SW~combout [14] & ((\SW~combout [17]) # (\SW~combout [15] $ (\SW~combout [16])))) # (!\SW~combout [14] & ((\SW~combout [15]) # (\SW~combout [17] $ (\SW~combout [16]))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [15]),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\bcd4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd4|WideOr6~0 .lut_mask = 16'hE7FC;
defparam \bcd4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N22
cycloneii_lcell_comb \bcd4|WideOr5~0 (
// Equation(s):
// \bcd4|WideOr5~0_combout  = (\SW~combout [14] & (\SW~combout [17] $ (((\SW~combout [15]) # (!\SW~combout [16]))))) # (!\SW~combout [14] & (\SW~combout [15] & (!\SW~combout [17] & !\SW~combout [16])))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [15]),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\bcd4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd4|WideOr5~0 .lut_mask = 16'h280E;
defparam \bcd4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N0
cycloneii_lcell_comb \bcd4|WideOr4~0 (
// Equation(s):
// \bcd4|WideOr4~0_combout  = (\SW~combout [15] & (\SW~combout [14] & (!\SW~combout [17]))) # (!\SW~combout [15] & ((\SW~combout [16] & ((!\SW~combout [17]))) # (!\SW~combout [16] & (\SW~combout [14]))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [15]),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\bcd4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd4|WideOr4~0 .lut_mask = 16'h0B2A;
defparam \bcd4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N2
cycloneii_lcell_comb \bcd4|WideOr3~0 (
// Equation(s):
// \bcd4|WideOr3~0_combout  = (\SW~combout [15] & ((\SW~combout [14] & ((\SW~combout [16]))) # (!\SW~combout [14] & (\SW~combout [17] & !\SW~combout [16])))) # (!\SW~combout [15] & (!\SW~combout [17] & (\SW~combout [14] $ (\SW~combout [16]))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [15]),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\bcd4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd4|WideOr3~0 .lut_mask = 16'h8942;
defparam \bcd4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N28
cycloneii_lcell_comb \bcd4|WideOr2~0 (
// Equation(s):
// \bcd4|WideOr2~0_combout  = (\SW~combout [17] & (\SW~combout [16] & ((\SW~combout [15]) # (!\SW~combout [14])))) # (!\SW~combout [17] & (!\SW~combout [14] & (\SW~combout [15] & !\SW~combout [16])))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [15]),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\bcd4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd4|WideOr2~0 .lut_mask = 16'hD004;
defparam \bcd4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N14
cycloneii_lcell_comb \bcd4|WideOr1~0 (
// Equation(s):
// \bcd4|WideOr1~0_combout  = (\SW~combout [15] & ((\SW~combout [14] & (\SW~combout [17])) # (!\SW~combout [14] & ((\SW~combout [16]))))) # (!\SW~combout [15] & (\SW~combout [16] & (\SW~combout [14] $ (\SW~combout [17]))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [15]),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\bcd4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd4|WideOr1~0 .lut_mask = 16'hD680;
defparam \bcd4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneii_lcell_comb \bcd4|WideOr0~0 (
// Equation(s):
// \bcd4|WideOr0~0_combout  = (\SW~combout [17] & (\SW~combout [14] & (\SW~combout [15] $ (\SW~combout [16])))) # (!\SW~combout [17] & (!\SW~combout [15] & (\SW~combout [14] $ (\SW~combout [16]))))

	.dataa(\SW~combout [14]),
	.datab(\SW~combout [15]),
	.datac(\SW~combout [17]),
	.datad(\SW~combout [16]),
	.cin(gnd),
	.combout(\bcd4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd4|WideOr0~0 .lut_mask = 16'h2182;
defparam \bcd4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneii_lcell_comb \bcd|WideOr6~0 (
// Equation(s):
// \bcd|WideOr6~0_combout  = (\SW~combout [0] & ((\SW~combout [3]) # (\SW~combout [2] $ (\SW~combout [1])))) # (!\SW~combout [0] & ((\SW~combout [1]) # (\SW~combout [3] $ (\SW~combout [2]))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [2]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\bcd|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd|WideOr6~0 .lut_mask = 16'hBEF6;
defparam \bcd|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneii_lcell_comb \bcd|WideOr5~0 (
// Equation(s):
// \bcd|WideOr5~0_combout  = (\SW~combout [2] & (\SW~combout [0] & (\SW~combout [3] $ (\SW~combout [1])))) # (!\SW~combout [2] & (!\SW~combout [3] & ((\SW~combout [1]) # (\SW~combout [0]))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [2]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\bcd|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd|WideOr5~0 .lut_mask = 16'h5910;
defparam \bcd|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneii_lcell_comb \bcd|WideOr4~0 (
// Equation(s):
// \bcd|WideOr4~0_combout  = (\SW~combout [1] & (!\SW~combout [3] & ((\SW~combout [0])))) # (!\SW~combout [1] & ((\SW~combout [2] & (!\SW~combout [3])) # (!\SW~combout [2] & ((\SW~combout [0])))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [2]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\bcd|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd|WideOr4~0 .lut_mask = 16'h5704;
defparam \bcd|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneii_lcell_comb \bcd|WideOr3~0 (
// Equation(s):
// \bcd|WideOr3~0_combout  = (\SW~combout [1] & ((\SW~combout [2] & ((\SW~combout [0]))) # (!\SW~combout [2] & (\SW~combout [3] & !\SW~combout [0])))) # (!\SW~combout [1] & (!\SW~combout [3] & (\SW~combout [2] $ (\SW~combout [0]))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [2]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\bcd|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd|WideOr3~0 .lut_mask = 16'hC124;
defparam \bcd|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneii_lcell_comb \bcd|WideOr2~0 (
// Equation(s):
// \bcd|WideOr2~0_combout  = (\SW~combout [3] & (\SW~combout [2] & ((\SW~combout [1]) # (!\SW~combout [0])))) # (!\SW~combout [3] & (!\SW~combout [2] & (\SW~combout [1] & !\SW~combout [0])))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [2]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\bcd|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd|WideOr2~0 .lut_mask = 16'h8098;
defparam \bcd|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneii_lcell_comb \bcd|WideOr1~0 (
// Equation(s):
// \bcd|WideOr1~0_combout  = (\SW~combout [3] & ((\SW~combout [0] & ((\SW~combout [1]))) # (!\SW~combout [0] & (\SW~combout [2])))) # (!\SW~combout [3] & (\SW~combout [2] & (\SW~combout [1] $ (\SW~combout [0]))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [2]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\bcd|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd|WideOr1~0 .lut_mask = 16'hA4C8;
defparam \bcd|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneii_lcell_comb \bcd|WideOr0~0 (
// Equation(s):
// \bcd|WideOr0~0_combout  = (\SW~combout [3] & (\SW~combout [0] & (\SW~combout [2] $ (\SW~combout [1])))) # (!\SW~combout [3] & (!\SW~combout [1] & (\SW~combout [2] $ (\SW~combout [0]))))

	.dataa(\SW~combout [3]),
	.datab(\SW~combout [2]),
	.datac(\SW~combout [1]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\bcd|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd|WideOr0~0 .lut_mask = 16'h2904;
defparam \bcd|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneii_lcell_comb \memory|LessThan1~3 (
// Equation(s):
// \memory|LessThan1~3_combout  = ((\memory|always0~3_combout ) # ((!\memory|count [1] & !\memory|count [0]))) # (!\memory|count [2])

	.dataa(\memory|count [2]),
	.datab(\memory|count [1]),
	.datac(\memory|count [0]),
	.datad(\memory|always0~3_combout ),
	.cin(gnd),
	.combout(\memory|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|LessThan1~3 .lut_mask = 16'hFF57;
defparam \memory|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneii_lcell_comb \memory|outputValid~1 (
// Equation(s):
// \memory|outputValid~1_combout  = (\memory|outputValid~0_combout ) # ((\memory|outputData[0]~6_combout  & (\memory|LessThan1~3_combout  & \memory|outputData[0]~4_combout )))

	.dataa(\memory|outputValid~0_combout ),
	.datab(\memory|outputData[0]~6_combout ),
	.datac(\memory|LessThan1~3_combout ),
	.datad(\memory|outputData[0]~4_combout ),
	.cin(gnd),
	.combout(\memory|outputValid~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|outputValid~1 .lut_mask = 16'hEAAA;
defparam \memory|outputValid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y8_N15
cycloneii_lcell_ff \memory|outputValid (
	.clk(\SW[6]~clkctrl_outclk ),
	.datain(\memory|outputValid~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memory|outputValid~regout ));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\bcd5|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\bcd5|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\bcd5|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\bcd5|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\bcd5|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\bcd5|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\bcd5|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\bcd6|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\bcd6|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\bcd6|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\bcd6|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\bcd6|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\bcd6|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\bcd6|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\SW~combout [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(!\SW~combout [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(!\bcd3|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\bcd3|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\bcd3|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\bcd3|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\bcd3|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\bcd3|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\bcd3|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(!\bcd4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(\bcd4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(\bcd4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(\bcd4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(\bcd4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(\bcd4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(\bcd4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(!\bcd|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(\bcd|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\bcd|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\bcd|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\bcd|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\bcd|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\bcd|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\SW~combout [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\SW~combout [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\SW~combout [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\SW~combout [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\memory|outputValid~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
