Analysis & Synthesis report for advanced_dds
Sun Apr 21 11:07:13 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated
 14. Parameter Settings for User Entity Instance: Top-level Entity: |advanced_dds
 15. Parameter Settings for User Entity Instance: safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco
 16. Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst
 17. Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0
 19. Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i
 20. Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 21. Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1
 22. Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i
 23. Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst
 24. Parameter Settings for Inferred Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0
 26. altsyncram Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst"
 29. Port Connectivity Checks: "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i"
 30. Port Connectivity Checks: "safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 21 11:07:13 2019        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; advanced_dds                                 ;
; Top-level Entity Name              ; advanced_dds                                 ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 399                                          ;
;     Total combinational functions  ; 262                                          ;
;     Dedicated logic registers      ; 292                                          ;
; Total registers                    ; 292                                          ;
; Total pins                         ; 109                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 26,624                                       ;
; Embedded Multiplier 9-bit elements ; 8                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                        ; advanced_dds       ; advanced_dds       ;
; Family name                                                  ; Cyclone III        ; Stratix II         ;
; Verilog Show LMF Mapping Messages                            ; Off                ;                    ;
; Verilog Version                                              ; SystemVerilog_2005 ; Verilog_2001       ;
; Optimization Technique                                       ; Speed              ; Balanced           ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+-------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                             ;
+-------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; ../rtl/advanced_dds/dsp_DSP48E1.v                                 ; yes             ; User Verilog HDL File        ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/dsp_DSP48E1.v                                 ;
; ../rtl/advanced_dds/cos_int.v                                     ; yes             ; User Verilog HDL File        ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/cos_int.v                                     ;
; ../rtl/quartus_9_special_rtl/altera_cosrom_generic_megafunction.v ; yes             ; User Wizard-Generated File   ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/quartus_9_special_rtl/altera_cosrom_generic_megafunction.v ;
; ../rtl/advanced_dds/advanced_dds.v                                ; yes             ; User Verilog HDL File        ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/advanced_dds.v                                ;
; safely_discard_upper_sign_bits.v                                  ; yes             ; Auto-Found Verilog HDL File  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/safely_discard_upper_sign_bits.v                           ;
; sincos_w_block_ram_megacore.v                                     ; yes             ; Auto-Found Verilog HDL File  ; c:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/sincos_w_block_ram_megacore.v                 ;
; cosrom_w_explicit_block_ram.v                                     ; yes             ; Auto-Found Verilog HDL File  ; c:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/cosrom_w_explicit_block_ram.v                 ;
; altsyncram.tdf                                                    ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;
; stratix_ram_block.inc                                             ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;
; lpm_mux.inc                                                       ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;
; lpm_decode.inc                                                    ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;
; aglobal90.inc                                                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                                                            ;
; a_rdenreg.inc                                                     ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;
; altrom.inc                                                        ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc                                                               ;
; altram.inc                                                        ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altram.inc                                                               ;
; altdpram.inc                                                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc                                                             ;
; altqpram.inc                                                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc                                                             ;
; db/altsyncram_4i42.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/altsyncram_4i42.tdf                                     ;
; DSP48E1.v                                                         ; yes             ; Auto-Found Verilog HDL File  ; c:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/rtl/advanced_dds/DSP48E1.v                                     ;
; lpm_mult.tdf                                                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf                                                             ;
; lpm_add_sub.inc                                                   ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;
; multcore.inc                                                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/multcore.inc                                                             ;
; bypassff.inc                                                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc                                                             ;
; altshift.inc                                                      ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc                                                             ;
; db/mult_j211.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/illusense/a10_prototype/tsbs/common_rtl_library/tsb/ip/sim/db/mult_j211.tdf                                           ;
+-------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 399       ;
;                                             ;           ;
; Total combinational functions               ; 262       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 20        ;
;     -- 3 input functions                    ; 99        ;
;     -- <=2 input functions                  ; 143       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 120       ;
;     -- arithmetic mode                      ; 142       ;
;                                             ;           ;
; Total registers                             ; 292       ;
;     -- Dedicated logic registers            ; 292       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 109       ;
; Total memory bits                           ; 26624     ;
; Embedded Multiplier 9-bit elements          ; 8         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 318       ;
; Total fan-out                               ; 2134      ;
; Average fan-out                             ; 2.65      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |advanced_dds                                                                         ; 262 (82)          ; 292 (90)     ; 26624       ; 8            ; 0       ; 4         ; 109  ; 0            ; |advanced_dds                                                                                                                                                                                                                           ; work         ;
;    |safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco|     ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |advanced_dds|safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco                                                                                                                                              ; work         ;
;    |sincos_w_block_ram_megacore:sincos_inst|                                          ; 162 (28)          ; 202 (30)     ; 26624       ; 8            ; 0       ; 4         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst                                                                                                                                                                                   ; work         ;
;       |cosine_int:cos_0|                                                              ; 67 (1)            ; 86 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0                                                                                                                                                                  ; work         ;
;          |dsp48_wrap:dsp_i|                                                           ; 66 (0)            ; 70 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;             |DSP48E1:DSP48E1_inst|                                                    ; 66 (66)           ; 70 (70)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                |lpm_mult:Mult0|                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                   |mult_j211:auto_generated|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_j211:auto_generated                                                                                    ; work         ;
;       |cosine_int:cos_1|                                                              ; 67 (1)            ; 86 (16)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1                                                                                                                                                                  ; work         ;
;          |dsp48_wrap:dsp_i|                                                           ; 66 (0)            ; 70 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i                                                                                                                                                 ; work         ;
;             |DSP48E1:DSP48E1_inst|                                                    ; 66 (66)           ; 70 (70)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst                                                                                                                            ; work         ;
;                |lpm_mult:Mult0|                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0                                                                                                             ; work         ;
;                   |mult_j211:auto_generated|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0|mult_j211:auto_generated                                                                                    ; work         ;
;       |cosrom_w_explicit_block_ram:cosrom_inst|                                       ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst                                                                                                                                           ; work         ;
;          |altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst| ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst                                                                ; work         ;
;             |altsyncram:altsyncram_component|                                         ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_4i42:auto_generated|                                       ; 0 (0)             ; 0 (0)        ; 26624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |advanced_dds|sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ; work         ;
+---------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; Name                                                                                                                                                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 35           ; 1024         ; 35           ; 35840 ; ../advanced_dds/cosrom_lut_values.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                           ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[0]         ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]             ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[0]             ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[0]             ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0]        ; Stuck at VCC due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[0]       ; Stuck at VCC due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg0          ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[2..3]    ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[1]        ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[2]        ; Stuck at VCC due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[3]        ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[4..5]     ; Stuck at VCC due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[6]        ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryinsel_o_reg1[0..2] ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[1..24]         ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[1..32,46..47]  ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[14..17]        ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[0,14..17]      ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[0..18,23..29]  ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[1]         ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[2]         ; Stuck at VCC due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3..4]      ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[0]         ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]             ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[0]             ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[0]             ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0]        ; Stuck at VCC due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[0]       ; Stuck at VCC due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg0          ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qalumode_o_reg1[2..3]    ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[1]        ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[2]        ; Stuck at VCC due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[3]        ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[4..5]     ; Stuck at VCC due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[6]        ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryinsel_o_reg1[0..2] ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[1..24]         ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[1..32,46..47]  ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[14..17]        ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[0,14..17]      ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[0..18,23..29]  ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[1]         ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[2]         ; Stuck at VCC due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3..4]      ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[0]             ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1..13]         ; Lost fanout                            ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[1..18,23..24]  ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[0]             ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1..13]         ; Lost fanout                            ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[1..18,23..24]  ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1..9]          ; Lost fanout                            ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg7          ; Lost fanout                            ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0,10..32,47]   ; Lost fanout                            ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|carrycascout_o_reg       ; Lost fanout                            ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25..29]        ; Lost fanout                            ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1..9]          ; Lost fanout                            ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg7          ; Lost fanout                            ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0,10..32,47]   ; Lost fanout                            ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|carrycascout_o_reg       ; Lost fanout                            ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25..29]        ; Lost fanout                            ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0..18,23..24] ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0..18,23..24] ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37..42]      ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37..42]      ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[0]           ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[0]           ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[1]           ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[1]           ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[2..3]        ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[2..3]        ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[4]           ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[4]           ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[5..8]        ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[5..8]        ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[9]           ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[9]           ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[10..17]      ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[10..17]      ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[18..19]      ; Stuck at GND due to stuck port data_in ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[18..19]      ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 474                                                                                 ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                          ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                  ; due to stuck port data_in ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qopmode_o_reg1[0] ; Stuck at VCC              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9],    ;
;                                                                                                                  ; due to stuck port data_in ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]    ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                  ; due to stuck port data_in ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[3]  ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[0],   ;
;                                                                                                                  ; due to stuck port data_in ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[1],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[2],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[3],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[4],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[5],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[6],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[7],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[8],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[9],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[10],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[11],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[12],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[13],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[14],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[15],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[16],  ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[17]   ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                  ; due to stuck port data_in ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[4]  ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13],   ;
;                                                                                                                  ; due to stuck port data_in ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2],    ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]     ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0],    ;
;                                                                                                                  ; due to stuck port data_in ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[10],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37], ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38], ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39], ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40], ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41], ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]  ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg2[0]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0],    ;
;                                                                                                                  ; due to stuck port data_in ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[10],   ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[37], ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[38], ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[39], ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[40], ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[41], ;
;                                                                                                                  ;                           ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qmult_o_reg[42]  ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[0]  ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[23],  ;
;                                                                                                                  ; due to stuck port data_in ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[24]   ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qinmode_o_reg[0]  ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[23],  ;
;                                                                                                                  ; due to stuck port data_in ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[24]   ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[2]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[2]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[3]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[3]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[4]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[4]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[5]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[5]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[6]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[6]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[7]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[7]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[8]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[8]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[9]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[9]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[10]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[10]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[11]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[11]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[12]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[12]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[13]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[13]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[14]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[14]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[15]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[15]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[17]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[17]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[18]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[18]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[23]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[23]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[24]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[24]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[16]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[16]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[0]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[17]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qc_o_reg1[0]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[17]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[0]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[18]   ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qd_o_reg1[0]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qad_o_reg1[18]   ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[0]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[0]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[1]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[1]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[2]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[2]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[3]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[3]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[4]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[4]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[5]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[5]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[6]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[6]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[7]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[7]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[0]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[0]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[9]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[9]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[10]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[10]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[11]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[11]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[12]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[12]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[13]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[13]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[14]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[14]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[8]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[8]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[16]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[16]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[17]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[17]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[18]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[18]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[23]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[23]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[24]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[24]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[1]      ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[1]     ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg1[15]     ; Stuck at GND              ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[15]    ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 292   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |advanced_dds|phase_accumulator[2]~reg0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |advanced_dds ;
+-----------------------+-------+----------------------------------------------+
; Parameter Name        ; Value ; Type                                         ;
+-----------------------+-------+----------------------------------------------+
; num_phase_bits        ; 16    ; Signed Integer                               ;
; num_output_bits       ; 14    ; Signed Integer                               ;
; num_sample_count_bits ; 32    ; Signed Integer                               ;
; use_explicit_blockram ; 1     ; Signed Integer                               ;
; add_extra_pipelining  ; 0     ; Signed Integer                               ;
; initial_phase_value   ; 5     ; Signed Integer                               ;
+-----------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco ;
+---------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------+
; inwidth                   ; 16    ; Signed Integer                                                                        ;
; number_of_bits_to_discard ; 1     ; Signed Integer                                                                        ;
; outwidth                  ; 15    ; Signed Integer                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                              ;
; NBD            ; 14    ; Signed Integer                                              ;
; SIN_EN         ; 1     ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                                                                                                       ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                       ; Untyped                                                                                                                                                    ;
; WIDTH_A                            ; 35                                    ; Signed Integer                                                                                                                                             ;
; WIDTHAD_A                          ; 10                                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_A                         ; 1024                                  ; Signed Integer                                                                                                                                             ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                                                                                                    ;
; WIDTH_B                            ; 35                                    ; Signed Integer                                                                                                                                             ;
; WIDTHAD_B                          ; 10                                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_B                         ; 1024                                  ; Signed Integer                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0                                ; Untyped                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                ; Untyped                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0                                ; Untyped                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Signed Integer                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                                                                                                    ;
; INIT_FILE                          ; ../advanced_dds/cosrom_lut_values.mif ; Untyped                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III                           ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_4i42                       ; Untyped                                                                                                                                                    ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                               ;
; NBO            ; 14    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                ;
; NBB            ; 17    ; Signed Integer                                                                                ;
; NBP            ; 14    ; Signed Integer                                                                                ;
; NBC            ; 27    ; Signed Integer                                                                                ;
; S              ; 13    ; Signed Integer                                                                                ;
; USE_DPORT      ; TRUE  ; String                                                                                        ;
; AREG           ; 2     ; Signed Integer                                                                                ;
; BREG           ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                      ;
; ADREG              ; 1                                                ; Signed Integer                                                      ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                      ;
; AREG               ; 2                                                ; Signed Integer                                                      ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                              ;
; A_INPUT            ; DIRECT                                           ; String                                                              ;
; BCASCREG           ; 1                                                ; Signed Integer                                                      ;
; BREG               ; 1                                                ; Signed Integer                                                      ;
; B_INPUT            ; DIRECT                                           ; String                                                              ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                      ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                      ;
; CREG               ; 1                                                ; Signed Integer                                                      ;
; DREG               ; 1                                                ; Signed Integer                                                      ;
; INMODEREG          ; 1                                                ; Signed Integer                                                      ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                     ;
; MREG               ; 1                                                ; Signed Integer                                                      ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                      ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                     ;
; PREG               ; 1                                                ; Signed Integer                                                      ;
; SEL_MASK           ; MASK                                             ; String                                                              ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                              ;
; USE_DPORT          ; TRUE                                             ; String                                                              ;
; USE_MULT           ; MULTIPLY                                         ; String                                                              ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                              ;
; USE_SIMD           ; ONE48                                            ; String                                                              ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; NBA            ; 16    ; Signed Integer                                                               ;
; NBO            ; 14    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; NBA            ; 5     ; Signed Integer                                                                                ;
; NBB            ; 17    ; Signed Integer                                                                                ;
; NBP            ; 14    ; Signed Integer                                                                                ;
; NBC            ; 27    ; Signed Integer                                                                                ;
; S              ; 13    ; Signed Integer                                                                                ;
; USE_DPORT      ; TRUE  ; String                                                                                        ;
; AREG           ; 2     ; Signed Integer                                                                                ;
; BREG           ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name     ; Value                                            ; Type                                                                ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------+
; ACASCREG           ; 1                                                ; Signed Integer                                                      ;
; ADREG              ; 1                                                ; Signed Integer                                                      ;
; ALUMODEREG         ; 1                                                ; Signed Integer                                                      ;
; AREG               ; 2                                                ; Signed Integer                                                      ;
; AUTORESET_PATDET   ; NO_RESET                                         ; String                                                              ;
; A_INPUT            ; DIRECT                                           ; String                                                              ;
; BCASCREG           ; 1                                                ; Signed Integer                                                      ;
; BREG               ; 1                                                ; Signed Integer                                                      ;
; B_INPUT            ; DIRECT                                           ; String                                                              ;
; CARRYINREG         ; 1                                                ; Signed Integer                                                      ;
; CARRYINSELREG      ; 1                                                ; Signed Integer                                                      ;
; CREG               ; 1                                                ; Signed Integer                                                      ;
; DREG               ; 1                                                ; Signed Integer                                                      ;
; INMODEREG          ; 1                                                ; Signed Integer                                                      ;
; MASK               ; 001111111111111111111111111111111111111111111111 ; Unsigned Binary                                                     ;
; MREG               ; 1                                                ; Signed Integer                                                      ;
; OPMODEREG          ; 1                                                ; Signed Integer                                                      ;
; PATTERN            ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                     ;
; PREG               ; 1                                                ; Signed Integer                                                      ;
; SEL_MASK           ; MASK                                             ; String                                                              ;
; SEL_PATTERN        ; PATTERN                                          ; String                                                              ;
; USE_DPORT          ; TRUE                                             ; String                                                              ;
; USE_MULT           ; MULTIPLY                                         ; String                                                              ;
; USE_PATTERN_DETECT ; NO_PATDET                                        ; String                                                              ;
; USE_SIMD           ; ONE48                                            ; String                                                              ;
+--------------------+--------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                            ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                         ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                         ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                         ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                         ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                         ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                         ;
; LATENCY                                        ; 0           ; Untyped                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                         ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                         ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                         ;
; CBXI_PARAMETER                                 ; mult_j211   ; Untyped                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                         ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                            ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                  ;
; LPM_WIDTHA                                     ; 23          ; Untyped                                                                                         ;
; LPM_WIDTHB                                     ; 14          ; Untyped                                                                                         ;
; LPM_WIDTHP                                     ; 37          ; Untyped                                                                                         ;
; LPM_WIDTHR                                     ; 37          ; Untyped                                                                                         ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                         ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                         ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                         ;
; LATENCY                                        ; 0           ; Untyped                                                                                         ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                         ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                         ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                         ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                                                                                         ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                         ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                         ;
; CBXI_PARAMETER                                 ; mult_j211   ; Untyped                                                                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                         ;
+------------------------------------------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                                                          ;
; Entity Instance                           ; sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 35                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 35                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                        ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                         ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                             ;
; Entity Instance                       ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                            ;
;     -- LPM_WIDTHB                     ; 14                                                                                                            ;
;     -- LPM_WIDTHP                     ; 37                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                            ;
; Entity Instance                       ; sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 23                                                                                                            ;
;     -- LPM_WIDTHB                     ; 14                                                                                                            ;
;     -- LPM_WIDTHP                     ; 37                                                                                                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                            ;
;     -- USE_EAB                        ; OFF                                                                                                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                               ;
+----------------+--------+----------+---------------------------------------------------------------------------------------+
; OVERFLOW       ; Output ; Info     ; Explicitly unconnected                                                                ;
; PATTERNDETECT  ; Output ; Info     ; Explicitly unconnected                                                                ;
; PATTERNBDETECT ; Output ; Info     ; Explicitly unconnected                                                                ;
; UNDERFLOW      ; Output ; Info     ; Explicitly unconnected                                                                ;
; CARRYOUT       ; Output ; Info     ; Explicitly unconnected                                                                ;
; P[32..0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; P[47]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; ALUMODE[3..2]  ; Input  ; Info     ; Stuck at GND                                                                          ;
; CARRYINSEL     ; Input  ; Info     ; Stuck at GND                                                                          ;
; INMODE[1..0]   ; Input  ; Info     ; Stuck at GND                                                                          ;
; INMODE[4]      ; Input  ; Info     ; Stuck at GND                                                                          ;
; INMODE[2]      ; Input  ; Info     ; Stuck at VCC                                                                          ;
; OPMODE[6]      ; Input  ; Info     ; Stuck at GND                                                                          ;
; OPMODE[3]      ; Input  ; Info     ; Stuck at GND                                                                          ;
; OPMODE[2]      ; Input  ; Info     ; Stuck at VCC                                                                          ;
; OPMODE[1]      ; Input  ; Info     ; Stuck at GND                                                                          ;
; OPMODE[0]      ; Input  ; Info     ; Stuck at VCC                                                                          ;
; A[18..0]       ; Input  ; Info     ; Stuck at GND                                                                          ;
; B[0]           ; Input  ; Info     ; Stuck at GND                                                                          ;
; C[19..0]       ; Input  ; Info     ; Stuck at GND                                                                          ;
; CARRYIN        ; Input  ; Info     ; Stuck at GND                                                                          ;
; D[18..0]       ; Input  ; Info     ; Stuck at GND                                                                          ;
; CARRYCASCOUT   ; Output ; Info     ; Explicitly unconnected                                                                ;
; MULTSIGNOUT    ; Output ; Info     ; Explicitly unconnected                                                                ;
; CARRYCASCIN    ; Input  ; Info     ; Stuck at GND                                                                          ;
; MULTSIGNIN     ; Input  ; Info     ; Stuck at GND                                                                          ;
; CEAD           ; Input  ; Info     ; Stuck at VCC                                                                          ;
; CEALUMODE      ; Input  ; Info     ; Stuck at VCC                                                                          ;
; CEC            ; Input  ; Info     ; Stuck at VCC                                                                          ;
; CECARRYIN      ; Input  ; Info     ; Stuck at VCC                                                                          ;
; CECTRL         ; Input  ; Info     ; Stuck at VCC                                                                          ;
; CED            ; Input  ; Info     ; Stuck at VCC                                                                          ;
; CEINMODE       ; Input  ; Info     ; Stuck at VCC                                                                          ;
; RSTA           ; Input  ; Info     ; Stuck at GND                                                                          ;
; RSTALLCARRYIN  ; Input  ; Info     ; Stuck at GND                                                                          ;
; RSTALUMODE     ; Input  ; Info     ; Stuck at GND                                                                          ;
; RSTB           ; Input  ; Info     ; Stuck at GND                                                                          ;
; RSTC           ; Input  ; Info     ; Stuck at GND                                                                          ;
; RSTCTRL        ; Input  ; Info     ; Stuck at GND                                                                          ;
; RSTD           ; Input  ; Info     ; Stuck at GND                                                                          ;
; RSTINMODE      ; Input  ; Info     ; Stuck at GND                                                                          ;
; RSTM           ; Input  ; Info     ; Stuck at GND                                                                          ;
; RSTP           ; Input  ; Info     ; Stuck at GND                                                                          ;
+----------------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i" ;
+------------+--------+----------+----------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                              ;
+------------+--------+----------+----------------------------------------------------------------------+
; ce1        ; Input  ; Info     ; Stuck at VCC                                                         ;
; ce2        ; Input  ; Info     ; Stuck at VCC                                                         ;
; cem        ; Input  ; Info     ; Stuck at VCC                                                         ;
; cep        ; Input  ; Info     ; Stuck at VCC                                                         ;
; a[4]       ; Input  ; Info     ; Stuck at GND                                                         ;
; b[16..13]  ; Input  ; Info     ; Stuck at GND                                                         ;
; c[12..0]   ; Input  ; Info     ; Stuck at GND                                                         ;
; c[26]      ; Input  ; Info     ; Stuck at GND                                                         ;
; d          ; Input  ; Info     ; Stuck at GND                                                         ;
; mode[3..2] ; Input  ; Info     ; Stuck at VCC                                                         ;
; mode[4]    ; Input  ; Info     ; Stuck at GND                                                         ;
; mode[0]    ; Input  ; Info     ; Stuck at VCC                                                         ;
; acin       ; Input  ; Info     ; Stuck at GND                                                         ;
; bcin       ; Input  ; Info     ; Stuck at GND                                                         ;
; pcin       ; Input  ; Info     ; Stuck at GND                                                         ;
; acout      ; Output ; Info     ; Explicitly unconnected                                               ;
; bcout      ; Output ; Info     ; Explicitly unconnected                                               ;
; pcout      ; Output ; Info     ; Explicitly unconnected                                               ;
+------------+--------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco"             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; outdata[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 21 11:07:09 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off advanced_dds -c advanced_dds
Info: Found 2 design units, including 2 entities, in source file ../rtl/advanced_dds/dsp_DSP48E1.v
    Info: Found entity 1: dsp48_wrap
    Info: Found entity 2: dsp48_wrap_f
Info: Found 1 design units, including 1 entities, in source file ../rtl/advanced_dds/cos_int.v
    Info: Found entity 1: cosine_int
Info: Found 1 design units, including 1 entities, in source file ../rtl/quartus_9_special_rtl/altera_cosrom_generic_megafunction.v
    Info: Found entity 1: altera_cosrom_generic_megafunction
Info: Found 1 design units, including 1 entities, in source file ../rtl/advanced_dds/advanced_dds.v
    Info: Found entity 1: advanced_dds
Info: Elaborating entity "advanced_dds" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at advanced_dds.v(38): truncated value with size 32 to match size of target (16)
Warning: Using design file ../rtl/safely_discard_upper_sign_bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: safely_discard_upper_sign_bits
Info: Elaborating entity "safely_discard_upper_sign_bits" for hierarchy "safely_discard_upper_sign_bits:safely_discard_upper_sign_bits_triangular_nco"
Warning: Using design file ../rtl/advanced_dds/sincos_w_block_ram_megacore.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sincos_w_block_ram_megacore
Info: Elaborating entity "sincos_w_block_ram_megacore" for hierarchy "sincos_w_block_ram_megacore:sincos_inst"
Warning (10175): Verilog HDL warning at sincos_w_block_ram_megacore.v(56): ignoring unsupported system task
Warning (10175): Verilog HDL warning at sincos_w_block_ram_megacore.v(57): ignoring unsupported system task
Warning: Using design file ../rtl/advanced_dds/cosrom_w_explicit_block_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cosrom_w_explicit_block_ram
Info: Elaborating entity "cosrom_w_explicit_block_ram" for hierarchy "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst"
Info: Elaborating entity "altera_cosrom_generic_megafunction" for hierarchy "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst"
Info: Elaborating entity "altsyncram" for hierarchy "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component"
Info: Instantiated megafunction "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "../advanced_dds/cosrom_lut_values.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "numwords_b" = "1024"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "widthad_b" = "10"
    Info: Parameter "width_a" = "35"
    Info: Parameter "width_b" = "35"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4i42.tdf
    Info: Found entity 1: altsyncram_4i42
Info: Elaborating entity "altsyncram_4i42" for hierarchy "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated"
Info: Elaborating entity "cosine_int" for hierarchy "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0"
Info: Elaborating entity "dsp48_wrap" for hierarchy "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i"
Warning: Using design file ../rtl/advanced_dds/DSP48E1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: DSP48E1
Warning (10236): Verilog HDL Implicit Net warning at DSP48E1.v(1087): created implicit net for "the_auto_reset_patdet"
Info: Elaborating entity "DSP48E1" for hierarchy "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst"
Warning (10036): Verilog HDL or VHDL warning at DSP48E1.v(198): object "invalid_opmode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DSP48E1.v(198): object "ping_opmode_drc_check" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DSP48E1.v(950): object "mult_cout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DSP48E1.v(998): object "cout4" assigned a value but never read
Warning (10175): Verilog HDL warning at DSP48E1.v(247): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(248): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(244): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(257): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(258): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(267): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(268): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(295): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(296): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(292): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(306): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(307): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(334): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(335): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(344): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(345): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(354): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(355): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(365): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(366): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(375): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(376): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(372): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(399): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(400): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(396): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(409): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(410): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(406): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(419): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(420): ignoring unsupported system task
Warning (10762): Verilog HDL Case Statement warning at DSP48E1.v(416): can't check case statement for completeness because the case expression has too many possible states
Warning (10175): Verilog HDL warning at DSP48E1.v(429): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(430): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(439): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(440): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(450): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(451): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(478): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(479): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(488): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(489): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(498): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(499): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(508): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(509): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(885): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(1057): ignoring unsupported system task
Warning (10175): Verilog HDL warning at DSP48E1.v(1058): ignoring unsupported system task
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "sincos_w_block_ram_megacore:sincos_inst|cosrom_w_explicit_block_ram:cosrom_inst|altera_cosrom_generic_megafunction:altera_cosrom_generic_megafunction_inst|altsyncram:altsyncram_component|altsyncram_4i42:auto_generated|q_a[21]"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|Mult0"
Info: Elaborated megafunction instantiation "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0"
Info: Instantiated megafunction "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "23"
    Info: Parameter "LPM_WIDTHB" = "14"
    Info: Parameter "LPM_WIDTHP" = "37"
    Info: Parameter "LPM_WIDTHR" = "37"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_j211.tdf
    Info: Found entity 1: mult_j211
Info: Ignored 66 buffer(s)
    Info: Ignored 66 SOFT buffer(s)
Info: 108 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qb_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg7" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[17]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[32]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[47]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|carrycascout_o_reg" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[25]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[26]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[27]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[28]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_1|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qa_o_reg2[29]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qcarryin_o_reg7" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[14]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[15]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[16]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[17]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[18]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[19]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[20]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[21]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[22]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[23]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[24]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[25]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[26]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[27]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[28]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[29]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[30]" lost all its fanouts during netlist optimizations.
    Info: Register "sincos_w_block_ram_megacore:sincos_inst|cosine_int:cos_0|dsp48_wrap:dsp_i|DSP48E1:DSP48E1_inst|qp_o_reg1[31]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Implemented 557 device resources after synthesis - the final resource count might be different
    Info: Implemented 19 input pins
    Info: Implemented 90 output pins
    Info: Implemented 414 logic cells
    Info: Implemented 26 RAM segments
    Info: Implemented 8 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 231 megabytes
    Info: Processing ended: Sun Apr 21 11:07:13 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


