{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619306354172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619306354172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 24 17:19:13 2021 " "Processing started: Sat Apr 24 17:19:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619306354172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306354172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off em_project_final -c em_project_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off em_project_final -c em_project_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306354172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619306356688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619306356688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project_final/src/vtc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project_final/src/vtc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vtc " "Found entity 1: vtc" {  } { { "../src/vtc.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/vtc.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project_final/src/reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project_final/src/reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "../src/reset.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/reset.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project_final/src/pixel_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project_final/src/pixel_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_gen " "Found entity 1: pixel_gen" {  } { { "../src/pixel_gen.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/pixel_gen.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/em_project_final_pd.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/em_project_final_pd.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd " "Found entity 1: em_project_final_pd" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "em_project_final_pd/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_1 " "Found entity 1: em_project_final_pd_mm_interconnect_1" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_avalon_st_adapter " "Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_1_rsp_mux " "Found entity 1: em_project_final_pd_mm_interconnect_1_rsp_mux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374354 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_1_cmd_mux " "Found entity 1: em_project_final_pd_mm_interconnect_1_cmd_mux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_1_cmd_demux " "Found entity 1: em_project_final_pd_mm_interconnect_1_cmd_demux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374385 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374385 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374385 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374385 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_1_router_001_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_1_router_001_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374432 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_1_router_001 " "Found entity 2: em_project_final_pd_mm_interconnect_1_router_001" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_1_router_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_1_router_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374432 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_1_router " "Found entity 2: em_project_final_pd_mm_interconnect_1_router" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0 " "Found entity 1: em_project_final_pd_mm_interconnect_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_rsp_mux_001 " "Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_mux_001" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_rsp_mux " "Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_mux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_rsp_demux_003 " "Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_demux_003" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_rsp_demux_001 " "Found entity 1: em_project_final_pd_mm_interconnect_0_rsp_demux_001" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_cmd_mux_003 " "Found entity 1: em_project_final_pd_mm_interconnect_0_cmd_mux_003" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_cmd_mux " "Found entity 1: em_project_final_pd_mm_interconnect_0_cmd_mux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_cmd_demux_001 " "Found entity 1: em_project_final_pd_mm_interconnect_0_cmd_demux_001" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_cmd_demux " "Found entity 1: em_project_final_pd_mm_interconnect_0_cmd_demux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374588 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_router_005_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_0_router_005_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374588 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_0_router_005 " "Found entity 2: em_project_final_pd_mm_interconnect_0_router_005" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_router_002_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_0_router_002_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374588 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_0_router_002 " "Found entity 2: em_project_final_pd_mm_interconnect_0_router_002" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_router_001_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_0_router_001_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374604 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_0_router_001 " "Found entity 2: em_project_final_pd_mm_interconnect_0_router_001" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel em_project_final_pd_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel em_project_final_pd_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at em_project_final_pd_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_mm_interconnect_0_router_default_decode " "Found entity 1: em_project_final_pd_mm_interconnect_0_router_default_decode" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374614 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_mm_interconnect_0_router " "Found entity 2: em_project_final_pd_mm_interconnect_0_router" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_sdram_controller_0_input_efifo_module " "Found entity 1: em_project_final_pd_sdram_controller_0_input_efifo_module" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374620 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_sdram_controller_0 " "Found entity 2: em_project_final_pd_sdram_controller_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_pll_sdram " "Found entity 1: em_project_final_pd_pll_sdram" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_pll_rfr " "Found entity 1: em_project_final_pd_pll_rfr" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619306374635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374635 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374635 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374635 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374635 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374635 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374635 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1619306374651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_pio_0 " "Found entity 1: em_project_final_pd_pio_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_master_0 " "Found entity 1: em_project_final_pd_master_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_master_0_p2b_adapter " "Found entity 1: em_project_final_pd_master_0_p2b_adapter" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_master_0_b2p_adapter " "Found entity 1: em_project_final_pd_master_0_b2p_adapter" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374682 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374682 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374682 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374682 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374682 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374682 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_master_0_timing_adt " "Found entity 1: em_project_final_pd_master_0_timing_adt" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374713 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374713 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v 7 7 " "Found 7 design units, including 7 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_fifo_0_dual_clock_fifo " "Found entity 1: em_project_final_pd_fifo_0_dual_clock_fifo" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374761 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_fifo_0_dcfifo_with_controls " "Found entity 2: em_project_final_pd_fifo_0_dcfifo_with_controls" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374761 ""} { "Info" "ISGN_ENTITY_NAME" "3 em_project_final_pd_fifo_0_map_avalonmm_to_avalonst " "Found entity 3: em_project_final_pd_fifo_0_map_avalonmm_to_avalonst" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374761 ""} { "Info" "ISGN_ENTITY_NAME" "4 em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info " "Found entity 4: em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374761 ""} { "Info" "ISGN_ENTITY_NAME" "5 em_project_final_pd_fifo_0_map_avalonmm_to_avalonst_other_info " "Found entity 5: em_project_final_pd_fifo_0_map_avalonmm_to_avalonst_other_info" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374761 ""} { "Info" "ISGN_ENTITY_NAME" "6 em_project_final_pd_fifo_0_map_fifo_other_info_to_avalonst " "Found entity 6: em_project_final_pd_fifo_0_map_fifo_other_info_to_avalonst" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374761 ""} { "Info" "ISGN_ENTITY_NAME" "7 em_project_final_pd_fifo_0 " "Found entity 7: em_project_final_pd_fifo_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v 7 7 " "Found 7 design units, including 7 entities, in source file em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final_pd_dma_0_read_data_mux " "Found entity 1: em_project_final_pd_dma_0_read_data_mux" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374769 ""} { "Info" "ISGN_ENTITY_NAME" "2 em_project_final_pd_dma_0_byteenables " "Found entity 2: em_project_final_pd_dma_0_byteenables" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374769 ""} { "Info" "ISGN_ENTITY_NAME" "3 em_project_final_pd_dma_0_fifo_module_fifo_ram_module " "Found entity 3: em_project_final_pd_dma_0_fifo_module_fifo_ram_module" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374769 ""} { "Info" "ISGN_ENTITY_NAME" "4 em_project_final_pd_dma_0_fifo_module " "Found entity 4: em_project_final_pd_dma_0_fifo_module" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374769 ""} { "Info" "ISGN_ENTITY_NAME" "5 em_project_final_pd_dma_0_mem_read " "Found entity 5: em_project_final_pd_dma_0_mem_read" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374769 ""} { "Info" "ISGN_ENTITY_NAME" "6 em_project_final_pd_dma_0_mem_write " "Found entity 6: em_project_final_pd_dma_0_mem_write" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 491 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374769 ""} { "Info" "ISGN_ENTITY_NAME" "7 em_project_final_pd_dma_0 " "Found entity 7: em_project_final_pd_dma_0" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374769 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "em_project_final.sv(159) " "Verilog HDL Module Instantiation warning at em_project_final.sv(159): ignored dangling comma in List of Port Connections" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1619306374772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/elena/documents/quartus_workspace/em_project_final/src/em_project_final.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/elena/documents/quartus_workspace/em_project_final/src/em_project_final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 em_project_final " "Found entity 1: em_project_final" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306374773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306374773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_0_out_startofpacke em_project_final.sv(154) " "Verilog HDL Implicit Net warning at em_project_final.sv(154): created implicit net for \"fifo_0_out_startofpacke\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306374774 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "em_project_final_pd_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619306374825 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "em_project_final_pd_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619306374825 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "em_project_final_pd_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619306374825 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "em_project_final_pd_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at em_project_final_pd_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1619306374825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "em_project_final " "Elaborating entity \"em_project_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619306378805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vtc vtc:VGA_VTC " "Elaborating entity \"vtc\" for hierarchy \"vtc:VGA_VTC\"" {  } { { "../src/em_project_final.sv" "VGA_VTC" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306378837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vtc.sv(64) " "Verilog HDL assignment warning at vtc.sv(64): truncated value with size 32 to match size of target (12)" {  } { { "../src/vtc.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/vtc.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619306378837 "|em_project_final|vtc:VGA_VTC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vtc.sv(68) " "Verilog HDL assignment warning at vtc.sv(68): truncated value with size 32 to match size of target (12)" {  } { { "../src/vtc.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/vtc.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619306378837 "|em_project_final|vtc:VGA_VTC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vtc.sv(72) " "Verilog HDL assignment warning at vtc.sv(72): truncated value with size 32 to match size of target (12)" {  } { { "../src/vtc.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/vtc.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619306378837 "|em_project_final|vtc:VGA_VTC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vtc.sv(77) " "Verilog HDL assignment warning at vtc.sv(77): truncated value with size 32 to match size of target (12)" {  } { { "../src/vtc.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/vtc.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619306378837 "|em_project_final|vtc:VGA_VTC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vtc.sv(79) " "Verilog HDL assignment warning at vtc.sv(79): truncated value with size 32 to match size of target (12)" {  } { { "../src/vtc.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/vtc.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619306378837 "|em_project_final|vtc:VGA_VTC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_gen pixel_gen:PIXEL_GEN " "Elaborating entity \"pixel_gen\" for hierarchy \"pixel_gen:PIXEL_GEN\"" {  } { { "../src/em_project_final.sv" "PIXEL_GEN" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306378868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd em_project_final_pd:PD " "Elaborating entity \"em_project_final_pd\" for hierarchy \"em_project_final_pd:PD\"" {  } { { "../src/em_project_final.sv" "PD" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306378899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_dma_0 em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0 " "Elaborating entity \"em_project_final_pd_dma_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "dma_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306378946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_dma_0_read_data_mux em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_read_data_mux:the_em_project_final_pd_dma_0_read_data_mux " "Elaborating entity \"em_project_final_pd_dma_0_read_data_mux\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_read_data_mux:the_em_project_final_pd_dma_0_read_data_mux\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "the_em_project_final_pd_dma_0_read_data_mux" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306379018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_dma_0_byteenables em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_byteenables:the_em_project_final_pd_dma_0_byteenables " "Elaborating entity \"em_project_final_pd_dma_0_byteenables\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_byteenables:the_em_project_final_pd_dma_0_byteenables\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "the_em_project_final_pd_dma_0_byteenables" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306379042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_dma_0_fifo_module em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module " "Elaborating entity \"em_project_final_pd_dma_0_fifo_module\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "the_em_project_final_pd_dma_0_fifo_module" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306379058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_dma_0_fifo_module_fifo_ram_module em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram " "Elaborating entity \"em_project_final_pd_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "em_project_final_pd_dma_0_fifo_module_fifo_ram" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306379105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "lpm_ram_dp_component" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306379230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306379261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306379261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306379261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306379261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306379261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306379261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306379261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 7 " "Parameter \"lpm_widthad\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306379261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306379261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306379261 ""}  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619306379261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306379576 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306379623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306379798 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306379834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hm02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hm02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hm02 " "Found entity 1: altsyncram_hm02" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306379954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306379954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hm02 em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated " "Elaborating entity \"altsyncram_hm02\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306379956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_dma_0_mem_read em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_mem_read:the_em_project_final_pd_dma_0_mem_read " "Elaborating entity \"em_project_final_pd_dma_0_mem_read\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_mem_read:the_em_project_final_pd_dma_0_mem_read\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "the_em_project_final_pd_dma_0_mem_read" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306380010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_dma_0_mem_write em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_mem_write:the_em_project_final_pd_dma_0_mem_write " "Elaborating entity \"em_project_final_pd_dma_0_mem_write\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_mem_write:the_em_project_final_pd_dma_0_mem_write\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "the_em_project_final_pd_dma_0_mem_write" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306380041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_fifo_0 em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0 " "Elaborating entity \"em_project_final_pd_fifo_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "fifo_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306380071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_fifo_0_dcfifo_with_controls em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"em_project_final_pd_fifo_0_dcfifo_with_controls\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "the_dcfifo_with_controls" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306380094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_fifo_0_dual_clock_fifo em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo " "Elaborating entity \"em_project_final_pd_fifo_0_dual_clock_fifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "the_dcfifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306380156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "dual_clock_fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306380911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306380927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306380927 ""}  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619306380927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_pq62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_pq62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_pq62 " "Found entity 1: dcfifo_pq62" {  } { { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306381005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306381005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_pq62 em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated " "Elaborating entity \"dcfifo_pq62\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rab " "Found entity 1: a_gray2bin_rab" {  } { { "db/a_gray2bin_rab.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/a_gray2bin_rab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306381052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306381052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rab em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|a_gray2bin_rab:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rab\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|a_gray2bin_rab:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_pq62.tdf" "wrptr_g_gray2bin" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/a_graycounter_qv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306381160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306381160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_pq62.tdf" "rdptr_g1p" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/a_graycounter_mdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306381269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306381269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_pq62.tdf" "wrptr_g1p" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8d1 " "Found entity 1: altsyncram_o8d1" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306381394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306381394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8d1 em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram " "Elaborating entity \"altsyncram_o8d1\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\"" {  } { { "db/dcfifo_pq62.tdf" "fifo_ram" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306381456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306381456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_pq62.tdf" "rdaclr" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306381503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306381503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_pq62.tdf" "rs_dgwp" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306381550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306381550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe14 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe14\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe14" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306381597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306381597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|dffpipe_re9:ws_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|dffpipe_re9:ws_brp\"" {  } { { "db/dcfifo_pq62.tdf" "ws_brp" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306381650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306381650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_pq62.tdf" "ws_dgrp" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306381701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306381701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe18 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe18\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe18" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c06 " "Found entity 1: cmpr_c06" {  } { { "db/cmpr_c06.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/cmpr_c06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306381841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306381841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c06 em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|cmpr_c06:rdempty_eq_comp " "Elaborating entity \"cmpr_c06\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|cmpr_c06:rdempty_eq_comp\"" {  } { { "db/dcfifo_pq62.tdf" "rdempty_eq_comp" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "rdreq_sync_i" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_fifo_0_map_avalonmm_to_avalonst em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"em_project_final_pd_fifo_0_map_avalonmm_to_avalonst\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "the_map_avalonmm_to_avalonst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info " "Elaborating entity \"em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "the_dcfifo_other_info" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306381953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "dual_clock_fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306382479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306382505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306382506 ""}  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619306382506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_b162.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_b162.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_b162 " "Found entity 1: dcfifo_b162" {  } { { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306382606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306382606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_b162 em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated " "Elaborating entity \"dcfifo_b162\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306382606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29d1 " "Found entity 1: altsyncram_29d1" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306382759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306382759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29d1 em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram " "Elaborating entity \"altsyncram_29d1\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\"" {  } { { "db/dcfifo_b162.tdf" "fifo_ram" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306382759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306382821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306382821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|alt_synch_pipe_dpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\"" {  } { { "db/dcfifo_b162.tdf" "rs_dgwp" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306382821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306382868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306382868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ue9:dffpipe6 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ue9:dffpipe6\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe6" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306382868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/alt_synch_pipe_epl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306382915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306382915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|alt_synch_pipe_epl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|alt_synch_pipe_epl:ws_dgrp\"" {  } { { "db/dcfifo_b162.tdf" "ws_dgrp" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306382931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306382962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306382962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_ve9:dffpipe9 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_ve9:dffpipe9\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe9" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/alt_synch_pipe_epl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306382962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_fifo_0_map_avalonmm_to_avalonst_other_info em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info " "Elaborating entity \"em_project_final_pd_fifo_0_map_avalonmm_to_avalonst_other_info\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "the_map_avalonmm_to_avalonst_other_info" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306383009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_fifo_0_map_fifo_other_info_to_avalonst em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst " "Elaborating entity \"em_project_final_pd_fifo_0_map_fifo_other_info_to_avalonst\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "the_map_fifo_other_info_to_avalonst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306383040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_master_0 em_project_final_pd:PD\|em_project_final_pd_master_0:master_0 " "Elaborating entity \"em_project_final_pd_master_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "master_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306383071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306383103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306383148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306383261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306383285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306383286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306383286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306383286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306383286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306383286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306383286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306383286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306383286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306383286 ""}  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619306383286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306383298 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306383328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306384811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_master_0_timing_adt em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|em_project_final_pd_master_0_timing_adt:timing_adt " "Elaborating entity \"em_project_final_pd_master_0_timing_adt\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|em_project_final_pd_master_0_timing_adt:timing_adt\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "timing_adt" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385776 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready em_project_final_pd_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at em_project_final_pd_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619306385776 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|em_project_final_pd_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "b2p" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "p2b" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "transacto" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306385989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_master_0_b2p_adapter em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|em_project_final_pd_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"em_project_final_pd_master_0_b2p_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|em_project_final_pd_master_0_b2p_adapter:b2p_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "b2p_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306386114 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel em_project_final_pd_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at em_project_final_pd_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619306386114 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|em_project_final_pd_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 em_project_final_pd_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at em_project_final_pd_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619306386114 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_master_0:master_0|em_project_final_pd_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_master_0_p2b_adapter em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|em_project_final_pd_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"em_project_final_pd_master_0_p2b_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|em_project_final_pd_master_0_p2b_adapter:p2b_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "p2b_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306386145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" "rst_controller" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306386176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306386208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306386223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_pio_0 em_project_final_pd:PD\|em_project_final_pd_pio_0:pio_0 " "Elaborating entity \"em_project_final_pd_pio_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pio_0:pio_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "pio_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306386254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0 " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "pll_reconfig_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306386286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306386333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619306386333 "|em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1619306386523 "|em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1619306386523 "|em_project_final|em_project_final_pd:PD|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "self_reset_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_pll_rfr em_project_final_pd:PD\|em_project_final_pd_pll_rfr:pll_rfr " "Elaborating entity \"em_project_final_pd_pll_rfr\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_rfr:pll_rfr\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "pll_rfr" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll em_project_final_pd:PD\|em_project_final_pd_pll_rfr:pll_rfr\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_rfr:pll_rfr\|altera_pll:altera_pll_i\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v" "altera_pll_i" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387526 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1619306387557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "em_project_final_pd:PD\|em_project_final_pd_pll_rfr:pll_rfr\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_rfr:pll_rfr\|altera_pll:altera_pll_i\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "em_project_final_pd:PD\|em_project_final_pd_pll_rfr:pll_rfr\|altera_pll:altera_pll_i " "Instantiated megafunction \"em_project_final_pd:PD\|em_project_final_pd_pll_rfr:pll_rfr\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 74.242424 MHz " "Parameter \"output_clock_frequency0\" = \"74.242424 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 74.242424 MHz " "Parameter \"output_clock_frequency1\" = \"74.242424 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387589 ""}  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_rfr.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619306387589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_pll_sdram em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram " "Elaborating entity \"em_project_final_pd_pll_sdram\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "pll_sdram" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "altera_pll_i" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387636 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619306387651 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619306387651 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619306387651 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1619306387651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Instantiated megafunction \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 -2972 ps " "Parameter \"phase_shift0\" = \"-2972 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 143.000000 MHz " "Parameter \"output_clock_frequency1\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 143.000000 MHz " "Parameter \"output_clock_frequency2\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 72 " "Parameter \"m_cnt_hi_div\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 71 " "Parameter \"m_cnt_lo_div\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 5 " "Parameter \"n_cnt_hi_div\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 5 " "Parameter \"n_cnt_lo_div\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en false " "Parameter \"n_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 3 " "Parameter \"c_cnt_hi_div0\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 3 " "Parameter \"c_cnt_prst0\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 7 " "Parameter \"c_cnt_ph_mux_prst0\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 3 " "Parameter \"c_cnt_hi_div1\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 2 " "Parameter \"c_cnt_lo_div1\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 true " "Parameter \"c_cnt_odd_div_duty_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 3 " "Parameter \"c_cnt_hi_div2\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 2 " "Parameter \"c_cnt_lo_div2\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 false " "Parameter \"c_cnt_bypass_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 true " "Parameter \"c_cnt_odd_div_duty_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 1 " "Parameter \"pll_vco_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 12000 " "Parameter \"pll_bwctrl\" = \"12000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 715.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"715.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306387682 ""}  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619306387682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387682 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387792 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387870 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387901 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306387917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388005 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619306388026 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619306388027 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619306388027 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1619306388027 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388094 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_sdram_controller_0 em_project_final_pd:PD\|em_project_final_pd_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"em_project_final_pd_sdram_controller_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_sdram_controller_0:sdram_controller_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "sdram_controller_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_sdram_controller_0_input_efifo_module em_project_final_pd:PD\|em_project_final_pd_sdram_controller_0:sdram_controller_0\|em_project_final_pd_sdram_controller_0_input_efifo_module:the_em_project_final_pd_sdram_controller_0_input_efifo_module " "Elaborating entity \"em_project_final_pd_sdram_controller_0_input_efifo_module\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_sdram_controller_0:sdram_controller_0\|em_project_final_pd_sdram_controller_0_input_efifo_module:the_em_project_final_pd_sdram_controller_0_input_efifo_module\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" "the_em_project_final_pd_sdram_controller_0_input_efifo_module" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "mm_interconnect_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "dma_0_read_master_translator" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dma_0_control_port_slave_translator\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "dma_0_control_port_slave_translator" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_translator" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_translator" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306388957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_0_read_master_agent\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "dma_0_read_master_agent" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_0_control_port_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_0_control_port_slave_agent\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "dma_0_control_port_slave_agent" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_0_control_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dma_0_control_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "dma_0_control_port_slave_agent_rsp_fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_agent_rdata_fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_agent" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rsp_fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rdata_fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router:router " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router:router\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "router" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router_default_decode em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router:router\|em_project_final_pd_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router_default_decode\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router:router\|em_project_final_pd_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router_001 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router_001\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_001:router_001\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "router_001" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router_001_default_decode em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_001:router_001\|em_project_final_pd_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router_001_default_decode\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_001:router_001\|em_project_final_pd_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router_002 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router_002\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_002:router_002\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "router_002" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router_002_default_decode em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_002:router_002\|em_project_final_pd_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router_002_default_decode\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_002:router_002\|em_project_final_pd_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router_005 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router_005\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_005:router_005\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "router_005" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_router_005_default_decode em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_005:router_005\|em_project_final_pd_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_router_005_default_decode\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_router_005:router_005\|em_project_final_pd_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "master_0_master_limiter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_burst_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306389975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619306389987 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_cmd_demux em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_cmd_demux\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_cmd_demux_001 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_cmd_demux_001\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_cmd_mux em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_cmd_mux\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_cmd_mux_003 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_cmd_mux_003\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_rsp_demux_001 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_rsp_demux_001\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_rsp_demux_003 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_rsp_demux_003\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_rsp_mux em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_rsp_mux\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_rsp_mux_001 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_rsp_mux_001\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_rsp_width_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 2036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619306390740 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619306390740 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619306390740 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "sdram_controller_0_s1_cmd_width_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "crosser" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306390928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_avalon_st_adapter em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_1 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"em_project_final_pd_mm_interconnect_1\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "mm_interconnect_1" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_0_write_master_translator\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "dma_0_write_master_translator" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_0_in_translator\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "fifo_0_in_translator" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:dma_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:dma_0_write_master_agent\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "dma_0_write_master_agent" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_0_in_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_0_in_agent\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "fifo_0_in_agent" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_0_in_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_0_in_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_0_in_agent_rsp_fifo\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "fifo_0_in_agent_rsp_fifo" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_1_router em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_router:router " "Elaborating entity \"em_project_final_pd_mm_interconnect_1_router\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_router:router\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "router" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_1_router_default_decode em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_router:router\|em_project_final_pd_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"em_project_final_pd_mm_interconnect_1_router_default_decode\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_router:router\|em_project_final_pd_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_1_router_001 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"em_project_final_pd_mm_interconnect_1_router_001\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_router_001:router_001\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "router_001" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_1_router_001_default_decode em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_router_001:router_001\|em_project_final_pd_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"em_project_final_pd_mm_interconnect_1_router_001_default_decode\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_router_001:router_001\|em_project_final_pd_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_0_in_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_0_in_burst_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "fifo_0_in_burst_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_0_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_0_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619306391869 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_0_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_0_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_0_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306391947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_1_cmd_demux em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"em_project_final_pd_mm_interconnect_1_cmd_demux\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306392072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_1_cmd_mux em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"em_project_final_pd_mm_interconnect_1_cmd_mux\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306392104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "em_project_final_pd_mm_interconnect_1_rsp_mux em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"em_project_final_pd_mm_interconnect_1_rsp_mux\" for hierarchy \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_1:mm_interconnect_1\|em_project_final_pd_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_mm_interconnect_1.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306392135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller em_project_final_pd:PD\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"em_project_final_pd:PD\|altera_reset_controller:rst_controller_004\"" {  } { { "em_project_final_pd/synthesis/em_project_final_pd.v" "rst_controller_004" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306392256 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1619306393961 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619306394661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.04.24.17:20:02 Progress: Loading sldebe8bc21/alt_sld_fab_wrapper_hw.tcl " "2021.04.24.17:20:02 Progress: Loading sldebe8bc21/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306402620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306407543 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306407791 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306413899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306414041 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306414207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306414395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306414410 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306414410 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1619306415200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe8bc21/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldebe8bc21/alt_sld_fab.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306415513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306415513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306415640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306415640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306415640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306415640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306415734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306415734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306415876 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306415876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306415876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/ip/sldebe8bc21/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306416001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306416001 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 216 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 216 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 216 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 216 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 216 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v" 427 -1 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_pll_sdram.v" 245 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 216 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_pll_sdram:pll_sdram|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1619306418726 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 42 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 74 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 106 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 138 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 170 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 202 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 234 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 266 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[8\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 298 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[9\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 330 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[10\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 362 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[11\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 394 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[12\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 426 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[13\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 458 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[14\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 490 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 522 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[16\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 554 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[17\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 586 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[18\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info\|dcfifo:dual_clock_fifo\|dcfifo_b162:auto_generated\|altsyncram_29d1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_29d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_29d1.tdf" 618 2 0 } } { "db/dcfifo_b162.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_b162.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 569 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 875 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dual_clock_fifo_for_other_info:the_dcfifo_other_info|dcfifo:dual_clock_fifo|dcfifo_b162:auto_generated|altsyncram_29d1:fifo_ram|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 42 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 74 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 106 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 138 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 170 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 202 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 234 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 266 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[8\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 298 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[9\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 330 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[10\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 362 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[11\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 394 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[12\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 426 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[13\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 458 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[14\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 490 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[15\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 522 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[16\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 554 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[17\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 586 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[18\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 618 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[19\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 650 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[20\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 682 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[21\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 714 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[22\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 746 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[23\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 778 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[24\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 810 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[25\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 842 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[26\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 874 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[27\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 906 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[28\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 938 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[29\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 970 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[30\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 1002 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[31\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_fifo_0:fifo_0\|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls\|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_pq62:auto_generated\|altsyncram_o8d1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_o8d1.tdf" 1034 2 0 } } { "db/dcfifo_pq62.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/dcfifo_pq62.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 72 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_fifo_0.v" 846 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 144 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_fifo_0:fifo_0|em_project_final_pd_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|em_project_final_pd_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_pq62:auto_generated|altsyncram_o8d1:fifo_ram|ram_block11a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[0\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[1\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[2\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[3\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[4\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[5\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[6\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[7\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[8\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[9\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[10\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 340 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[11\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[12\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[13\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[14\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[15\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 490 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[16\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[17\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[18\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[19\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[20\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 640 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[21\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[22\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[23\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[24\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[25\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[26\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[27\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[28\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[29\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[30\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[31\] " "Synthesized away node \"em_project_final_pd:PD\|em_project_final_pd_dma_0:dma_0\|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module\|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_hm02:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_hm02.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_hm02.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 214 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 389 0 0 } } { "em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/em_project_final_pd_dma_0.v" 967 0 0 } } { "em_project_final_pd/synthesis/em_project_final_pd.v" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/em_project_final_pd.v" 119 0 0 } } { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306418726 "|em_project_final|em_project_final_pd:PD|em_project_final_pd_dma_0:dma_0|em_project_final_pd_dma_0_fifo_module:the_em_project_final_pd_dma_0_fifo_module|em_project_final_pd_dma_0_fifo_module_fifo_ram_module:em_project_final_pd_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1619306418726 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1619306418726 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619306430600 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1619306430600 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1619306430600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306430671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"em_project_final_pd:PD\|em_project_final_pd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430671 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619306430671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306430749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306430749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306430827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"em_project_final_pd:PD\|em_project_final_pd_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619306430827 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619306430827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619306430905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306430905 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619306431760 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619306444014 "|em_project_final|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619306444014 "|em_project_final|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619306444014 "|em_project_final|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619306444014 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "719 " "719 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619306451720 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306451751 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306451751 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306451751 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306451751 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306451751 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306451751 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "up_dn" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306451751 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306451751 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "gnd" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306451751 ""} { "Info" "ISCL_SCL_CELL_NAME" "em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"em_project_final_pd:PD\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" "phase_done" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final_pd/synthesis/submodules/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306451751 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1619306451751 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.map.smsg " "Generated suppressed messages file C:/Users/elena/Documents/quartus_workspace/em_project_final/quartus/em_project_final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306453206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "24 0 2 0 0 " "Adding 24 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619306455375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619306455375 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/em_project_final.sv" "" { Text "C:/Users/elena/Documents/quartus_workspace/em_project_final/src/em_project_final.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1619306456457 "|em_project_final|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1619306456457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4999 " "Implemented 4999 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619306456488 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619306456488 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1619306456488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4870 " "Implemented 4870 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619306456488 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619306456488 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1619306456488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619306456488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5018 " "Peak virtual memory: 5018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619306456722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 24 17:20:56 2021 " "Processing ended: Sat Apr 24 17:20:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619306456722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619306456722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619306456722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619306456722 ""}
