# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:05 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab1
# 	lab2
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1
# 	mux64x2_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:04:05 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x2_1_testbench 
# Start time: 11:04:05 on May 05,2025
# Loading sv_std.std
# Loading work.mux64x2_1_testbench
# Loading work.mux64x8_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# ** Warning: (vsim-3015) ./mux64x2_1.sv(30): [PCDPC] - Port size (512) does not match connection size (128) for port 'in'. The port definition is at: ./mux64x8_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut File: ./mux64x8_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'sel'. The port definition is at: ./mux64x8_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut File: ./mux64x8_1.sv
# ** Error: Cannot open macro file: mux64x2_1_wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: mux64x2_1_wave.do
#     while executing
# "do mux64x2_1_wave.do"
add wave -position end  sim:/mux64x2_1_testbench/out
add wave -position end  sim:/mux64x2_1_testbench/in
add wave -position end  sim:/mux64x2_1_testbench/sel
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/mux64x2_1_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:34 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab1
# 	lab2
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1
# 	mux64x2_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:07:34 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:07:35 on May 05,2025, Elapsed time: 0:03:30
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x2_1_testbench 
# Start time: 11:07:35 on May 05,2025
# Loading sv_std.std
# Loading work.mux64x2_1_testbench
# Loading work.mux64x8_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# ** Warning: (vsim-3015) ./mux64x2_1.sv(30): [PCDPC] - Port size (512) does not match connection size (128) for port 'in'. The port definition is at: ./mux64x8_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut File: ./mux64x8_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'sel'. The port definition is at: ./mux64x8_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut File: ./mux64x8_1.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# sel: 1 | out: xxxxxxxxxxxxxxxx
# sel: 0 | out: xxxxxxxxxxxxxxxx
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:39 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab1
# 	lab2
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1
# 	mux64x2_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:08:39 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:08:39 on May 05,2025, Elapsed time: 0:01:04
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x2_1_testbench 
# Start time: 11:08:39 on May 05,2025
# Loading sv_std.std
# Loading work.mux64x2_1_testbench
# Loading work.mux64x8_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# ** Warning: (vsim-3015) ./mux64x2_1.sv(30): [PCDPC] - Port size (512) does not match connection size (128) for port 'in'. The port definition is at: ./mux64x8_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut File: ./mux64x8_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(30): [PCDPC] - Port size (3) does not match connection size (1) for port 'sel'. The port definition is at: ./mux64x8_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut File: ./mux64x8_1.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# sel: 1 | out: xxxxxxxxxxxxxxxx
# sel: 0 | out: xxxxxxxxxxxxxxxx
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:09 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab1
# 	lab2
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:09:09 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:09:10 on May 05,2025, Elapsed time: 0:00:31
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x2_1_testbench 
# Start time: 11:09:10 on May 05,2025
# Loading sv_std.std
# Loading work.mux64x2_1_testbench
# Loading work.mux64x2_1
# Loading work.mux2_1
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[0]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[0]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[1]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[1]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[2]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[2]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[3]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[3]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[4]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[4]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[5]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[5]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[6]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[6]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[7]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[7]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[8]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[8]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[9]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[9]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[10]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[10]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[11]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[11]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[12]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[12]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[13]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[13]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[14]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[14]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[15]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[15]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[16]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[16]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[17]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[17]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[18]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[18]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[19]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[19]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[20]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[20]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[21]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[21]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[22]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[22]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[23]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[23]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[24]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[24]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[25]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[25]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[26]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[26]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[27]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[27]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[28]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[28]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[29]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[29]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[30]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[30]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[31]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[31]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[32]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[32]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[33]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[33]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[34]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[34]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[35]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[35]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[36]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[36]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[37]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[37]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[38]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[38]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[39]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[39]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[40]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[40]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[41]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[41]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[42]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[42]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[43]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[43]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[44]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[44]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[45]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[45]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[46]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[46]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[47]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[47]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[48]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[48]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[49]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[49]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[50]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[50]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[51]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[51]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[52]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[52]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[53]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[53]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[54]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[54]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[55]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[55]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[56]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[56]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[57]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[57]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[58]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[58]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[59]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[59]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[60]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[60]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[61]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[61]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[62]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[62]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[63]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[63]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# sel: 1 | out: xxxxxxxxxxxxxxxx
# sel: 0 | out: 0000000000000000
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:14 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab1
# 	lab2
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:17:14 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:17:15 on May 05,2025, Elapsed time: 0:08:05
# Errors: 0, Warnings: 192
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x2_1_testbench 
# Start time: 11:17:15 on May 05,2025
# Loading sv_std.std
# Loading work.mux64x2_1_testbench
# Loading work.mux64x2_1
# Loading work.mux2_1
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'mux64x2_1_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[0]/a File: ./mux2_1.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:46 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab1
# 	lab2
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:17:46 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x2_1_testbench 
# Start time: 11:17:15 on May 05,2025
# Loading sv_std.std
# Loading work.mux64x2_1_testbench
# Loading work.mux64x2_1
# Loading work.mux2_1
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[0]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[0]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[1]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[1]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[2]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[2]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[3]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[3]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[4]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[4]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[5]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[5]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[6]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[6]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[7]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[7]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[8]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[8]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[9]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[9]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[10]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[10]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[11]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[11]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[12]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[12]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[13]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[13]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[14]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[14]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[15]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[15]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[16]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[16]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[17]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[17]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[18]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[18]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[19]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[19]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[20]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[20]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[21]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[21]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[22]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[22]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[23]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[23]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[24]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[24]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[25]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[25]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[26]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[26]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[27]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[27]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[28]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[28]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[29]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[29]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[30]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[30]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[31]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[31]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[32]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[32]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[33]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[33]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[34]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[34]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[35]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[35]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[36]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[36]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[37]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[37]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[38]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[38]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[39]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[39]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[40]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[40]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[41]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[41]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[42]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[42]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[43]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[43]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[44]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[44]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[45]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[45]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[46]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[46]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[47]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[47]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[48]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[48]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[49]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[49]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[50]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[50]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[51]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[51]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[52]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[52]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[53]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[53]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[54]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[54]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[55]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[55]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[56]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[56]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[57]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[57]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[58]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[58]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[59]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[59]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[60]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[60]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[61]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[61]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[62]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[62]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[63]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[63]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# sel: 1 | out: xxxxxxxxxxxxxxxx
# sel: 0 | out: 0000000000000000
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/mux64x2_1_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:42 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab1
# 	lab2
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:20:42 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:20:43 on May 05,2025, Elapsed time: 0:03:28
# Errors: 1, Warnings: 192
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x2_1_testbench 
# Start time: 11:20:43 on May 05,2025
# Loading sv_std.std
# Loading work.mux64x2_1_testbench
# Loading work.mux64x2_1
# Loading work.mux2_1
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[0]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[0]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[1]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[1]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[2]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[2]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[3]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[3]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[4]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[4]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[5]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[5]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[6]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[6]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[7]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[7]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[8]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[8]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[9]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[9]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[10]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[10]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[11]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[11]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[12]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[12]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[13]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[13]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[14]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[14]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[15]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[15]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[16]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[16]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[17]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[17]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[18]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[18]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[19]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[19]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[20]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[20]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[21]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[21]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[22]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[22]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[23]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[23]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[24]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[24]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[25]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[25]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[26]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[26]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[27]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[27]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[28]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[28]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[29]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[29]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[30]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[30]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[31]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[31]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[32]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[32]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[33]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[33]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[34]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[34]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[35]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[35]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[36]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[36]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[37]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[37]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[38]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[38]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[39]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[39]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[40]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[40]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[41]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[41]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[42]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[42]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[43]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[43]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[44]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[44]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[45]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[45]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[46]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[46]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[47]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[47]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[48]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[48]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[49]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[49]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[50]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[50]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[51]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[51]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[52]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[52]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[53]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[53]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[54]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[54]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[55]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[55]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[56]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[56]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[57]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[57]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[58]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[58]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[59]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[59]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[60]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[60]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[61]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[61]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[62]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[62]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[63]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[63]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# sel: 1 | out: xxxxxxxxxxxxxxxx
# sel: 0 | out: 0000000000000000
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:21:25 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab1
# 	lab2
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:21:25 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:21:25 on May 05,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 192
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x2_1_testbench 
# Start time: 11:21:25 on May 05,2025
# Loading sv_std.std
# Loading work.mux64x2_1_testbench
# Loading work.mux64x2_1
# Loading work.mux2_1
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[0]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[0]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[1]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[1]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[2]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[2]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[3]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[3]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[4]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[4]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[5]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[5]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[6]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[6]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[7]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[7]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[8]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[8]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[9]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[9]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[10]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[10]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[11]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[11]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[12]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[12]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[13]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[13]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[14]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[14]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[15]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[15]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[16]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[16]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[17]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[17]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[18]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[18]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[19]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[19]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[20]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[20]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[21]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[21]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[22]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[22]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[23]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[23]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[24]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[24]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[25]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[25]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[26]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[26]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[27]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[27]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[28]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[28]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[29]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[29]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[30]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[30]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[31]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[31]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[32]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[32]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[33]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[33]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[34]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[34]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[35]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[35]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[36]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[36]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[37]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[37]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[38]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[38]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[39]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[39]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[40]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[40]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[41]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[41]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[42]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[42]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[43]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[43]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[44]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[44]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[45]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[45]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[46]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[46]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[47]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[47]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[48]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[48]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[49]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[49]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[50]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[50]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[51]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[51]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[52]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[52]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[53]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[53]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[54]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[54]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[55]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[55]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[56]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[56]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[57]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[57]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[58]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[58]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[59]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[59]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[60]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[60]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[61]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[61]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[62]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[62]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# ** Warning: (vsim-3017) ./mux64x2_1.sv(18): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[63]/a File: ./mux2_1.sv
# ** Warning: (vsim-3015) ./mux64x2_1.sv(18): [PCDPC] - Port size (1) does not match connection size (2) for port 'i0'. The port definition is at: ./mux2_1.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /mux64x2_1_testbench/dut/eachMux[63]/a File: ./mux2_1.sv
# ** Warning: (vsim-3722) ./mux64x2_1.sv(18): [TFMPC] - Missing connection for port 'sel'.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# sel: 1 | out: xxxxxxxxxxxxxxxx
# sel: 0 | out: 0000000000000000
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:59 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# ** Error: ./mux64x2_1.sv(11): (vlog-2730) Undefined variable: 'j'.
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# End time: 11:29:00 on May 05,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:17 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab1
# 	lab2
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:30:17 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:30:18 on May 05,2025, Elapsed time: 0:08:53
# Errors: 4, Warnings: 192
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x2_1_testbench 
# Start time: 11:30:18 on May 05,2025
# Loading sv_std.std
# Loading work.mux64x2_1_testbench
# Loading work.mux64x2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# sel: 1 | out: 1111111111111111
# sel: 0 | out: 0000000000000000
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:41 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab1
# 	lab2
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:30:41 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:30:42 on May 05,2025, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x2_1_testbench 
# Start time: 11:30:42 on May 05,2025
# Loading sv_std.std
# Loading work.mux64x2_1_testbench
# Loading work.mux64x2_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# sel: 1 | out: 1111111111111111
# sel: 0 | out: 0000000000000000
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:41 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab1
# 	lab2
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:33:41 on May 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:33:41 on May 05,2025, Elapsed time: 0:02:59
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x4_1_testbench 
# Start time: 11:33:41 on May 05,2025
# Loading sv_std.std
# Loading work.mux64x4_1_testbench
# Loading work.mux64x4_1
# ** Error: Cannot open macro file: mux64x4_1_wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: mux64x4_1_wave.do
#     while executing
# "do mux64x4_1_wave.do"
add wave -position end  sim:/mux64x4_1_testbench/in
add wave -position end  sim:/mux64x4_1_testbench/sel
add wave -position end  sim:/mux64x4_1_testbench/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/emmax/School/EE 469/lab3/mux64x4_1_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:13 on May 05,2025
# vlog -reportprogress 300 ./D_FF.sv ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./control.sv ./decoder1_2.sv ./decoder2_4.sv ./decoder3_8.sv ./decoder4_16.sv ./decoder5_32.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab1.sv ./lab2.sv ./mux16_1.sv ./mux2_1.sv ./mux2_1_reg.sv ./mux2_1_v2.sv ./mux32_1.sv ./mux4_1.sv ./mux64.sv ./mux64x2_1.sv ./mux64x4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv ./regfile.sv ./register.sv ./register_bit.sv ./register_file.sv ./regstim.sv 
# -- Compiling module D_FF
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module control
# -- Compiling module decoder1_2
# -- Compiling module decoder2_4
# -- Compiling module decoder3_8
# -- Compiling module decoder4_16
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab1
# -- Compiling module lab2
# -- Compiling module mux16_1
# -- Compiling module mux2_1
# -- Compiling module mux2_1_reg
# -- Compiling module mux2_1_v2
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# -- Compiling module mux4_1
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# -- Compiling module mux64x2_1
# -- Compiling module mux64x2_1_testbench
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# -- Compiling module register
# -- Compiling module register_testbench
# -- Compiling module register_bit
# -- Compiling module register_bit_testbench
# -- Compiling module register_file
# -- Compiling module register_file_testbench
# -- Compiling module regstim
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	control
# 	decoder5_32_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab1
# 	lab2
# 	mux32_1_testbench
# 	mux64_testbench
# 	mux64x2_1_testbench
# 	mux64x4_1_testbench
# 	mux64x8_1_testbench
# 	or64_1_testbench
# 	regfile_testbench
# 	register_testbench
# 	register_bit_testbench
# 	register_file
# 	register_file_testbench
# 	regstim
# End time: 11:34:14 on May 05,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:34:14 on May 05,2025, Elapsed time: 0:00:33
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64x4_1_testbench 
# Start time: 11:34:14 on May 05,2025
# Loading sv_std.std
# Loading work.mux64x4_1_testbench
# Loading work.mux64x4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# sel: 00 | out: 0000000000000000
# sel: 01 | out: 1111111111111111
# sel: 10 | out: aaaaaaaaaaaaaaaa
# sel: 11 | out: ffffffffffffffff
