// Seed: 1599129296
module module_0 ();
  logic id_1;
  ;
  assign module_2.id_7 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd4,
    parameter id_1 = 32'd22
) (
    input  wire  _id_0,
    input  tri1  _id_1,
    output logic id_2,
    output tri   id_3,
    input  tri1  id_4,
    output wand  id_5,
    input  wor   id_6,
    input  tri   id_7
);
  wire [-1  -  id_0 : id_1] id_9;
  wire id_10;
  wire ["" : -1] id_11;
  initial id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wor id_3,
    output wor id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wand id_7,
    input wire id_8,
    output uwire id_9,
    input supply0 id_10,
    output wand id_11
);
  wire id_13, id_14, id_15;
  module_0 modCall_1 ();
endmodule
