Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 19:54:23 2020
| Host         : LAPTOP-VIPJVMQO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.583        0.000                      0                  143        0.204        0.000                      0                  143        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.583        0.000                      0                  143        0.204        0.000                      0                  143        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 btn_cond_p1/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wheelLED/FSM_onehot_M_ledstate_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.890ns (21.515%)  route 3.247ns (78.485%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.638     5.222    btn_cond_p1/CLK
    SLICE_X64Y45         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.740 f  btn_cond_p1/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.679     6.419    btn_cond_p1/M_ctr_q_reg[7]
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  btn_cond_p1/M_last_q_i_6/O
                         net (fo=3, routed)           1.112     7.655    btn_cond_p1/M_last_q_i_6_n_0
    SLICE_X65Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.779 r  btn_cond_p1/wheelled_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           0.839     8.617    wheelLED/FSM_onehot_M_ledstate_q_reg[0]_0
    SLICE_X61Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.741 r  wheelLED/FSM_onehot_M_ledstate_q[4]_i_1/O
                         net (fo=5, routed)           0.618     9.359    wheelLED/FSM_onehot_M_ledstate_q[4]_i_1_n_0
    SLICE_X61Y46         FDSE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518    14.923    wheelLED/CLK
    SLICE_X61Y46         FDSE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X61Y46         FDSE (Setup_fdse_C_CE)      -0.205    14.942    wheelLED/FSM_onehot_M_ledstate_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 btn_cond_p1/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wheelLED/FSM_onehot_M_ledstate_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.890ns (21.515%)  route 3.247ns (78.485%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.638     5.222    btn_cond_p1/CLK
    SLICE_X64Y45         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.740 f  btn_cond_p1/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.679     6.419    btn_cond_p1/M_ctr_q_reg[7]
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  btn_cond_p1/M_last_q_i_6/O
                         net (fo=3, routed)           1.112     7.655    btn_cond_p1/M_last_q_i_6_n_0
    SLICE_X65Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.779 r  btn_cond_p1/wheelled_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           0.839     8.617    wheelLED/FSM_onehot_M_ledstate_q_reg[0]_0
    SLICE_X61Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.741 r  wheelLED/FSM_onehot_M_ledstate_q[4]_i_1/O
                         net (fo=5, routed)           0.618     9.359    wheelLED/FSM_onehot_M_ledstate_q[4]_i_1_n_0
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518    14.923    wheelLED/CLK
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[1]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.942    wheelLED/FSM_onehot_M_ledstate_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 btn_cond_p1/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wheelLED/FSM_onehot_M_ledstate_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.890ns (21.515%)  route 3.247ns (78.485%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.638     5.222    btn_cond_p1/CLK
    SLICE_X64Y45         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.740 f  btn_cond_p1/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.679     6.419    btn_cond_p1/M_ctr_q_reg[7]
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  btn_cond_p1/M_last_q_i_6/O
                         net (fo=3, routed)           1.112     7.655    btn_cond_p1/M_last_q_i_6_n_0
    SLICE_X65Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.779 r  btn_cond_p1/wheelled_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           0.839     8.617    wheelLED/FSM_onehot_M_ledstate_q_reg[0]_0
    SLICE_X61Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.741 r  wheelLED/FSM_onehot_M_ledstate_q[4]_i_1/O
                         net (fo=5, routed)           0.618     9.359    wheelLED/FSM_onehot_M_ledstate_q[4]_i_1_n_0
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518    14.923    wheelLED/CLK
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[2]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.942    wheelLED/FSM_onehot_M_ledstate_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 btn_cond_p1/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wheelLED/FSM_onehot_M_ledstate_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.890ns (21.515%)  route 3.247ns (78.485%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.638     5.222    btn_cond_p1/CLK
    SLICE_X64Y45         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.740 f  btn_cond_p1/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.679     6.419    btn_cond_p1/M_ctr_q_reg[7]
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  btn_cond_p1/M_last_q_i_6/O
                         net (fo=3, routed)           1.112     7.655    btn_cond_p1/M_last_q_i_6_n_0
    SLICE_X65Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.779 r  btn_cond_p1/wheelled_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           0.839     8.617    wheelLED/FSM_onehot_M_ledstate_q_reg[0]_0
    SLICE_X61Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.741 r  wheelLED/FSM_onehot_M_ledstate_q[4]_i_1/O
                         net (fo=5, routed)           0.618     9.359    wheelLED/FSM_onehot_M_ledstate_q[4]_i_1_n_0
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518    14.923    wheelLED/CLK
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[3]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.942    wheelLED/FSM_onehot_M_ledstate_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 btn_cond_p1/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wheelLED/FSM_onehot_M_ledstate_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.890ns (21.515%)  route 3.247ns (78.485%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.638     5.222    btn_cond_p1/CLK
    SLICE_X64Y45         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.740 f  btn_cond_p1/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.679     6.419    btn_cond_p1/M_ctr_q_reg[7]
    SLICE_X65Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.543 f  btn_cond_p1/M_last_q_i_6/O
                         net (fo=3, routed)           1.112     7.655    btn_cond_p1/M_last_q_i_6_n_0
    SLICE_X65Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.779 r  btn_cond_p1/wheelled_OBUF[3]_inst_i_3/O
                         net (fo=8, routed)           0.839     8.617    wheelLED/FSM_onehot_M_ledstate_q_reg[0]_0
    SLICE_X61Y46         LUT5 (Prop_lut5_I1_O)        0.124     8.741 r  wheelLED/FSM_onehot_M_ledstate_q[4]_i_1/O
                         net (fo=5, routed)           0.618     9.359    wheelLED/FSM_onehot_M_ledstate_q[4]_i_1_n_0
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518    14.923    wheelLED/CLK
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[4]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X61Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.942    wheelLED/FSM_onehot_M_ledstate_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 btn_cond_p2/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.854ns (22.358%)  route 2.966ns (77.642%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.639     5.223    btn_cond_p2/CLK
    SLICE_X62Y47         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  btn_cond_p2/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.819     6.498    btn_cond_p2/M_ctr_q_reg[12]
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.622 f  btn_cond_p2/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.797     7.419    btn_cond_p2/M_last_q_i_2__0_n_0
    SLICE_X63Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.543 f  btn_cond_p2/M_last_q_i_1__0/O
                         net (fo=11, routed)          0.678     8.221    btn_cond_p2/M_edge_dt_btn_p2_in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.150     8.371 r  btn_cond_p2/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.672     9.043    btn_cond_p2/M_ctr_q[0]_i_2_n_0
    SLICE_X62Y44         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.519    14.924    btn_cond_p2/CLK
    SLICE_X62Y44         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[0]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X62Y44         FDRE (Setup_fdre_C_CE)      -0.407    14.755    btn_cond_p2/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 btn_cond_p2/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.854ns (22.358%)  route 2.966ns (77.642%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.639     5.223    btn_cond_p2/CLK
    SLICE_X62Y47         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  btn_cond_p2/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.819     6.498    btn_cond_p2/M_ctr_q_reg[12]
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.622 f  btn_cond_p2/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.797     7.419    btn_cond_p2/M_last_q_i_2__0_n_0
    SLICE_X63Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.543 f  btn_cond_p2/M_last_q_i_1__0/O
                         net (fo=11, routed)          0.678     8.221    btn_cond_p2/M_edge_dt_btn_p2_in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.150     8.371 r  btn_cond_p2/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.672     9.043    btn_cond_p2/M_ctr_q[0]_i_2_n_0
    SLICE_X62Y44         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.519    14.924    btn_cond_p2/CLK
    SLICE_X62Y44         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[1]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X62Y44         FDRE (Setup_fdre_C_CE)      -0.407    14.755    btn_cond_p2/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 btn_cond_p2/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2/M_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.854ns (22.358%)  route 2.966ns (77.642%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.639     5.223    btn_cond_p2/CLK
    SLICE_X62Y47         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  btn_cond_p2/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.819     6.498    btn_cond_p2/M_ctr_q_reg[12]
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.622 f  btn_cond_p2/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.797     7.419    btn_cond_p2/M_last_q_i_2__0_n_0
    SLICE_X63Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.543 f  btn_cond_p2/M_last_q_i_1__0/O
                         net (fo=11, routed)          0.678     8.221    btn_cond_p2/M_edge_dt_btn_p2_in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.150     8.371 r  btn_cond_p2/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.672     9.043    btn_cond_p2/M_ctr_q[0]_i_2_n_0
    SLICE_X62Y44         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.519    14.924    btn_cond_p2/CLK
    SLICE_X62Y44         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[2]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X62Y44         FDRE (Setup_fdre_C_CE)      -0.407    14.755    btn_cond_p2/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 btn_cond_p2/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2/M_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.854ns (22.358%)  route 2.966ns (77.642%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.639     5.223    btn_cond_p2/CLK
    SLICE_X62Y47         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  btn_cond_p2/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.819     6.498    btn_cond_p2/M_ctr_q_reg[12]
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.622 f  btn_cond_p2/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.797     7.419    btn_cond_p2/M_last_q_i_2__0_n_0
    SLICE_X63Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.543 f  btn_cond_p2/M_last_q_i_1__0/O
                         net (fo=11, routed)          0.678     8.221    btn_cond_p2/M_edge_dt_btn_p2_in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.150     8.371 r  btn_cond_p2/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.672     9.043    btn_cond_p2/M_ctr_q[0]_i_2_n_0
    SLICE_X62Y44         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.519    14.924    btn_cond_p2/CLK
    SLICE_X62Y44         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[3]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X62Y44         FDRE (Setup_fdre_C_CE)      -0.407    14.755    btn_cond_p2/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 btn_cond_p2/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2/M_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.854ns (23.207%)  route 2.826ns (76.793%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.639     5.223    btn_cond_p2/CLK
    SLICE_X62Y47         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.456     5.679 f  btn_cond_p2/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.819     6.498    btn_cond_p2/M_ctr_q_reg[12]
    SLICE_X63Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.622 f  btn_cond_p2/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.797     7.419    btn_cond_p2/M_last_q_i_2__0_n_0
    SLICE_X63Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.543 f  btn_cond_p2/M_last_q_i_1__0/O
                         net (fo=11, routed)          0.678     8.221    btn_cond_p2/M_edge_dt_btn_p2_in
    SLICE_X61Y47         LUT1 (Prop_lut1_I0_O)        0.150     8.371 r  btn_cond_p2/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.532     8.903    btn_cond_p2/M_ctr_q[0]_i_2_n_0
    SLICE_X62Y45         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.519    14.924    btn_cond_p2/CLK
    SLICE_X62Y45         FDRE                                         r  btn_cond_p2/M_ctr_q_reg[4]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X62Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.755    btn_cond_p2/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  5.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED/FSM_sequential_M_opstate_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.704%)  route 0.174ns (48.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     1.539    reset_cond/CLK
    SLICE_X63Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDSE (Prop_fdse_C_Q)         0.141     1.680 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=7, routed)           0.174     1.853    edge_dt_btn_p2/Q[0]
    SLICE_X60Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  edge_dt_btn_p2/FSM_sequential_M_opstate_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.898    opLED/FSM_sequential_M_opstate_q_reg[1]_1
    SLICE_X60Y46         FDRE                                         r  opLED/FSM_sequential_M_opstate_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     2.054    opLED/CLK
    SLICE_X60Y46         FDRE                                         r  opLED/FSM_sequential_M_opstate_q_reg[1]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.121     1.695    opLED/FSM_sequential_M_opstate_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 wheelLED/FSM_onehot_M_ledstate_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wheelLED/FSM_onehot_M_ledstate_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.538    wheelLED/CLK
    SLICE_X61Y46         FDSE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDSE (Prop_fdse_C_Q)         0.141     1.679 r  wheelLED/FSM_onehot_M_ledstate_q_reg[0]/Q
                         net (fo=2, routed)           0.158     1.837    wheelLED/M_ledstate_q[0]
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     2.054    wheelLED/CLK
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[1]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.061     1.599    wheelLED/FSM_onehot_M_ledstate_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 edge_dt_btn_p2/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opLED/FSM_sequential_M_opstate_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.705%)  route 0.117ns (32.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.538    edge_dt_btn_p2/CLK
    SLICE_X60Y46         FDRE                                         r  edge_dt_btn_p2/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.148     1.686 r  edge_dt_btn_p2/M_last_q_reg/Q
                         net (fo=9, routed)           0.117     1.803    opLED/M_last_q
    SLICE_X60Y46         LUT6 (Prop_lut6_I1_O)        0.098     1.901 r  opLED/FSM_sequential_M_opstate_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    opLED/FSM_sequential_M_opstate_q[0]_i_1_n_0
    SLICE_X60Y46         FDRE                                         r  opLED/FSM_sequential_M_opstate_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     2.054    opLED/CLK
    SLICE_X60Y46         FDRE                                         r  opLED/FSM_sequential_M_opstate_q_reg[0]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.120     1.658    opLED/FSM_sequential_M_opstate_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 wheelLED/FSM_onehot_M_ledstate_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wheelLED/FSM_onehot_M_ledstate_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.545%)  route 0.190ns (57.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.538    wheelLED/CLK
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  wheelLED/FSM_onehot_M_ledstate_q_reg[1]/Q
                         net (fo=3, routed)           0.190     1.869    wheelLED/M_shift_led[0]
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     2.054    wheelLED/CLK
    SLICE_X61Y46         FDRE                                         r  wheelLED/FSM_onehot_M_ledstate_q_reg[2]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.070     1.608    wheelLED/FSM_onehot_M_ledstate_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn_cond_p1/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     1.539    btn_cond_p1/CLK
    SLICE_X64Y46         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  btn_cond_p1/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.828    btn_cond_p1/M_ctr_q_reg[10]
    SLICE_X64Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.938 r  btn_cond_p1/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.938    btn_cond_p1/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X64Y46         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     2.056    btn_cond_p1/CLK
    SLICE_X64Y46         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X64Y46         FDRE (Hold_fdre_C_D)         0.134     1.673    btn_cond_p1/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn_cond_p1/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.540    btn_cond_p1/CLK
    SLICE_X64Y47         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  btn_cond_p1/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.829    btn_cond_p1/M_ctr_q_reg[14]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.939 r  btn_cond_p1/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.939    btn_cond_p1/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X64Y47         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.057    btn_cond_p1/CLK
    SLICE_X64Y47         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.134     1.674    btn_cond_p1/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn_cond_p1/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.540    btn_cond_p1/CLK
    SLICE_X64Y48         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  btn_cond_p1/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.829    btn_cond_p1/M_ctr_q_reg[18]
    SLICE_X64Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.939 r  btn_cond_p1/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.939    btn_cond_p1/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y48         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.057    btn_cond_p1/CLK
    SLICE_X64Y48         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[18]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X64Y48         FDRE (Hold_fdre_C_D)         0.134     1.674    btn_cond_p1/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn_cond_p1/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     1.539    btn_cond_p1/CLK
    SLICE_X64Y44         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  btn_cond_p1/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.125     1.828    btn_cond_p1/M_ctr_q_reg[2]
    SLICE_X64Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.938 r  btn_cond_p1/M_ctr_q_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.938    btn_cond_p1/M_ctr_q_reg[0]_i_3_n_5
    SLICE_X64Y44         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     2.056    btn_cond_p1/CLK
    SLICE_X64Y44         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X64Y44         FDRE (Hold_fdre_C_D)         0.134     1.673    btn_cond_p1/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn_cond_p1/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p1/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     1.539    btn_cond_p1/CLK
    SLICE_X64Y45         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  btn_cond_p1/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.828    btn_cond_p1/M_ctr_q_reg[6]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.938 r  btn_cond_p1/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.938    btn_cond_p1/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X64Y45         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     2.056    btn_cond_p1/CLK
    SLICE_X64Y45         FDRE                                         r  btn_cond_p1/M_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.134     1.673    btn_cond_p1/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 btn_cond_p2/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.540    btn_cond_p2/sync/CLK
    SLICE_X65Y47         FDRE                                         r  btn_cond_p2/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  btn_cond_p2/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.201     1.882    btn_cond_p2/sync/M_pipe_d__0[1]
    SLICE_X65Y47         FDRE                                         r  btn_cond_p2/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.867     2.057    btn_cond_p2/sync/CLK
    SLICE_X65Y47         FDRE                                         r  btn_cond_p2/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.072     1.612    btn_cond_p2/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y44   btn_cond_p1/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46   btn_cond_p1/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46   btn_cond_p1/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y47   btn_cond_p1/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y47   btn_cond_p1/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y47   btn_cond_p1/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y47   btn_cond_p1/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y48   btn_cond_p1/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y48   btn_cond_p1/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   btn_cond_p1/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   btn_cond_p1/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   btn_cond_p1/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_p1/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_p1/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_p1/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_p1/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   btn_cond_p1/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   btn_cond_p1/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   btn_cond_p1/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y44   btn_cond_p1/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   btn_cond_p1/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y46   btn_cond_p1/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_p1/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_p1/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_p1/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   btn_cond_p1/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   btn_cond_p1/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   btn_cond_p1/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y48   btn_cond_p1/M_ctr_q_reg[18]/C



