{
  "module_name": "newport.h",
  "hash_id": "33b00889a8a099880d5c17f8c9f9172fee577734c9d3b16069a7aabaf247e398",
  "original_prompt": "Ingested from linux-6.6.14/include/video/newport.h",
  "human_readable_source": " \n \n\n#ifndef _SGI_NEWPORT_H\n#define _SGI_NEWPORT_H\n\n\ntypedef volatile unsigned int npireg_t;\n\nunion npfloat {\n\tvolatile float flt;\n\tnpireg_t       word;\n};\n\ntypedef union npfloat npfreg_t;\n\nunion np_dcb {\n\tnpireg_t byword;\n\tstruct { volatile unsigned short s0, s1; } byshort;\n\tstruct { volatile unsigned char b0, b1, b2, b3; } bybytes;\n};\n\nstruct newport_rexregs {\n\tnpireg_t drawmode1;       \n\t\n#define DM1_PLANES         0x00000007\n#define    DM1_NOPLANES    0x00000000\n#define    DM1_RGBPLANES   0x00000001\n#define    DM1_RGBAPLANES  0x00000002\n#define    DM1_OLAYPLANES  0x00000004\n#define    DM1_PUPPLANES   0x00000005\n#define    DM1_CIDPLANES   0x00000006\n\t\n#define NPORT_DMODE1_DDMASK      0x00000018\n#define NPORT_DMODE1_DD4         0x00000000\n#define NPORT_DMODE1_DD8         0x00000008\n#define NPORT_DMODE1_DD12        0x00000010\n#define NPORT_DMODE1_DD24        0x00000018\n#define NPORT_DMODE1_DSRC        0x00000020\n#define NPORT_DMODE1_YFLIP       0x00000040\n#define NPORT_DMODE1_RWPCKD      0x00000080\n#define NPORT_DMODE1_HDMASK      0x00000300\n#define NPORT_DMODE1_HD4         0x00000000\n#define NPORT_DMODE1_HD8         0x00000100\n#define NPORT_DMODE1_HD12        0x00000200\n#define NPORT_DMODE1_HD32        0x00000300\n#define NPORT_DMODE1_RWDBL       0x00000400\n#define NPORT_DMODE1_ESWAP       0x00000800  \n#define NPORT_DMODE1_CCMASK      0x00007000\n#define NPORT_DMODE1_CCLT        0x00001000\n#define NPORT_DMODE1_CCEQ        0x00002000\n#define NPORT_DMODE1_CCGT        0x00004000\n#define NPORT_DMODE1_RGBMD       0x00008000\n#define NPORT_DMODE1_DENAB       0x00010000  \n#define NPORT_DMODE1_FCLR        0x00020000  \n#define NPORT_DMODE1_BENAB       0x00040000  \n#define NPORT_DMODE1_SFMASK      0x00380000\n#define NPORT_DMODE1_SF0         0x00000000\n#define NPORT_DMODE1_SF1         0x00080000\n#define NPORT_DMODE1_SFDC        0x00100000\n#define NPORT_DMODE1_SFMDC       0x00180000\n#define NPORT_DMODE1_SFSA        0x00200000\n#define NPORT_DMODE1_SFMSA       0x00280000\n#define NPORT_DMODE1_DFMASK      0x01c00000\n#define NPORT_DMODE1_DF0         0x00000000\n#define NPORT_DMODE1_DF1         0x00400000\n#define NPORT_DMODE1_DFSC        0x00800000\n#define NPORT_DMODE1_DFMSC       0x00c00000\n#define NPORT_DMODE1_DFSA        0x01000000\n#define NPORT_DMODE1_DFMSA       0x01400000\n#define NPORT_DMODE1_BBENAB      0x02000000  \n#define NPORT_DMODE1_PFENAB      0x04000000  \n#define NPORT_DMODE1_ABLEND      0x08000000  \n#define NPORT_DMODE1_LOMASK      0xf0000000\n#define NPORT_DMODE1_LOZERO      0x00000000\n#define NPORT_DMODE1_LOAND       0x10000000\n#define NPORT_DMODE1_LOANDR      0x20000000\n#define NPORT_DMODE1_LOSRC       0x30000000\n#define NPORT_DMODE1_LOANDI      0x40000000\n#define NPORT_DMODE1_LODST       0x50000000\n#define NPORT_DMODE1_LOXOR       0x60000000\n#define NPORT_DMODE1_LOOR        0x70000000\n#define NPORT_DMODE1_LONOR       0x80000000\n#define NPORT_DMODE1_LOXNOR      0x90000000\n#define NPORT_DMODE1_LONDST      0xa0000000\n#define NPORT_DMODE1_LOORR       0xb0000000\n#define NPORT_DMODE1_LONSRC      0xc0000000\n#define NPORT_DMODE1_LOORI       0xd0000000\n#define NPORT_DMODE1_LONAND      0xe0000000\n#define NPORT_DMODE1_LOONE       0xf0000000\n\n\tnpireg_t drawmode0;       \n\n\t \n#define NPORT_DMODE0_OPMASK   0x00000003  \n#define NPORT_DMODE0_NOP      0x00000000  \n#define NPORT_DMODE0_RD       0x00000001  \n#define NPORT_DMODE0_DRAW     0x00000002  \n#define NPORT_DMODE0_S2S      0x00000003  \n\n\t \n#define NPORT_DMODE0_AMMASK   0x0000001c  \n#define NPORT_DMODE0_SPAN     0x00000000  \n#define NPORT_DMODE0_BLOCK    0x00000004  \n#define NPORT_DMODE0_ILINE    0x00000008  \n#define NPORT_DMODE0_FLINE    0x0000000c  \n#define NPORT_DMODE0_ALINE    0x00000010  \n#define NPORT_DMODE0_TLINE    0x00000014  \n#define NPORT_DMODE0_BLINE    0x00000018  \n\n\t \n#define NPORT_DMODE0_DOSETUP  0x00000020\n#define NPORT_DMODE0_CHOST    0x00000040\n#define NPORT_DMODE0_AHOST    0x00000080\n#define NPORT_DMODE0_STOPX    0x00000100\n#define NPORT_DMODE0_STOPY    0x00000200\n#define NPORT_DMODE0_SK1ST    0x00000400\n#define NPORT_DMODE0_SKLST    0x00000800\n#define NPORT_DMODE0_ZPENAB   0x00001000\n#define NPORT_DMODE0_LISPENAB 0x00002000\n#define NPORT_DMODE0_LISLST   0x00004000\n#define NPORT_DMODE0_L32      0x00008000\n#define NPORT_DMODE0_ZOPQ     0x00010000\n#define NPORT_DMODE0_LISOPQ   0x00020000\n#define NPORT_DMODE0_SHADE    0x00040000\n#define NPORT_DMODE0_LRONLY   0x00080000\n#define NPORT_DMODE0_XYOFF    0x00100000\n#define NPORT_DMODE0_CLAMP    0x00200000\n#define NPORT_DMODE0_ENDPF    0x00400000\n#define NPORT_DMODE0_YSTR     0x00800000\n\n\tnpireg_t lsmode;       \n\tnpireg_t lspattern;    \n\tnpireg_t lspatsave;    \n\tnpireg_t zpattern;     \n\tnpireg_t colorback;    \n\tnpireg_t colorvram;    \n\tnpireg_t alpharef;     \n\tunsigned int pad0;\n\tnpireg_t smask0x;      \n\tnpireg_t smask0y;      \n\tnpireg_t _setup;\n\tnpireg_t _stepz;\n\tnpireg_t _lsrestore;\n\tnpireg_t _lssave;\n\n\tunsigned int _pad1[0x30];\n\n\t \n\tnpfreg_t _xstart;\t \n\tnpfreg_t _ystart;\t \n\tnpfreg_t _xend;\t\t \n\tnpfreg_t _yend;\t\t \n\tnpireg_t xsave;\t\t \n\tnpireg_t xymove;\t \n\tnpfreg_t bresd;\n\tnpfreg_t bress1;\n\tnpireg_t bresoctinc1;\n\tvolatile int bresrndinc2;\n\tnpireg_t brese1;\n\tnpireg_t bress2;\n\tnpireg_t aweight0;\n\tnpireg_t aweight1;\n\tnpfreg_t xstartf;\n\tnpfreg_t ystartf;\n\tnpfreg_t xendf;\n\tnpfreg_t yendf;\n\tnpireg_t xstarti;\n\tnpfreg_t xendf1;\n\tnpireg_t xystarti;\n\tnpireg_t xyendi;\n\tnpireg_t xstartendi;\n\n\tunsigned int _unused2[0x29];\n\n\tnpfreg_t colorred;\n\tnpfreg_t coloralpha;\n\tnpfreg_t colorgrn;\n\tnpfreg_t colorblue;\n\tnpfreg_t slopered;\n\tnpfreg_t slopealpha;\n\tnpfreg_t slopegrn;\n\tnpfreg_t slopeblue;\n\tnpireg_t wrmask;\n\tnpireg_t colori;\n\tnpfreg_t colorx;\n\tnpfreg_t slopered1;\n\tnpireg_t hostrw0;\n\tnpireg_t hostrw1;\n\tnpireg_t dcbmode;\n#define NPORT_DMODE_WMASK   0x00000003\n#define NPORT_DMODE_W4      0x00000000\n#define NPORT_DMODE_W1      0x00000001\n#define NPORT_DMODE_W2      0x00000002\n#define NPORT_DMODE_W3      0x00000003\n#define NPORT_DMODE_EDPACK  0x00000004\n#define NPORT_DMODE_ECINC   0x00000008\n#define NPORT_DMODE_CMASK   0x00000070\n#define NPORT_DMODE_AMASK   0x00000780\n#define NPORT_DMODE_AVC2    0x00000000\n#define NPORT_DMODE_ACMALL  0x00000080\n#define NPORT_DMODE_ACM0    0x00000100\n#define NPORT_DMODE_ACM1    0x00000180\n#define NPORT_DMODE_AXMALL  0x00000200\n#define NPORT_DMODE_AXM0    0x00000280\n#define NPORT_DMODE_AXM1    0x00000300\n#define NPORT_DMODE_ABT     0x00000380\n#define NPORT_DMODE_AVCC1   0x00000400\n#define NPORT_DMODE_AVAB1   0x00000480\n#define NPORT_DMODE_ALG3V0  0x00000500\n#define NPORT_DMODE_A1562   0x00000580\n#define NPORT_DMODE_ESACK   0x00000800\n#define NPORT_DMODE_EASACK  0x00001000\n#define NPORT_DMODE_CWMASK  0x0003e000\n#define NPORT_DMODE_CHMASK  0x007c0000\n#define NPORT_DMODE_CSMASK  0x0f800000\n#define NPORT_DMODE_SENDIAN 0x10000000\n\n\tunsigned int _unused3;\n\n\tunion np_dcb dcbdata0;\n\tnpireg_t dcbdata1;\n};\n\nstruct newport_cregs {\n\tnpireg_t smask1x;\n\tnpireg_t smask1y;\n\tnpireg_t smask2x;\n\tnpireg_t smask2y;\n\tnpireg_t smask3x;\n\tnpireg_t smask3y;\n\tnpireg_t smask4x;\n\tnpireg_t smask4y;\n\tnpireg_t topscan;\n\tnpireg_t xywin;\n\tnpireg_t clipmode;\n#define NPORT_CMODE_SM0   0x00000001\n#define NPORT_CMODE_SM1   0x00000002\n#define NPORT_CMODE_SM2   0x00000004\n#define NPORT_CMODE_SM3   0x00000008\n#define NPORT_CMODE_SM4   0x00000010\n#define NPORT_CMODE_CMSK  0x00001e00\n\n\tunsigned int _unused0;\n\tunsigned int config;\n#define NPORT_CFG_G32MD   0x00000001\n#define NPORT_CFG_BWIDTH  0x00000002\n#define NPORT_CFG_ERCVR   0x00000004\n#define NPORT_CFG_BDMSK   0x00000078\n#define NPORT_CFG_BFAINT  0x00000080\n#define NPORT_CFG_GDMSK   0x00001f80\n#define NPORT_CFG_GD0     0x00000100\n#define NPORT_CFG_GD1     0x00000200\n#define NPORT_CFG_GD2     0x00000400\n#define NPORT_CFG_GD3     0x00000800\n#define NPORT_CFG_GD4     0x00001000\n#define NPORT_CFG_GFAINT  0x00002000\n#define NPORT_CFG_TOMSK   0x0001c000\n#define NPORT_CFG_VRMSK   0x000e0000\n#define NPORT_CFG_FBTYP   0x00100000\n\n\tnpireg_t _unused1;\n\tnpireg_t status;\n#define NPORT_STAT_VERS   0x00000007\n#define NPORT_STAT_GBUSY  0x00000008\n#define NPORT_STAT_BBUSY  0x00000010\n#define NPORT_STAT_VRINT  0x00000020\n#define NPORT_STAT_VIDINT 0x00000040\n#define NPORT_STAT_GLMSK  0x00001f80\n#define NPORT_STAT_BLMSK  0x0007e000\n#define NPORT_STAT_BFIRQ  0x00080000\n#define NPORT_STAT_GFIRQ  0x00100000\n\n\tnpireg_t ustatus;\n\tnpireg_t dcbreset;\n};\n\nstruct newport_regs {\n\tstruct newport_rexregs set;\n\tunsigned int _unused0[0x16e];\n\tstruct newport_rexregs go;\n\tunsigned int _unused1[0x22e];\n\tstruct newport_cregs cset;\n\tunsigned int _unused2[0x1ef];\n\tstruct newport_cregs cgo;\n};\n\ntypedef struct {\n\tunsigned int drawmode1;\n\tunsigned int drawmode0;\n\tunsigned int lsmode;   \n\tunsigned int lspattern;\n\tunsigned int lspatsave;\n\tunsigned int zpattern; \n\tunsigned int colorback;\n\tunsigned int colorvram;\n\tunsigned int alpharef; \n\tunsigned int smask0x;  \n\tunsigned int smask0y;  \n\tunsigned int _xstart;  \n\tunsigned int _ystart;  \n\tunsigned int _xend;    \n\tunsigned int _yend;    \n\tunsigned int xsave;    \n\tunsigned int xymove;   \n\tunsigned int bresd;    \n\tunsigned int bress1;   \n\tunsigned int bresoctinc1;\n\tunsigned int bresrndinc2;\n\tunsigned int brese1;     \n\tunsigned int bress2;     \n\t\n\tunsigned int aweight0;    \n\tunsigned int aweight1;    \n\tunsigned int colorred;    \n\tunsigned int coloralpha;  \n\tunsigned int colorgrn;    \n\tunsigned int colorblue;   \n\tunsigned int slopered;    \n\tunsigned int slopealpha;  \n\tunsigned int slopegrn;    \n\tunsigned int slopeblue;   \n\tunsigned int wrmask;      \n\tunsigned int hostrw0;     \n\tunsigned int hostrw1;     \n\t\n         \n\t\n\tunsigned int smask1x;    \n\tunsigned int smask1y;    \n\tunsigned int smask2x;    \n\tunsigned int smask2y;    \n\tunsigned int smask3x;    \n\tunsigned int smask3y;    \n\tunsigned int smask4x;    \n\tunsigned int smask4y;    \n\tunsigned int topscan;    \n\tunsigned int xywin;      \n\tunsigned int clipmode;   \n\tunsigned int config;     \n\t\n         \n\tunsigned int dcbmode;   \n\tunsigned int dcbdata0;  \n\tunsigned int dcbdata1;\n} newport_ctx;\n\n \n#define VC2_REGADDR_INDEX      0x00000000\n#define VC2_REGADDR_IREG       0x00000010\n#define VC2_REGADDR_RAM        0x00000030\n#define VC2_PROTOCOL           (NPORT_DMODE_EASACK | 0x00800000 | 0x00040000)\n\n#define VC2_VLINET_ADDR        0x000\n#define VC2_VFRAMET_ADDR       0x400\n#define VC2_CGLYPH_ADDR        0x500\n\n \n#define VC2_IREG_VENTRY        0x00\n#define VC2_IREG_CENTRY        0x01\n#define VC2_IREG_CURSX         0x02\n#define VC2_IREG_CURSY         0x03\n#define VC2_IREG_CCURSX        0x04\n#define VC2_IREG_DENTRY        0x05\n#define VC2_IREG_SLEN          0x06\n#define VC2_IREG_RADDR         0x07\n#define VC2_IREG_VFPTR         0x08\n#define VC2_IREG_VLSPTR        0x09\n#define VC2_IREG_VLIR          0x0a\n#define VC2_IREG_VLCTR         0x0b\n#define VC2_IREG_CTPTR         0x0c\n#define VC2_IREG_WCURSY        0x0d\n#define VC2_IREG_DFPTR         0x0e\n#define VC2_IREG_DLTPTR        0x0f\n#define VC2_IREG_CONTROL       0x10\n#define VC2_IREG_CONFIG        0x20\n\nstatic inline void newport_vc2_set(struct newport_regs *regs,\n\t\t\t\t   unsigned char vc2ireg,\n\t\t\t\t   unsigned short val)\n{\n\tregs->set.dcbmode = (NPORT_DMODE_AVC2 | VC2_REGADDR_INDEX | NPORT_DMODE_W3 |\n\t\t\t   NPORT_DMODE_ECINC | VC2_PROTOCOL);\n\tregs->set.dcbdata0.byword = (vc2ireg << 24) | (val << 8);\n}\n\nstatic inline unsigned short newport_vc2_get(struct newport_regs *regs,\n\t\t\t\t\t     unsigned char vc2ireg)\n{\n\tregs->set.dcbmode = (NPORT_DMODE_AVC2 | VC2_REGADDR_INDEX | NPORT_DMODE_W1 |\n\t\t\t   NPORT_DMODE_ECINC | VC2_PROTOCOL);\n\tregs->set.dcbdata0.bybytes.b3 = vc2ireg;\n\tregs->set.dcbmode = (NPORT_DMODE_AVC2 | VC2_REGADDR_IREG | NPORT_DMODE_W2 |\n\t\t\t   NPORT_DMODE_ECINC | VC2_PROTOCOL);\n\treturn regs->set.dcbdata0.byshort.s1;\n}\n\n \n#define VC2_CTRL_EVIRQ     0x0001\n#define VC2_CTRL_EDISP     0x0002\n#define VC2_CTRL_EVIDEO    0x0004\n#define VC2_CTRL_EDIDS     0x0008\n#define VC2_CTRL_ECURS     0x0010\n#define VC2_CTRL_EGSYNC    0x0020\n#define VC2_CTRL_EILACE    0x0040\n#define VC2_CTRL_ECDISP    0x0080\n#define VC2_CTRL_ECCURS    0x0100\n#define VC2_CTRL_ECG64     0x0200\n#define VC2_CTRL_GLSEL     0x0400\n\n \n#define NCMAP_REGADDR_AREG   0x00000000\n#define NCMAP_REGADDR_ALO    0x00000000\n#define NCMAP_REGADDR_AHI    0x00000010\n#define NCMAP_REGADDR_PBUF   0x00000020\n#define NCMAP_REGADDR_CREG   0x00000030\n#define NCMAP_REGADDR_SREG   0x00000040\n#define NCMAP_REGADDR_RREG   0x00000060\n#define NCMAP_PROTOCOL       (0x00008000 | 0x00040000 | 0x00800000)\n\nstatic __inline__ void newport_cmap_setaddr(struct newport_regs *regs,\n\t\t\t\t\tunsigned short addr)\n{\n\tregs->set.dcbmode = (NPORT_DMODE_ACMALL | NCMAP_PROTOCOL |\n\t\t\t   NPORT_DMODE_SENDIAN | NPORT_DMODE_ECINC |\n\t\t\t   NCMAP_REGADDR_AREG | NPORT_DMODE_W2);\n\tregs->set.dcbdata0.byshort.s1 = addr;\n\tregs->set.dcbmode = (NPORT_DMODE_ACMALL | NCMAP_PROTOCOL |\n\t\t\t   NCMAP_REGADDR_PBUF | NPORT_DMODE_W3);\n}\n\nstatic __inline__ void newport_cmap_setrgb(struct newport_regs *regs,\n\t\t\t\t       unsigned char red,\n\t\t\t\t       unsigned char green,\n\t\t\t\t       unsigned char blue)\n{\n\tregs->set.dcbdata0.byword =\n\t\t(red << 24) |\n\t\t(green << 16) |\n\t\t(blue << 8);\n}\n\n \n#define BUSY_TIMEOUT 100000\nstatic __inline__ int newport_wait(struct newport_regs *regs)\n{\n\tint t = BUSY_TIMEOUT;\n\n\twhile (--t)\n\t\tif (!(regs->cset.status & NPORT_STAT_GBUSY))\n\t\t\tbreak;\n\treturn !t;\n}\n\nstatic __inline__ int newport_bfwait(struct newport_regs *regs)\n{\n\tint t = BUSY_TIMEOUT;\n\n\twhile (--t)\n\t\tif(!(regs->cset.status & NPORT_STAT_BBUSY))\n\t\t\tbreak;\n\treturn !t;\n}\n\n \n\n \n#define DCB_DATAWIDTH_4 0x0\n#define DCB_DATAWIDTH_1 0x1\n#define DCB_DATAWIDTH_2 0x2\n#define DCB_DATAWIDTH_3 0x3\n\n \n#define DCB_ENDATAPACK   (1 << 2)\n\n \n#define DCB_ENCRSINC     (1 << 3)\n\n \n#define DCB_CRS_SHIFT    4\n\n \n#define DCB_ADDR_SHIFT   7\n#define DCB_VC2          (0 <<  DCB_ADDR_SHIFT)\n#define DCB_CMAP_ALL     (1 <<  DCB_ADDR_SHIFT)\n#define DCB_CMAP0        (2 <<  DCB_ADDR_SHIFT)\n#define DCB_CMAP1        (3 <<  DCB_ADDR_SHIFT)\n#define DCB_XMAP_ALL     (4 <<  DCB_ADDR_SHIFT)\n#define DCB_XMAP0        (5 <<  DCB_ADDR_SHIFT)\n#define DCB_XMAP1        (6 <<  DCB_ADDR_SHIFT)\n#define DCB_BT445        (7 <<  DCB_ADDR_SHIFT)\n#define DCB_VCC1         (8 <<  DCB_ADDR_SHIFT)\n#define DCB_VAB1         (9 <<  DCB_ADDR_SHIFT)\n#define DCB_LG3_BDVERS0  (10 << DCB_ADDR_SHIFT)\n#define DCB_LG3_ICS1562  (11 << DCB_ADDR_SHIFT)\n#define DCB_RESERVED     (15 << DCB_ADDR_SHIFT)\n\n \n#define DCB_ENSYNCACK    (1 << 11)\n#define DCB_ENASYNCACK   (1 << 12)\n\n#define DCB_CSWIDTH_SHIFT 13\n#define DCB_CSHOLD_SHIFT  18\n#define DCB_CSSETUP_SHIFT 23\n\n \n \n#   define XM9_CRS_CONFIG            (0 << DCB_CRS_SHIFT)\n#       define XM9_PUPMODE           (1 << 0)\n#       define XM9_ODD_PIXEL         (1 << 1)\n#       define XM9_8_BITPLANES       (1 << 2)\n#       define XM9_SLOW_DCB          (1 << 3)\n#       define XM9_VIDEO_RGBMAP_MASK (3 << 4)\n#       define XM9_EXPRESS_VIDEO     (1 << 6)\n#       define XM9_VIDEO_OPTION      (1 << 7)\n#   define XM9_CRS_REVISION          (1 << DCB_CRS_SHIFT)\n#   define XM9_CRS_FIFO_AVAIL        (2 << DCB_CRS_SHIFT)\n#       define XM9_FIFO_0_AVAIL      0\n#       define XM9_FIFO_1_AVAIL      1\n#       define XM9_FIFO_2_AVAIL      3\n#       define XM9_FIFO_3_AVAIL      2\n#       define XM9_FIFO_FULL         XM9_FIFO_0_AVAIL\n#       define XM9_FIFO_EMPTY        XM9_FIFO_3_AVAIL\n#   define XM9_CRS_CURS_CMAP_MSB     (3 << DCB_CRS_SHIFT)\n#   define XM9_CRS_PUP_CMAP_MSB      (4 << DCB_CRS_SHIFT)\n#   define XM9_CRS_MODE_REG_DATA     (5 << DCB_CRS_SHIFT)\n#   define XM9_CRS_MODE_REG_INDEX    (7 << DCB_CRS_SHIFT)\n\n\n#define DCB_CYCLES(setup,hold,width)                \\\n                  ((hold << DCB_CSHOLD_SHIFT)  |    \\\n\t\t   (setup << DCB_CSSETUP_SHIFT)|    \\\n\t\t   (width << DCB_CSWIDTH_SHIFT))\n\n#define W_DCB_XMAP9_PROTOCOL       DCB_CYCLES (2, 1, 0)\n#define WSLOW_DCB_XMAP9_PROTOCOL   DCB_CYCLES (5, 5, 0)\n#define WAYSLOW_DCB_XMAP9_PROTOCOL DCB_CYCLES (12, 12, 0)\n#define R_DCB_XMAP9_PROTOCOL       DCB_CYCLES (2, 1, 3)\n\nstatic __inline__ void\nxmap9FIFOWait (struct newport_regs *rex)\n{\n        rex->set.dcbmode = DCB_XMAP0 | XM9_CRS_FIFO_AVAIL |\n\t\tDCB_DATAWIDTH_1 | R_DCB_XMAP9_PROTOCOL;\n        newport_bfwait (rex);\n\t\n        while ((rex->set.dcbdata0.bybytes.b3 & 3) != XM9_FIFO_EMPTY)\n\t\t;\n}\n\nstatic __inline__ void\nxmap9SetModeReg (struct newport_regs *rex, unsigned int modereg, unsigned int data24, int cfreq)\n{\n        if (cfreq > 119)\n            rex->set.dcbmode = DCB_XMAP_ALL | XM9_CRS_MODE_REG_DATA |\n                        DCB_DATAWIDTH_4 | W_DCB_XMAP9_PROTOCOL;\n        else if (cfreq > 59)\n            rex->set.dcbmode = DCB_XMAP_ALL | XM9_CRS_MODE_REG_DATA |\n\t\t    DCB_DATAWIDTH_4 | WSLOW_DCB_XMAP9_PROTOCOL;    \n        else\n            rex->set.dcbmode = DCB_XMAP_ALL | XM9_CRS_MODE_REG_DATA |\n                        DCB_DATAWIDTH_4 | WAYSLOW_DCB_XMAP9_PROTOCOL; \n        rex->set.dcbdata0.byword = ((modereg) << 24) | (data24 & 0xffffff);\n}\n\n#define BT445_PROTOCOL\t\tDCB_CYCLES(1,1,3)\n\n#define BT445_CSR_ADDR_REG\t(0 << DCB_CRS_SHIFT)\n#define BT445_CSR_REVISION\t(2 << DCB_CRS_SHIFT)\n\n#define BT445_REVISION_REG\t0x01\n\n#endif  \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}