-sv 
-64bit
-access +rw
-define SIMULATION

## Xilinx
-reflib ${UNISIM}/
${XILINX_VIVADO}/data/verilog/src/glbl.v

-f ${FW_BASE}/astep24-3l/target-gecco-astropix3/.rtl/astep24_3l_gecco_astropix3_top_sim.f