0.6
2018.1
Apr  4 2018
18:43:17
/home/Xilinx/Vivado/2018.1/bin/SR/SR.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/Xilinx/Vivado/2018.1/bin/SR/SR.srcs/sim_1/new/SR_tb.v,1612433373,verilog,,,,SR_tb,,,,,,,,
/home/Xilinx/Vivado/2018.1/bin/SR/SR.srcs/sources_1/new/SR.v,1612432828,verilog,,/home/Xilinx/Vivado/2018.1/bin/SR/SR.srcs/sim_1/new/SR_tb.v,,SR,,,,,,,,
