INFO: [VRFC 10-163] Analyzing VHDL file "F:/Xilinx/Projects/exercise_03/exercise_03.srcs/sim_1/new/sequence_detector_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sequence_detector_test'
