--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26085 paths analyzed, 438 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.738ns.
--------------------------------------------------------------------------------
Slack:                  13.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0_1 (FF)
  Destination:          count/M_slow_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.674ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0_1 to count/M_slow_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    SLICE_X16Y31.D1      net (fanout=6)        1.524   M_slow_q_0_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X14Y33.B2      net (fanout=19)       1.427   M_map_next_row[1]
    SLICE_X14Y33.B       Tilo                  0.235   M_levels_q_FSM_FFd2
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW23
    SLICE_X14Y33.A4      net (fanout=1)        0.492   N98
    SLICE_X14Y33.A       Tilo                  0.235   M_levels_q_FSM_FFd2
                                                       count/Mcount_M_slow_q_xor<2>11
    SLICE_X15Y32.B5      net (fanout=1)        0.419   count/Mcount_M_slow_q2
    SLICE_X15Y32.B       Tilo                  0.259   M_slow_q_2_1
                                                       count/M_slow_q_2_rstpot
    SLICE_X17Y32.CX      net (fanout=1)        0.988   count/M_slow_q_2_rstpot
    SLICE_X17Y32.CLK     Tdick                 0.114   M_count_out[2]
                                                       count/M_slow_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.674ns (1.824ns logic, 4.850ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  13.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0_1 (FF)
  Destination:          count/M_slow_q_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.654ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0_1 to count/M_slow_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    SLICE_X16Y31.D1      net (fanout=6)        1.524   M_slow_q_0_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X15Y32.C1      net (fanout=19)       1.404   M_map_next_row[1]
    SLICE_X15Y32.C       Tilo                  0.259   M_slow_q_2_1
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW24
    SLICE_X15Y32.A2      net (fanout=1)        0.542   N100
    SLICE_X15Y32.A       Tilo                  0.259   M_slow_q_2_1
                                                       count/_n0028_inv5
    SLICE_X17Y32.A4      net (fanout=4)        0.817   count/_n0028_inv
    SLICE_X17Y32.A       Tilo                  0.259   M_count_out[2]
                                                       count/M_slow_q_0_rstpot
    SLICE_X16Y31.AX      net (fanout=1)        0.524   count/M_slow_q_0_rstpot
    SLICE_X16Y31.CLK     Tdick                 0.085   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (1.843ns logic, 4.811ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0_1 (FF)
  Destination:          count/M_slow_q_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0_1 to count/M_slow_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    SLICE_X16Y31.D1      net (fanout=6)        1.524   M_slow_q_0_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X15Y32.C1      net (fanout=19)       1.404   M_map_next_row[1]
    SLICE_X15Y32.C       Tilo                  0.259   M_slow_q_2_1
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW24
    SLICE_X15Y32.A2      net (fanout=1)        0.542   N100
    SLICE_X15Y32.A       Tilo                  0.259   M_slow_q_2_1
                                                       count/_n0028_inv5
    SLICE_X17Y32.B3      net (fanout=4)        0.618   count/_n0028_inv
    SLICE_X17Y32.B       Tilo                  0.259   M_count_out[2]
                                                       count/M_slow_q_1_rstpot
    SLICE_X17Y31.AX      net (fanout=1)        0.667   count/M_slow_q_1_rstpot
    SLICE_X17Y31.CLK     Tdick                 0.114   M_slow_q_1_1
                                                       count/M_slow_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.627ns (1.872ns logic, 4.755ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  13.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0_1 (FF)
  Destination:          count/M_slow_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.481ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0_1 to count/M_slow_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    SLICE_X16Y31.D1      net (fanout=6)        1.524   M_slow_q_0_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X15Y32.C1      net (fanout=19)       1.404   M_map_next_row[1]
    SLICE_X15Y32.C       Tilo                  0.259   M_slow_q_2_1
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW24
    SLICE_X15Y32.A2      net (fanout=1)        0.542   N100
    SLICE_X15Y32.A       Tilo                  0.259   M_slow_q_2_1
                                                       count/_n0028_inv5
    SLICE_X15Y32.B6      net (fanout=4)        0.151   count/_n0028_inv
    SLICE_X15Y32.B       Tilo                  0.259   M_slow_q_2_1
                                                       count/M_slow_q_2_rstpot
    SLICE_X17Y32.CX      net (fanout=1)        0.988   count/M_slow_q_2_rstpot
    SLICE_X17Y32.CLK     Tdick                 0.114   M_count_out[2]
                                                       count/M_slow_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.481ns (1.872ns logic, 4.609ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  13.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_levels_q_FSM_FFd1_1 (FF)
  Destination:          count/M_slow_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.337ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_levels_q_FSM_FFd1_1 to count/M_slow_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   M_levels_q_FSM_FFd1_2
                                                       M_levels_q_FSM_FFd1_1
    SLICE_X16Y31.D2      net (fanout=6)        1.282   M_levels_q_FSM_FFd1_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X14Y33.B2      net (fanout=19)       1.427   M_map_next_row[1]
    SLICE_X14Y33.B       Tilo                  0.235   M_levels_q_FSM_FFd2
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW23
    SLICE_X14Y33.A4      net (fanout=1)        0.492   N98
    SLICE_X14Y33.A       Tilo                  0.235   M_levels_q_FSM_FFd2
                                                       count/Mcount_M_slow_q_xor<2>11
    SLICE_X15Y32.B5      net (fanout=1)        0.419   count/Mcount_M_slow_q2
    SLICE_X15Y32.B       Tilo                  0.259   M_slow_q_2_1
                                                       count/M_slow_q_2_rstpot
    SLICE_X17Y32.CX      net (fanout=1)        0.988   count/M_slow_q_2_rstpot
    SLICE_X17Y32.CLK     Tdick                 0.114   M_count_out[2]
                                                       count/M_slow_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (1.729ns logic, 4.608ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  13.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_levels_q_FSM_FFd1_1 (FF)
  Destination:          count/M_slow_q_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.317ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_levels_q_FSM_FFd1_1 to count/M_slow_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   M_levels_q_FSM_FFd1_2
                                                       M_levels_q_FSM_FFd1_1
    SLICE_X16Y31.D2      net (fanout=6)        1.282   M_levels_q_FSM_FFd1_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X15Y32.C1      net (fanout=19)       1.404   M_map_next_row[1]
    SLICE_X15Y32.C       Tilo                  0.259   M_slow_q_2_1
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW24
    SLICE_X15Y32.A2      net (fanout=1)        0.542   N100
    SLICE_X15Y32.A       Tilo                  0.259   M_slow_q_2_1
                                                       count/_n0028_inv5
    SLICE_X17Y32.A4      net (fanout=4)        0.817   count/_n0028_inv
    SLICE_X17Y32.A       Tilo                  0.259   M_count_out[2]
                                                       count/M_slow_q_0_rstpot
    SLICE_X16Y31.AX      net (fanout=1)        0.524   count/M_slow_q_0_rstpot
    SLICE_X16Y31.CLK     Tdick                 0.085   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (1.748ns logic, 4.569ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_levels_q_FSM_FFd1_1 (FF)
  Destination:          count/M_slow_q_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.290ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_levels_q_FSM_FFd1_1 to count/M_slow_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   M_levels_q_FSM_FFd1_2
                                                       M_levels_q_FSM_FFd1_1
    SLICE_X16Y31.D2      net (fanout=6)        1.282   M_levels_q_FSM_FFd1_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X15Y32.C1      net (fanout=19)       1.404   M_map_next_row[1]
    SLICE_X15Y32.C       Tilo                  0.259   M_slow_q_2_1
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW24
    SLICE_X15Y32.A2      net (fanout=1)        0.542   N100
    SLICE_X15Y32.A       Tilo                  0.259   M_slow_q_2_1
                                                       count/_n0028_inv5
    SLICE_X17Y32.B3      net (fanout=4)        0.618   count/_n0028_inv
    SLICE_X17Y32.B       Tilo                  0.259   M_count_out[2]
                                                       count/M_slow_q_1_rstpot
    SLICE_X17Y31.AX      net (fanout=1)        0.667   count/M_slow_q_1_rstpot
    SLICE_X17Y31.CLK     Tdick                 0.114   M_slow_q_1_1
                                                       count/M_slow_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.290ns (1.777ns logic, 4.513ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  13.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0_1 (FF)
  Destination:          count/M_slow_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.159ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0_1 to count/M_slow_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    SLICE_X16Y31.D1      net (fanout=6)        1.524   M_slow_q_0_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X15Y32.C1      net (fanout=19)       1.404   M_map_next_row[1]
    SLICE_X15Y32.C       Tilo                  0.259   M_slow_q_2_1
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW24
    SLICE_X15Y32.A2      net (fanout=1)        0.542   N100
    SLICE_X15Y32.A       Tilo                  0.259   M_slow_q_2_1
                                                       count/_n0028_inv5
    SLICE_X17Y32.A4      net (fanout=4)        0.817   count/_n0028_inv
    SLICE_X17Y32.CLK     Tas                   0.373   M_count_out[2]
                                                       count/M_slow_q_0_rstpot
                                                       count/M_slow_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.159ns (1.872ns logic, 4.287ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  13.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_2 (FF)
  Destination:          count/M_slow_q_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.137ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_2 to count/M_slow_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.430   M_count_out[2]
                                                       count/M_slow_q_2
    SLICE_X16Y31.D3      net (fanout=20)       1.102   M_count_out[2]
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X15Y32.C1      net (fanout=19)       1.404   M_map_next_row[1]
    SLICE_X15Y32.C       Tilo                  0.259   M_slow_q_2_1
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW24
    SLICE_X15Y32.A2      net (fanout=1)        0.542   N100
    SLICE_X15Y32.A       Tilo                  0.259   M_slow_q_2_1
                                                       count/_n0028_inv5
    SLICE_X17Y32.A4      net (fanout=4)        0.817   count/_n0028_inv
    SLICE_X17Y32.A       Tilo                  0.259   M_count_out[2]
                                                       count/M_slow_q_0_rstpot
    SLICE_X16Y31.AX      net (fanout=1)        0.524   count/M_slow_q_0_rstpot
    SLICE_X16Y31.CLK     Tdick                 0.085   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                      6.137ns (1.748ns logic, 4.389ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  13.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_levels_q_FSM_FFd1_1 (FF)
  Destination:          count/M_slow_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.144ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_levels_q_FSM_FFd1_1 to count/M_slow_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   M_levels_q_FSM_FFd1_2
                                                       M_levels_q_FSM_FFd1_1
    SLICE_X16Y31.D2      net (fanout=6)        1.282   M_levels_q_FSM_FFd1_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X15Y32.C1      net (fanout=19)       1.404   M_map_next_row[1]
    SLICE_X15Y32.C       Tilo                  0.259   M_slow_q_2_1
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW24
    SLICE_X15Y32.A2      net (fanout=1)        0.542   N100
    SLICE_X15Y32.A       Tilo                  0.259   M_slow_q_2_1
                                                       count/_n0028_inv5
    SLICE_X15Y32.B6      net (fanout=4)        0.151   count/_n0028_inv
    SLICE_X15Y32.B       Tilo                  0.259   M_slow_q_2_1
                                                       count/M_slow_q_2_rstpot
    SLICE_X17Y32.CX      net (fanout=1)        0.988   count/M_slow_q_2_rstpot
    SLICE_X17Y32.CLK     Tdick                 0.114   M_count_out[2]
                                                       count/M_slow_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (1.777ns logic, 4.367ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  13.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_2 (FF)
  Destination:          count/M_slow_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.157ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_2 to count/M_slow_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.430   M_count_out[2]
                                                       count/M_slow_q_2
    SLICE_X16Y31.D3      net (fanout=20)       1.102   M_count_out[2]
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X14Y33.B2      net (fanout=19)       1.427   M_map_next_row[1]
    SLICE_X14Y33.B       Tilo                  0.235   M_levels_q_FSM_FFd2
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW23
    SLICE_X14Y33.A4      net (fanout=1)        0.492   N98
    SLICE_X14Y33.A       Tilo                  0.235   M_levels_q_FSM_FFd2
                                                       count/Mcount_M_slow_q_xor<2>11
    SLICE_X15Y32.B5      net (fanout=1)        0.419   count/Mcount_M_slow_q2
    SLICE_X15Y32.B       Tilo                  0.259   M_slow_q_2_1
                                                       count/M_slow_q_2_rstpot
    SLICE_X17Y32.CX      net (fanout=1)        0.988   count/M_slow_q_2_rstpot
    SLICE_X17Y32.CLK     Tdick                 0.114   M_count_out[2]
                                                       count/M_slow_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (1.729ns logic, 4.428ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  13.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_2 (FF)
  Destination:          count/M_slow_q_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.110ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_2 to count/M_slow_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.430   M_count_out[2]
                                                       count/M_slow_q_2
    SLICE_X16Y31.D3      net (fanout=20)       1.102   M_count_out[2]
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X15Y32.C1      net (fanout=19)       1.404   M_map_next_row[1]
    SLICE_X15Y32.C       Tilo                  0.259   M_slow_q_2_1
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW24
    SLICE_X15Y32.A2      net (fanout=1)        0.542   N100
    SLICE_X15Y32.A       Tilo                  0.259   M_slow_q_2_1
                                                       count/_n0028_inv5
    SLICE_X17Y32.B3      net (fanout=4)        0.618   count/_n0028_inv
    SLICE_X17Y32.B       Tilo                  0.259   M_count_out[2]
                                                       count/M_slow_q_1_rstpot
    SLICE_X17Y31.AX      net (fanout=1)        0.667   count/M_slow_q_1_rstpot
    SLICE_X17Y31.CLK     Tdick                 0.114   M_slow_q_1_1
                                                       count/M_slow_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.110ns (1.777ns logic, 4.333ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  13.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_levels_q_FSM_FFd2_1 (FF)
  Destination:          count/M_slow_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.089ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_levels_q_FSM_FFd2_1 to count/M_slow_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   M_levels_q_FSM_FFd2_1
                                                       M_levels_q_FSM_FFd2_1
    SLICE_X16Y31.C2      net (fanout=8)        1.014   M_levels_q_FSM_FFd2_1
    SLICE_X16Y31.CMUX    Tilo                  0.430   M_slow_q_0_1
                                                       map/Mmux_next_row2_G
                                                       map/Mmux_next_row2
    SLICE_X14Y33.B2      net (fanout=19)       1.427   M_map_next_row[1]
    SLICE_X14Y33.B       Tilo                  0.235   M_levels_q_FSM_FFd2
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW23
    SLICE_X14Y33.A4      net (fanout=1)        0.492   N98
    SLICE_X14Y33.A       Tilo                  0.235   M_levels_q_FSM_FFd2
                                                       count/Mcount_M_slow_q_xor<2>11
    SLICE_X15Y32.B5      net (fanout=1)        0.419   count/Mcount_M_slow_q2
    SLICE_X15Y32.B       Tilo                  0.259   M_slow_q_2_1
                                                       count/M_slow_q_2_rstpot
    SLICE_X17Y32.CX      net (fanout=1)        0.988   count/M_slow_q_2_rstpot
    SLICE_X17Y32.CLK     Tdick                 0.114   M_count_out[2]
                                                       count/M_slow_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (1.749ns logic, 4.340ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  13.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_3 (FF)
  Destination:          count/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.087ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_3 to count/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.525   M_count_out[4]
                                                       count/M_slow_q_3
    SLICE_X16Y32.D2      net (fanout=19)       0.844   M_count_out[3]
    SLICE_X16Y32.CMUX    Topdc                 0.456   M_count_out[4]
                                                       map/Mmux_next_row3_F
                                                       map/Mmux_next_row3
    SLICE_X14Y30.B1      net (fanout=19)       1.324   M_map_next_row[2]
    SLICE_X14Y30.B       Tilo                  0.235   N50
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW1
    SLICE_X14Y30.A3      net (fanout=11)       0.499   N50
    SLICE_X14Y30.A       Tilo                  0.235   N50
                                                       count/Mcount_M_counter_q_lut<0>
    SLICE_X12Y29.A4      net (fanout=1)        0.663   count/Mcount_M_counter_q_lut[0]
    SLICE_X12Y29.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut[0]_rt
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.313   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      6.087ns (2.610ns logic, 3.477ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  13.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0_1 (FF)
  Destination:          count/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.070ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0_1 to count/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    SLICE_X16Y31.D1      net (fanout=6)        1.524   M_slow_q_0_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X14Y31.B1      net (fanout=19)       0.846   M_map_next_row[1]
    SLICE_X14Y31.BMUX    Tilo                  0.298   io_led_10_OBUF
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW10
    SLICE_X14Y31.A3      net (fanout=1)        0.374   N68
    SLICE_X14Y31.A       Tilo                  0.235   io_led_10_OBUF
                                                       M_count_reset_inv11
    SLICE_X12Y29.AX      net (fanout=1)        0.721   M_count_reset_inv1
    SLICE_X12Y29.COUT    Taxcy                 0.259   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.313   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      6.070ns (2.458ns logic, 3.612ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  13.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_levels_q_FSM_FFd2_1 (FF)
  Destination:          count/M_slow_q_0_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.069ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_levels_q_FSM_FFd2_1 to count/M_slow_q_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   M_levels_q_FSM_FFd2_1
                                                       M_levels_q_FSM_FFd2_1
    SLICE_X16Y31.C2      net (fanout=8)        1.014   M_levels_q_FSM_FFd2_1
    SLICE_X16Y31.CMUX    Tilo                  0.430   M_slow_q_0_1
                                                       map/Mmux_next_row2_G
                                                       map/Mmux_next_row2
    SLICE_X15Y32.C1      net (fanout=19)       1.404   M_map_next_row[1]
    SLICE_X15Y32.C       Tilo                  0.259   M_slow_q_2_1
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW24
    SLICE_X15Y32.A2      net (fanout=1)        0.542   N100
    SLICE_X15Y32.A       Tilo                  0.259   M_slow_q_2_1
                                                       count/_n0028_inv5
    SLICE_X17Y32.A4      net (fanout=4)        0.817   count/_n0028_inv
    SLICE_X17Y32.A       Tilo                  0.259   M_count_out[2]
                                                       count/M_slow_q_0_rstpot
    SLICE_X16Y31.AX      net (fanout=1)        0.524   count/M_slow_q_0_rstpot
    SLICE_X16Y31.CLK     Tdick                 0.085   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    -------------------------------------------------  ---------------------------
    Total                                      6.069ns (1.768ns logic, 4.301ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  13.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_3 (FF)
  Destination:          count/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.077ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_3 to count/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.525   M_count_out[4]
                                                       count/M_slow_q_3
    SLICE_X16Y32.D2      net (fanout=19)       0.844   M_count_out[3]
    SLICE_X16Y32.CMUX    Topdc                 0.456   M_count_out[4]
                                                       map/Mmux_next_row3_F
                                                       map/Mmux_next_row3
    SLICE_X14Y30.B1      net (fanout=19)       1.324   M_map_next_row[2]
    SLICE_X14Y30.B       Tilo                  0.235   N50
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW1
    SLICE_X14Y30.A3      net (fanout=11)       0.499   N50
    SLICE_X14Y30.A       Tilo                  0.235   N50
                                                       count/Mcount_M_counter_q_lut<0>
    SLICE_X12Y29.A4      net (fanout=1)        0.663   count/Mcount_M_counter_q_lut[0]
    SLICE_X12Y29.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut[0]_rt
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.303   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.077ns (2.600ns logic, 3.477ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  13.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0_1 (FF)
  Destination:          count/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.060ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0_1 to count/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    SLICE_X16Y31.D1      net (fanout=6)        1.524   M_slow_q_0_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X14Y31.B1      net (fanout=19)       0.846   M_map_next_row[1]
    SLICE_X14Y31.BMUX    Tilo                  0.298   io_led_10_OBUF
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW10
    SLICE_X14Y31.A3      net (fanout=1)        0.374   N68
    SLICE_X14Y31.A       Tilo                  0.235   io_led_10_OBUF
                                                       M_count_reset_inv11
    SLICE_X12Y29.AX      net (fanout=1)        0.721   M_count_reset_inv1
    SLICE_X12Y29.COUT    Taxcy                 0.259   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.303   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.060ns (2.448ns logic, 3.612ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  13.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0 (FF)
  Destination:          count/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.058ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0 to count/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.AQ      Tcko                  0.430   M_count_out[2]
                                                       count/M_slow_q_0
    SLICE_X16Y32.C2      net (fanout=16)       0.936   M_count_out[0]
    SLICE_X16Y32.CMUX    Tilo                  0.430   M_count_out[4]
                                                       map/Mmux_next_row3_G
                                                       map/Mmux_next_row3
    SLICE_X14Y30.B1      net (fanout=19)       1.324   M_map_next_row[2]
    SLICE_X14Y30.B       Tilo                  0.235   N50
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW1
    SLICE_X14Y30.A3      net (fanout=11)       0.499   N50
    SLICE_X14Y30.A       Tilo                  0.235   N50
                                                       count/Mcount_M_counter_q_lut<0>
    SLICE_X12Y29.A4      net (fanout=1)        0.663   count/Mcount_M_counter_q_lut[0]
    SLICE_X12Y29.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut[0]_rt
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.313   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      6.058ns (2.489ns logic, 3.569ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  13.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_levels_q_FSM_FFd2_1 (FF)
  Destination:          count/M_slow_q_1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_levels_q_FSM_FFd2_1 to count/M_slow_q_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.BQ      Tcko                  0.476   M_levels_q_FSM_FFd2_1
                                                       M_levels_q_FSM_FFd2_1
    SLICE_X16Y31.C2      net (fanout=8)        1.014   M_levels_q_FSM_FFd2_1
    SLICE_X16Y31.CMUX    Tilo                  0.430   M_slow_q_0_1
                                                       map/Mmux_next_row2_G
                                                       map/Mmux_next_row2
    SLICE_X15Y32.C1      net (fanout=19)       1.404   M_map_next_row[1]
    SLICE_X15Y32.C       Tilo                  0.259   M_slow_q_2_1
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW24
    SLICE_X15Y32.A2      net (fanout=1)        0.542   N100
    SLICE_X15Y32.A       Tilo                  0.259   M_slow_q_2_1
                                                       count/_n0028_inv5
    SLICE_X17Y32.B3      net (fanout=4)        0.618   count/_n0028_inv
    SLICE_X17Y32.B       Tilo                  0.259   M_count_out[2]
                                                       count/M_slow_q_1_rstpot
    SLICE_X17Y31.AX      net (fanout=1)        0.667   count/M_slow_q_1_rstpot
    SLICE_X17Y31.CLK     Tdick                 0.114   M_slow_q_1_1
                                                       count/M_slow_q_1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (1.797ns logic, 4.245ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  13.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0 (FF)
  Destination:          count/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.048ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0 to count/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.AQ      Tcko                  0.430   M_count_out[2]
                                                       count/M_slow_q_0
    SLICE_X16Y32.C2      net (fanout=16)       0.936   M_count_out[0]
    SLICE_X16Y32.CMUX    Tilo                  0.430   M_count_out[4]
                                                       map/Mmux_next_row3_G
                                                       map/Mmux_next_row3
    SLICE_X14Y30.B1      net (fanout=19)       1.324   M_map_next_row[2]
    SLICE_X14Y30.B       Tilo                  0.235   N50
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW1
    SLICE_X14Y30.A3      net (fanout=11)       0.499   N50
    SLICE_X14Y30.A       Tilo                  0.235   N50
                                                       count/Mcount_M_counter_q_lut<0>
    SLICE_X12Y29.A4      net (fanout=1)        0.663   count/Mcount_M_counter_q_lut[0]
    SLICE_X12Y29.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut[0]_rt
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.303   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (2.479ns logic, 3.569ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  13.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_3 (FF)
  Destination:          count/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_3 to count/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.525   M_count_out[4]
                                                       count/M_slow_q_3
    SLICE_X16Y32.D2      net (fanout=19)       0.844   M_count_out[3]
    SLICE_X16Y32.CMUX    Topdc                 0.456   M_count_out[4]
                                                       map/Mmux_next_row3_F
                                                       map/Mmux_next_row3
    SLICE_X14Y30.B1      net (fanout=19)       1.324   M_map_next_row[2]
    SLICE_X14Y30.B       Tilo                  0.235   N50
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW1
    SLICE_X14Y30.A3      net (fanout=11)       0.499   N50
    SLICE_X14Y30.A       Tilo                  0.235   N50
                                                       count/Mcount_M_counter_q_lut<0>
    SLICE_X12Y29.A4      net (fanout=1)        0.663   count/Mcount_M_counter_q_lut[0]
    SLICE_X12Y29.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut[0]_rt
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.272   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (2.569ns logic, 3.477ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack:                  13.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0_1 (FF)
  Destination:          count/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.029ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0_1 to count/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    SLICE_X16Y31.D1      net (fanout=6)        1.524   M_slow_q_0_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X14Y31.B1      net (fanout=19)       0.846   M_map_next_row[1]
    SLICE_X14Y31.BMUX    Tilo                  0.298   io_led_10_OBUF
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW10
    SLICE_X14Y31.A3      net (fanout=1)        0.374   N68
    SLICE_X14Y31.A       Tilo                  0.235   io_led_10_OBUF
                                                       M_count_reset_inv11
    SLICE_X12Y29.AX      net (fanout=1)        0.721   M_count_reset_inv1
    SLICE_X12Y29.COUT    Taxcy                 0.259   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.272   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      6.029ns (2.417ns logic, 3.612ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  13.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0 (FF)
  Destination:          count/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.017ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0 to count/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.AQ      Tcko                  0.430   M_count_out[2]
                                                       count/M_slow_q_0
    SLICE_X16Y32.C2      net (fanout=16)       0.936   M_count_out[0]
    SLICE_X16Y32.CMUX    Tilo                  0.430   M_count_out[4]
                                                       map/Mmux_next_row3_G
                                                       map/Mmux_next_row3
    SLICE_X14Y30.B1      net (fanout=19)       1.324   M_map_next_row[2]
    SLICE_X14Y30.B       Tilo                  0.235   N50
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW1
    SLICE_X14Y30.A3      net (fanout=11)       0.499   N50
    SLICE_X14Y30.A       Tilo                  0.235   N50
                                                       count/Mcount_M_counter_q_lut<0>
    SLICE_X12Y29.A4      net (fanout=1)        0.663   count/Mcount_M_counter_q_lut[0]
    SLICE_X12Y29.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut[0]_rt
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.272   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      6.017ns (2.448ns logic, 3.569ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  13.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_2 (FF)
  Destination:          count/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.005ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_2 to count/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.430   M_count_out[2]
                                                       count/M_slow_q_2
    SLICE_X16Y32.C1      net (fanout=20)       0.883   M_count_out[2]
    SLICE_X16Y32.CMUX    Tilo                  0.430   M_count_out[4]
                                                       map/Mmux_next_row3_G
                                                       map/Mmux_next_row3
    SLICE_X14Y30.B1      net (fanout=19)       1.324   M_map_next_row[2]
    SLICE_X14Y30.B       Tilo                  0.235   N50
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW1
    SLICE_X14Y30.A3      net (fanout=11)       0.499   N50
    SLICE_X14Y30.A       Tilo                  0.235   N50
                                                       count/Mcount_M_counter_q_lut<0>
    SLICE_X12Y29.A4      net (fanout=1)        0.663   count/Mcount_M_counter_q_lut[0]
    SLICE_X12Y29.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut[0]_rt
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.313   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (2.489ns logic, 3.516ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  13.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_2 (FF)
  Destination:          count/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.995ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_2 to count/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.430   M_count_out[2]
                                                       count/M_slow_q_2
    SLICE_X16Y32.C1      net (fanout=20)       0.883   M_count_out[2]
    SLICE_X16Y32.CMUX    Tilo                  0.430   M_count_out[4]
                                                       map/Mmux_next_row3_G
                                                       map/Mmux_next_row3
    SLICE_X14Y30.B1      net (fanout=19)       1.324   M_map_next_row[2]
    SLICE_X14Y30.B       Tilo                  0.235   N50
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW1
    SLICE_X14Y30.A3      net (fanout=11)       0.499   N50
    SLICE_X14Y30.A       Tilo                  0.235   N50
                                                       count/Mcount_M_counter_q_lut<0>
    SLICE_X12Y29.A4      net (fanout=1)        0.663   count/Mcount_M_counter_q_lut[0]
    SLICE_X12Y29.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut[0]_rt
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.303   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      5.995ns (2.479ns logic, 3.516ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  13.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_3 (FF)
  Destination:          count/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.991ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_3 to count/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.525   M_count_out[4]
                                                       count/M_slow_q_3
    SLICE_X16Y32.D2      net (fanout=19)       0.844   M_count_out[3]
    SLICE_X16Y32.CMUX    Topdc                 0.456   M_count_out[4]
                                                       map/Mmux_next_row3_F
                                                       map/Mmux_next_row3
    SLICE_X14Y30.B1      net (fanout=19)       1.324   M_map_next_row[2]
    SLICE_X14Y30.B       Tilo                  0.235   N50
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW1
    SLICE_X14Y30.A3      net (fanout=11)       0.499   N50
    SLICE_X14Y30.A       Tilo                  0.235   N50
                                                       count/Mcount_M_counter_q_lut<0>
    SLICE_X12Y29.A4      net (fanout=1)        0.663   count/Mcount_M_counter_q_lut[0]
    SLICE_X12Y29.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut[0]_rt
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.CLK     Tcinck                0.313   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
                                                       count/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      5.991ns (2.517ns logic, 3.474ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  13.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_3 (FF)
  Destination:          count/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.987ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.295 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_3 to count/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.525   M_count_out[4]
                                                       count/M_slow_q_3
    SLICE_X16Y32.D2      net (fanout=19)       0.844   M_count_out[3]
    SLICE_X16Y32.CMUX    Topdc                 0.456   M_count_out[4]
                                                       map/Mmux_next_row3_F
                                                       map/Mmux_next_row3
    SLICE_X14Y30.B1      net (fanout=19)       1.324   M_map_next_row[2]
    SLICE_X14Y30.B       Tilo                  0.235   N50
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW1
    SLICE_X14Y30.A3      net (fanout=11)       0.499   N50
    SLICE_X14Y30.A       Tilo                  0.235   N50
                                                       count/Mcount_M_counter_q_lut<0>
    SLICE_X12Y29.A4      net (fanout=1)        0.663   count/Mcount_M_counter_q_lut[0]
    SLICE_X12Y29.COUT    Topcya                0.474   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_lut[0]_rt
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.213   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (2.510ns logic, 3.477ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  13.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0_1 (FF)
  Destination:          count/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.974ns (Levels of Logic = 8)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0_1 to count/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    SLICE_X16Y31.D1      net (fanout=6)        1.524   M_slow_q_0_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X14Y31.B1      net (fanout=19)       0.846   M_map_next_row[1]
    SLICE_X14Y31.BMUX    Tilo                  0.298   io_led_10_OBUF
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW10
    SLICE_X14Y31.A3      net (fanout=1)        0.374   N68
    SLICE_X14Y31.A       Tilo                  0.235   io_led_10_OBUF
                                                       M_count_reset_inv11
    SLICE_X12Y29.AX      net (fanout=1)        0.721   M_count_reset_inv1
    SLICE_X12Y29.COUT    Taxcy                 0.259   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.CLK     Tcinck                0.313   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
                                                       count/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (2.365ns logic, 3.609ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  13.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count/M_slow_q_0_1 (FF)
  Destination:          count/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.970ns (Levels of Logic = 9)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count/M_slow_q_0_1 to count/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.AQ      Tcko                  0.525   M_slow_q_0_1
                                                       count/M_slow_q_0_1
    SLICE_X16Y31.D1      net (fanout=6)        1.524   M_slow_q_0_1
    SLICE_X16Y31.CMUX    Topdc                 0.456   M_slow_q_0_1
                                                       map/Mmux_next_row2_F
                                                       map/Mmux_next_row2
    SLICE_X14Y31.B1      net (fanout=19)       0.846   M_map_next_row[1]
    SLICE_X14Y31.BMUX    Tilo                  0.298   io_led_10_OBUF
                                                       M_map_next_row[7]_PWR_1_o_equal_6_o<7>_SW10
    SLICE_X14Y31.A3      net (fanout=1)        0.374   N68
    SLICE_X14Y31.A       Tilo                  0.235   io_led_10_OBUF
                                                       M_count_reset_inv11
    SLICE_X12Y29.AX      net (fanout=1)        0.721   M_count_reset_inv1
    SLICE_X12Y29.COUT    Taxcy                 0.259   count/M_counter_q[3]
                                                       count/Mcount_M_counter_q_cy<3>
    SLICE_X12Y30.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[3]
    SLICE_X12Y30.COUT    Tbyp                  0.093   count/M_counter_q[7]
                                                       count/Mcount_M_counter_q_cy<7>
    SLICE_X12Y31.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[7]
    SLICE_X12Y31.COUT    Tbyp                  0.093   count/M_counter_q[11]
                                                       count/Mcount_M_counter_q_cy<11>
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   count/Mcount_M_counter_q_cy[11]
    SLICE_X12Y32.COUT    Tbyp                  0.093   count/M_counter_q[15]
                                                       count/Mcount_M_counter_q_cy<15>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[15]
    SLICE_X12Y33.COUT    Tbyp                  0.093   count/M_counter_q[19]
                                                       count/Mcount_M_counter_q_cy<19>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   count/Mcount_M_counter_q_cy[19]
    SLICE_X12Y34.CLK     Tcinck                0.213   count/M_counter_q[23]
                                                       count/Mcount_M_counter_q_xor<23>
                                                       count/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (2.358ns logic, 3.612ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[3]/CLK
  Logical resource: count/M_counter_q_0/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[3]/CLK
  Logical resource: count/M_counter_q_1/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[3]/CLK
  Logical resource: count/M_counter_q_2/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[3]/CLK
  Logical resource: count/M_counter_q_3/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[7]/CLK
  Logical resource: count/M_counter_q_4/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[7]/CLK
  Logical resource: count/M_counter_q_5/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[7]/CLK
  Logical resource: count/M_counter_q_6/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[7]/CLK
  Logical resource: count/M_counter_q_7/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[11]/CLK
  Logical resource: count/M_counter_q_8/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[11]/CLK
  Logical resource: count/M_counter_q_9/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[11]/CLK
  Logical resource: count/M_counter_q_10/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[11]/CLK
  Logical resource: count/M_counter_q_11/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[15]/CLK
  Logical resource: count/M_counter_q_12/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[15]/CLK
  Logical resource: count/M_counter_q_13/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[15]/CLK
  Logical resource: count/M_counter_q_14/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[15]/CLK
  Logical resource: count/M_counter_q_15/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[19]/CLK
  Logical resource: count/M_counter_q_16/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[19]/CLK
  Logical resource: count/M_counter_q_17/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[19]/CLK
  Logical resource: count/M_counter_q_18/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[19]/CLK
  Logical resource: count/M_counter_q_19/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[23]/CLK
  Logical resource: count/M_counter_q_20/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[23]/CLK
  Logical resource: count/M_counter_q_21/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[23]/CLK
  Logical resource: count/M_counter_q_22/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: count/M_counter_q[23]/CLK
  Logical resource: count/M_counter_q_23/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slow_q_0_1/CLK
  Logical resource: count/M_slow_q_0_1/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.738|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 26085 paths, 0 nets, and 368 connections

Design statistics:
   Minimum period:   6.738ns{1}   (Maximum frequency: 148.412MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 04 06:04:22 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



