###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Fri Mar 31 14:43:41 2023
#  Design:            miniMIPS_chip
#  Command:           time_design -pre_cts
###############################################################
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          2.117
    Required Time:=          7.117
     Launch Clock:-          0.000
        Data Path:-          7.117
            Slack:=          0.000
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                           -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q      -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q   -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                           -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q    R     DFRQX1          2  0.000   0.317    0.317  
  minimips_core_instance/EI_instr[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                          -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                     -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                          -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q    F     NA2X1           5  0.551   0.179    1.536  
  minimips_core_instance/U3_di_n_22412                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                     -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                     -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                     -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                     -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                       -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q    R     EN2X1           1  0.588   0.182    4.866  
  minimips_core_instance/U6_renvoi_n_3257                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q    R     AND6X1          3  0.176   0.284    5.150  
  minimips_core_instance/U6_renvoi_n_3223                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                 -      AN->Q   R     NO2I1X1        35  0.283   1.147    6.297  
  minimips_core_instance/U6_renvoi_n_961                   -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      A->Q    F     NO2X1           1  2.020   0.063    6.360  
  minimips_core_instance/U6_renvoi_n_3213                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q    R     AN21X1          1  0.361   0.157    6.517  
  minimips_core_instance/U6_renvoi_n_3208                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q    R     OR3X1           4  0.158   0.238    6.755  
  minimips_core_instance/alea                              -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g2732/Q                           -      B->Q    F     NO2I1X1         2  0.221   0.073    6.828  
  minimips_core_instance/n_147                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g2681/Q                           -      A->Q    F     OR2X1           1  0.083   0.147    6.975  
  minimips_core_instance/U2_ei_n_1260                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q    F     OR2X1           1  0.058   0.142    7.117  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    7.117  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q    -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                            -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         64  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 2: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          2.173
    Required Time:=          7.173
     Launch Clock:-          0.000
        Data Path:-          7.173
            Slack:=          0.000
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                           -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q      -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q   -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                           -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q    R     DFRQX1          2  0.000   0.317    0.317  
  minimips_core_instance/EI_instr[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                          -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                     -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                          -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q    F     NA2X1           5  0.551   0.179    1.536  
  minimips_core_instance/U3_di_n_22412                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                     -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                     -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                     -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                     -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                       -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q    R     EN2X1           1  0.588   0.182    4.866  
  minimips_core_instance/U6_renvoi_n_3257                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q    R     AND6X1          3  0.176   0.284    5.150  
  minimips_core_instance/U6_renvoi_n_3223                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                 -      AN->Q   R     NO2I1X1        35  0.283   1.147    6.297  
  minimips_core_instance/U6_renvoi_n_961                   -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      A->Q    F     NO2X1           1  2.020   0.063    6.360  
  minimips_core_instance/U6_renvoi_n_3213                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q    R     AN21X1          1  0.361   0.157    6.517  
  minimips_core_instance/U6_renvoi_n_3208                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q    R     OR3X1           4  0.158   0.238    6.755  
  minimips_core_instance/alea                              -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g2731/Q                           -      C->Q    F     AN21X1          1  0.221   0.053    6.808  
  minimips_core_instance/n_145                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2680/Q                           -      C->Q    F     AO31X1          1  0.245   0.218    7.026  
  minimips_core_instance/U2_ei_n_1262                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q    F     OR2X1           1  0.085   0.148    7.173  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D       F     DLLQX1          1  0.055   0.000    7.173  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q    -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                            -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         64  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 3: MET (0.000 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          2.381
    Required Time:=          7.381
     Launch Clock:-          0.000
        Data Path:-          7.381
            Slack:=          0.000
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                    -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                    -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q    -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                           -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q      -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q   -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                           -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q          -      C->Q    R     DFRQX1          2  0.000   0.317    0.317  
  minimips_core_instance/EI_instr[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                          -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                     -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                     -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                     -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                    -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                     -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                     -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                          -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                     -      A->Q    F     NA2X1           5  0.551   0.179    1.536  
  minimips_core_instance/U3_di_n_22412                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                     -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                     -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                     -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                     -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                     -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                      -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                     -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                     -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                     -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                     -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                     -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                     -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                     -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                     -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                     -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                       -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                 -      A->Q    R     EN2X1           1  0.588   0.182    4.866  
  minimips_core_instance/U6_renvoi_n_3257                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                 -      A->Q    R     AND6X1          3  0.176   0.284    5.150  
  minimips_core_instance/U6_renvoi_n_3223                  -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                 -      AN->Q   R     NO2I1X1        35  0.283   1.147    6.297  
  minimips_core_instance/U6_renvoi_n_961                   -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                 -      A->Q    F     NO2X1           1  2.020   0.063    6.360  
  minimips_core_instance/U6_renvoi_n_3213                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                 -      C->Q    R     AN21X1          1  0.361   0.157    6.517  
  minimips_core_instance/U6_renvoi_n_3208                  -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                 -      C->Q    R     OR3X1           4  0.158   0.238    6.755  
  minimips_core_instance/alea                              -      -       -     (net)           4      -       -        -  
  minimips_core_instance/g2732/Q                           -      B->Q    F     NO2I1X1         2  0.221   0.073    6.828  
  minimips_core_instance/n_147                             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g2678/Q                           -      B->Q    F     AO221X0         1  0.083   0.391    7.219  
  minimips_core_instance/U1_pf_n_936                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q    F     OR2X1           1  0.146   0.162    7.381  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/n_0        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D       F     DLLQX1          1  0.056   0.000    7.381  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.000   0.000    5.000  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.000   0.000    5.000  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.000   0.000    5.000  
  minimips_core_instance/CTS_401                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX3            1  0.000   0.000    5.000  
  minimips_core_instance/CTS_398                            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_42/Q    -      A->Q    F     BUX12          64  0.000   0.000    5.000  
  minimips_core_instance/CTS_397                            -      -       -     (net)          64      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         64  0.000   0.000    5.000  
#-------------------------------------------------------------------------------------------------------------------------
Path 4: MET (0.005 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.130
    Required Time:=          9.870
     Launch Clock:-          0.000
        Data Path:-          9.866
            Slack:=          0.005
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.452  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.444  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.087   0.050    8.576  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.630  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    F     NA2X1           1  0.086   0.054    8.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    R     NA2X2           2  0.069   0.071    8.857  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q          -      A->Q    F     NA2X2           1  0.112   0.043    8.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q          -      A->Q    R     NA2X2           2  0.058   0.068    8.969  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.012  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q          -      A->Q    R     NA2X2           2  0.059   0.067    9.079  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36130/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.122  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1690            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36128/Q          -      A->Q    R     NA2X2           2  0.057   0.062    9.183  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1691            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38196/Q          -      A->Q    R     EN2X0           1  0.101   0.243    9.426  
  minimips_core_instance/U4_ex_U1_alu_n_902                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21034/Q                     -      D->Q    F     AN222X1         1  0.338   0.167    9.593  
  minimips_core_instance/U4_ex_U1_alu_n_23676                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20889/Q                     -      A->Q    R     NO2X1           1  0.436   0.273    9.866  
  minimips_core_instance/U4_ex_U1_alu_n_23456                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/D               -      D       R     DFRX1           1  0.384   0.001    9.866  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[56]/C          -      C       R     DFRX1          32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 5: MET (0.009 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.155
    Required Time:=          9.845
     Launch Clock:-          0.000
        Data Path:-          9.836
            Slack:=          0.009
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.530  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.444  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.087   0.050    8.576  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.630  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    F     NA2X1           1  0.086   0.054    8.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    R     NA2X2           2  0.069   0.071    8.857  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q          -      A->Q    F     NA2X2           1  0.112   0.043    8.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q          -      A->Q    R     NA2X2           2  0.058   0.068    8.969  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.012  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q          -      A->Q    R     NA2X2           2  0.059   0.067    9.079  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36130/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.122  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1690            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36128/Q          -      A->Q    R     NA2X2           2  0.057   0.062    9.183  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1691            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36125/Q          -      A->Q    F     NA2X2           1  0.101   0.043    9.227  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1693            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36121/Q          -      A->Q    R     NA2X2           2  0.060   0.067    9.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1695            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36117/Q          -      A->Q    F     AN21X1          1  0.109   0.083    9.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1697            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38246/Q          -      A->Q    F     EN2X1           1  0.102   0.161    9.537  
  minimips_core_instance/U4_ex_U1_alu_n_906                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21027/Q                     -      E->Q    R     AN222X1         1  0.109   0.243    9.780  
  minimips_core_instance/U4_ex_U1_alu_n_23669                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20880/Q                     -      A->Q    F     NO2X1           1  0.487   0.056    9.836  
  minimips_core_instance/U4_ex_U1_alu_n_23447                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/D               -      D       F     DFRQX1          1  0.206   0.000    9.836  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[58]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 6: MET (0.010 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[16]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.129
    Required Time:=          9.871
     Launch Clock:-          0.000
        Data Path:-          9.861
            Slack:=          0.010
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                            (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------------
  clock                                                             -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                             -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                         -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                           -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q               -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q             -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q             -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                    -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[16]/Q                     -      C->Q    R     DFRQX1         13  0.000   1.287    1.287  
  minimips_core_instance/DI_op2[16]                                 -      -       -     (net)          13      -       -        -  
  minimips_core_instance/FE_DBTC22_DI_op2_16_/Q                     -      A->Q    F     INX1            8  1.974   0.522    1.809  
  minimips_core_instance/FE_DBTN22_DI_op2_16_                       -      -       -     (net)           8      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g55626/Q           -      S->Q    R     MU2X4          34  0.731   0.597    2.406  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_245              -      -       -     (net)          34      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/FE_OFC293_n_245/Q  -      A->Q    F     INX2            2  0.539   0.065    2.470  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/FE_OFN293_n_245    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g54875/Q           -      A->Q    F     AND2X4         33  0.115   0.259    2.729  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_857              -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g54710/Q           -      A->Q    R     AN22X1          1  0.258   0.229    2.958  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_1003             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g54155/S           -      B->S    R     FAX1            1  0.287   0.422    3.380  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_1635             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53998/CO          -      B->CO   R     FAX1            1  0.173   0.227    3.607  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_1914             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53815/S           -      CI->S   R     FAX1            1  0.174   0.372    3.978  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2233             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53748/S           -      CI->S   R     FAX1            1  0.168   0.350    4.328  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2331             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53672/S           -      A->S    R     FAX0            2  0.133   0.518    4.846  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2447             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53668/Q           -      B->Q    R     OR2X1           2  0.268   0.191    5.036  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2450             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53465/Q           -      B->Q    F     NA2X2           2  0.143   0.062    5.098  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2651             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53462/Q           -      A->Q    R     NA2X2           1  0.074   0.060    5.158  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2652             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53460/Q           -      B->Q    F     NA2I1X2         2  0.090   0.058    5.216  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2653             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53457/Q           -      A->Q    R     NA2X2           1  0.075   0.056    5.272  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2654             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53455/Q           -      A->Q    F     NA2X2           2  0.081   0.053    5.326  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2655             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53452/Q           -      A->Q    R     NA2X2           1  0.073   0.068    5.393  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2656             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53450/Q           -      A->Q    F     NA2X4           2  0.100   0.047    5.440  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2657             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53447/Q           -      A->Q    R     NA2X4           1  0.069   0.053    5.494  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2658             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53445/Q           -      A->Q    F     NA2X4           2  0.083   0.047    5.541  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2659             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53442/Q           -      A->Q    R     NA2X4           1  0.071   0.053    5.593  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2660             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53440/Q           -      A->Q    F     NA2X4           2  0.084   0.046    5.639  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2661             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53437/Q           -      A->Q    R     NA2X4           1  0.074   0.055    5.694  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2662             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53436/Q           -      A->Q    F     NA2X4           2  0.087   0.046    5.740  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2663             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53432/Q           -      A->Q    R     NA2X4           1  0.071   0.053    5.793  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2664             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53431/Q           -      A->Q    F     NA2X4           2  0.085   0.046    5.839  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2665             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53427/Q           -      A->Q    R     NA2X4           1  0.069   0.053    5.892  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2666             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53426/Q           -      A->Q    F     NA2X4           2  0.085   0.047    5.939  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2667             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53422/Q           -      A->Q    R     NA2X4           1  0.072   0.054    5.993  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2668             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53421/Q           -      A->Q    F     NA2X4           2  0.087   0.046    6.039  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2669             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53417/Q           -      A->Q    R     NA2X2           1  0.069   0.066    6.105  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2670             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53416/Q           -      A->Q    F     NA2X4           2  0.104   0.048    6.153  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2671             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53412/Q           -      A->Q    R     NA2X4           1  0.067   0.052    6.204  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2672             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53410/Q           -      A->Q    F     NA2X4           2  0.084   0.046    6.251  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2673             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53407/Q           -      A->Q    R     NA2X4           1  0.069   0.054    6.304  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2674             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53406/Q           -      A->Q    F     NA2X4           2  0.085   0.047    6.352  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2675             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53402/Q           -      A->Q    R     NA2X4           1  0.072   0.053    6.405  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2676             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53400/Q           -      A->Q    F     NA2X4           2  0.084   0.046    6.451  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2677             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53397/Q           -      A->Q    R     NA2X4           1  0.070   0.053    6.504  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2678             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53395/Q           -      A->Q    F     NA2X4           2  0.085   0.046    6.550  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2679             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53392/Q           -      A->Q    R     NA2X4           1  0.069   0.053    6.602  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2680             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53390/Q           -      A->Q    F     NA2X4           2  0.083   0.045    6.647  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2681             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53387/Q           -      A->Q    R     NA2X4           1  0.069   0.053    6.700  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2682             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53385/Q           -      A->Q    F     NA2X4           2  0.084   0.046    6.747  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2683             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53382/Q           -      A->Q    R     NA2X4           1  0.069   0.053    6.799  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2684             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53380/Q           -      A->Q    F     NA2X4           2  0.083   0.046    6.845  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2685             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53377/Q           -      A->Q    R     NA2X4           1  0.068   0.053    6.898  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2686             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53375/Q           -      A->Q    F     NA2X4           2  0.083   0.046    6.943  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2687             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53372/Q           -      A->Q    R     NA2X4           1  0.069   0.056    6.999  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2688             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53370/Q           -      A->Q    F     NA2X4           2  0.098   0.069    7.067  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2689             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53367/Q           -      A->Q    R     NA2X4           1  0.097   0.060    7.127  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2690             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53365/Q           -      A->Q    F     NA2X4           2  0.088   0.047    7.175  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2691             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53362/Q           -      A->Q    R     NA2X4           1  0.072   0.053    7.228  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2692             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53360/Q           -      A->Q    F     NA2X4           2  0.086   0.048    7.275  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2693             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53357/Q           -      A->Q    R     NA2X4           1  0.072   0.053    7.329  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2694             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53355/Q           -      A->Q    F     NA2X4           2  0.084   0.051    7.379  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2695             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53352/Q           -      A->Q    R     NA2X4           1  0.076   0.055    7.434  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2696             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53350/Q           -      A->Q    F     NA2X4           2  0.084   0.045    7.478  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2697             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53347/Q           -      A->Q    R     NA2X2           1  0.068   0.068    7.546  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2698             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53345/Q           -      A->Q    F     NA2X4           2  0.106   0.046    7.592  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2699             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53342/Q           -      A->Q    R     NA2X2           1  0.068   0.068    7.660  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2700             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53340/Q           -      A->Q    F     NA2X4           2  0.105   0.045    7.705  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2701             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53337/Q           -      A->Q    R     NA2X2           1  0.065   0.070    7.775  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2703             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53335/Q           -      A->Q    F     NA2X4           2  0.110   0.045    7.820  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2705             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53332/Q           -      A->Q    R     NA2X2           1  0.066   0.067    7.886  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2707             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53330/Q           -      A->Q    F     NA2X4           2  0.102   0.046    7.933  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2708             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53327/Q           -      A->Q    R     NA2X2           1  0.067   0.066    7.998  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2710             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53325/Q           -      A->Q    F     NA2X4           2  0.102   0.048    8.046  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2711             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53322/Q           -      A->Q    R     NA2X2           1  0.068   0.054    8.100  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2713             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53320/Q           -      A->Q    F     NA2X2           2  0.081   0.056    8.156  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2714             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53317/Q           -      A->Q    R     NA2X2           1  0.076   0.068    8.224  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2716             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53315/Q           -      A->Q    F     NA2X4           2  0.101   0.047    8.271  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2717             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53313/Q           -      A->Q    R     NA2X4           2  0.069   0.057    8.329  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2718             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53309/Q           -      A->Q    F     NO2X4           1  0.090   0.039    8.367  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2720             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53308/Q           -      A->Q    R     NO2X4           2  0.066   0.072    8.439  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2721             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53303/Q           -      A->Q    F     NO2X2           1  0.119   0.044    8.483  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2724             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53301/Q           -      A->Q    R     NO2X2           2  0.062   0.082    8.566  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2725             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53296/Q           -      A->Q    F     NO2X2           1  0.129   0.042    8.607  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2728             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53295/Q           -      A->Q    R     NO2X2           2  0.059   0.096    8.703  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2729             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53291/Q           -      A->Q    F     NO2X4           1  0.155   0.043    8.746  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2731             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53289/Q           -      A->Q    R     NO2X4           2  0.068   0.069    8.815  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2732             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53287/Q           -      A->Q    F     NO2X4           1  0.107   0.039    8.854  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2733             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53286/Q           -      A->Q    R     NO2X4           2  0.066   0.070    8.925  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2734             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53284/Q           -      A->Q    F     NO2X4           1  0.110   0.039    8.964  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2735             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53283/Q           -      A->Q    R     NO2X4           2  0.066   0.070    9.033  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2736             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53281/Q           -      A->Q    F     NO2X4           1  0.109   0.035    9.068  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2737             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53279/Q           -      A->Q    R     NO2X2           2  0.062   0.079    9.147  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2738             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53278/Q           -      A->Q    F     NO2X2           1  0.125   0.042    9.189  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2739             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g53276/Q           -      A->Q    R     NO2X2           1  0.058   0.061    9.250  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/n_2740             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_139_47/g56064/Q           -      A->Q    R     EN2X1           1  0.096   0.207    9.458  
  minimips_core_instance/U4_ex_U1_alu_n_917                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21022/Q                      -      B->Q    F     AN222X1         1  0.289   0.170    9.627  
  minimips_core_instance/U4_ex_U1_alu_n_23659                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20930/Q                      -      A->Q    R     NO2X1           1  0.402   0.234    9.861  
  minimips_core_instance/U4_ex_U1_alu_n_23497                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/D                -      D       R     DFRQX1          1  0.334   0.001    9.861  
#---------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[63]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 7: MET (0.033 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.154
    Required Time:=          9.846
     Launch Clock:-          0.000
        Data Path:-          9.813
            Slack:=          0.033
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.530  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.444  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.087   0.050    8.576  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.630  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q          -      A->Q    F     INX1            2  0.086   0.060    8.793  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q          -      A->Q    R     NO2X1           1  0.069   0.085    8.878  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q          -      A->Q    F     NO2X1           2  0.132   0.086    8.964  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q          -      A->Q    R     NO2X1           1  0.185   0.095    9.059  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q          -      A->Q    F     NO2X1           2  0.112   0.069    9.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36136/Q          -      A->Q    R     NO2X1           1  0.093   0.080    9.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1687            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36132/Q          -      A->Q    F     NO2X1           2  0.112   0.065    9.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1689            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36126/Q          -      A->Q    R     NO2X1           1  0.081   0.075    9.349  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1692            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36123/Q          -      A->Q    F     NO2X1           2  0.107   0.068    9.416  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1694            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38251/Q          -      A->Q    F     EN2X1           1  0.084   0.156    9.572  
  minimips_core_instance/U4_ex_U1_alu_n_914                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21023/Q                     -      E->Q    R     AN222X1         1  0.109   0.189    9.761  
  minimips_core_instance/U4_ex_U1_alu_n_23662                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20876/Q                     -      A->Q    F     NO2X1           1  0.392   0.051    9.813  
  minimips_core_instance/U4_ex_U1_alu_n_23442                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/D               -      D       F     DFRQX1          1  0.199   0.000    9.813  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[62]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 8: MET (0.052 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.162
    Required Time:=          9.838
     Launch Clock:-          0.000
        Data Path:-          9.786
            Slack:=          0.052
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.530  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.444  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.087   0.050    8.576  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.630  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    F     NA2X1           1  0.086   0.054    8.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    R     NA2X2           2  0.069   0.071    8.857  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q          -      A->Q    F     NA2X2           1  0.112   0.043    8.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q          -      A->Q    R     NA2X2           2  0.058   0.068    8.969  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.012  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q          -      A->Q    R     NA2X2           2  0.059   0.067    9.079  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36130/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.122  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1690            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36128/Q          -      A->Q    R     NA2X2           2  0.057   0.062    9.183  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1691            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36125/Q          -      A->Q    F     NA2X2           1  0.101   0.043    9.227  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1693            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36121/Q          -      A->Q    R     NA2X2           2  0.060   0.067    9.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1695            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38245/Q          -      A->Q    F     EO2X1           1  0.109   0.181    9.474  
  minimips_core_instance/U4_ex_U1_alu_n_904                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21029/Q                     -      D->Q    R     AN222X1         1  0.091   0.223    9.697  
  minimips_core_instance/U4_ex_U1_alu_n_23671                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20883/Q                     -      A->Q    F     NO2X1           1  0.400   0.089    9.786  
  minimips_core_instance/U4_ex_U1_alu_n_23450                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/D               -      D       F     DFRQX1          1  0.248   0.000    9.786  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[57]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 9: MET (0.148 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.167
    Required Time:=          9.833
     Launch Clock:-          0.000
        Data Path:-          9.685
            Slack:=          0.148
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.452  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.445  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.087   0.050    8.576  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.630  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q          -      A->Q    F     INX1            2  0.086   0.060    8.793  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q          -      A->Q    R     NO2X1           1  0.069   0.085    8.878  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q          -      A->Q    F     NO2X1           2  0.132   0.086    8.964  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q          -      A->Q    R     NO2X1           1  0.185   0.095    9.059  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q          -      A->Q    F     NO2X1           2  0.112   0.069    9.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36136/Q          -      A->Q    R     NO2X1           1  0.093   0.080    9.208  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1687            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36132/Q          -      A->Q    F     NO2X1           2  0.112   0.065    9.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1689            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38250/Q          -      A->Q    F     EN2X1           1  0.081   0.149    9.423  
  minimips_core_instance/U4_ex_U1_alu_n_912                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21025/Q                     -      E->Q    R     AN222X1         1  0.100   0.156    9.579  
  minimips_core_instance/U4_ex_U1_alu_n_23666                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20878/Q                     -      A->Q    F     NO2X1           1  0.333   0.106    9.685  
  minimips_core_instance/U4_ex_U1_alu_n_23445                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/D               -      D       F     DFRQX1          1  0.279   0.001    9.685  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[61]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 10: MET (0.159 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.168
    Required Time:=          9.832
     Launch Clock:-          0.000
        Data Path:-          9.674
            Slack:=          0.159
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.452  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.445  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.087   0.050    8.576  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.630  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    F     NA2X1           1  0.086   0.054    8.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    R     NA2X2           2  0.069   0.071    8.857  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q          -      A->Q    F     NA2X2           1  0.112   0.043    8.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q          -      A->Q    R     NA2X2           2  0.058   0.068    8.969  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36137/Q          -      A->Q    F     NA2X2           1  0.111   0.043    9.012  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1686            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36135/Q          -      A->Q    R     NA2X2           2  0.059   0.067    9.079  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1688            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38197/Q          -      A->Q    F     EN2X1           1  0.111   0.156    9.235  
  minimips_core_instance/U4_ex_U1_alu_n_900                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21026/Q                     -      D->Q    R     AN222X1         1  0.099   0.312    9.547  
  minimips_core_instance/U4_ex_U1_alu_n_23668                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20879/Q                     -      A->Q    F     NO2X1           1  0.546   0.126    9.674  
  minimips_core_instance/U4_ex_U1_alu_n_23446                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/D               -      D       F     DFRQX1          1  0.287   0.001    9.674  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[55]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 11: MET (0.211 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_ecr_reg_reg/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_ecr_reg_reg/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.178
    Required Time:=          9.822
     Launch Clock:-          0.000
        Data Path:-          9.611
            Slack:=          0.211
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q                -      A->Q    R     BUX8           83  0.000   0.000    0.000  
  minimips_core_instance/CTS_317                                       -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.000   0.298    0.298  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.137    0.435  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.204  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.292   0.060    1.264  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.397  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.498  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.133   0.205    1.702  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.170   0.569    2.271  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.539   0.710    2.981  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.060   0.127    3.108  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.409  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.691  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.246    3.936  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.180  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.428  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.677  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.129   0.252    4.929  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.150  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.100    5.250  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.144   0.154    5.404  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.669  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.247    5.915  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.413  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.660  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.889  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.198    7.087  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.153   0.119    7.206  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.149   0.109    7.315  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.116    7.431  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.131   0.135    7.566  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.176   0.215    7.781  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.264    8.045  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.164   0.159    8.204  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2607/Q   -      A->Q    F     NO3X1           1  0.208   0.067    8.271  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1214    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2604/Q   -      A->Q    R     NO2X1           1  0.127   0.080    8.351  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1209    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2598/Q   -      A->Q    R     OA21X1          1  0.100   0.145    8.496  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1201    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2594/Q   -      A->Q    F     ON21X1          1  0.087   0.058    8.554  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1196    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2592/Q   -      A->Q    F     EO3X0           1  0.081   0.311    8.865  
  minimips_core_instance/U4_ex_U1_alu_res_add[32]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20351/Q                         -      A->Q    R     AN211X1         1  0.237   0.177    9.042  
  minimips_core_instance/U4_ex_U1_alu_n_22695                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20349/Q                         -      A->Q    F     NA3X1           3  0.205   0.236    9.278  
  minimips_core_instance/U4_ex_res_ual[0]                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g2400/Q                                       -      C->Q    R     AN32X1          1  0.356   0.226    9.504  
  minimips_core_instance/n_476                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2315/Q                                       -      A->Q    F     NO2X1           1  0.315   0.107    9.611  
  minimips_core_instance/n_509                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_ecr_reg_reg/D                        -      D       F     DFRQX1          1  0.352   0.001    9.611  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U4_ex_EX_ecr_reg_reg/C          -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 12: MET (0.238 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.168
    Required Time:=          9.832
     Launch Clock:-          0.000
        Data Path:-          9.594
            Slack:=          0.238
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.452  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.445  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.087   0.050    8.576  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.630  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q          -      A->Q    F     INX1            2  0.086   0.060    8.793  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q          -      A->Q    R     NO2X1           1  0.069   0.085    8.878  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q          -      A->Q    F     NO2X1           2  0.132   0.086    8.964  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36143/Q          -      A->Q    R     NO2X1           1  0.185   0.095    9.059  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1683            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36140/Q          -      A->Q    F     NO2X1           2  0.112   0.069    9.128  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1685            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38248/Q          -      A->Q    F     EN2X1           1  0.093   0.154    9.282  
  minimips_core_instance/U4_ex_U1_alu_n_910                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21028/Q                     -      E->Q    R     AN222X1         1  0.102   0.192    9.474  
  minimips_core_instance/U4_ex_U1_alu_n_23670                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20881/Q                     -      A->Q    F     NO2X1           1  0.402   0.120    9.594  
  minimips_core_instance/U4_ex_U1_alu_n_23448                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/D               -      D       F     DFRQX1          1  0.290   0.001    9.594  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[60]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 13: MET (0.247 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[31]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op1_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_adresse_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.092
    Required Time:=          9.908
     Launch Clock:-          0.000
        Data Path:-          9.661
            Slack:=          0.247
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q  -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                         -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op1_reg[1]/Q           -      C->Q    F     DFRQX1          1  0.000   0.247    0.247  
  minimips_core_instance/DI_op1[1]                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC240_DI_op1_1_/Q           -      A->Q    F     BUX2           51  0.097   0.663    0.910  
  minimips_core_instance/FE_OFN240_DI_op1_1_             -      -       -     (net)          51      -       -        -  
  minimips_core_instance/g35738/Q                        -      C->Q    F     AO22X1          2  1.074   0.490    1.400  
  minimips_core_instance/n_647                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                       -      B->CO   F     FAX1            2  0.180   0.268    1.668  
  minimips_core_instance/n_636                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                        -      C->Q    R     ON21X1          1  0.111   0.086    1.754  
  minimips_core_instance/n_648                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q        -      B->Q    F     NA2I1X1         1  0.158   0.088    1.842  
  minimips_core_instance/U4_ex_add_178_53_n_987          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO       -      CI->CO  F     FAX1            1  0.113   0.254    2.096  
  minimips_core_instance/U4_ex_add_178_53_n_986          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO       -      CI->CO  F     FAX1            1  0.139   0.250    2.346  
  minimips_core_instance/U4_ex_add_178_53_n_984          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO       -      CI->CO  F     FAX1            1  0.127   0.249    2.595  
  minimips_core_instance/U4_ex_add_178_53_n_982          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO       -      CI->CO  F     FAX1            1  0.129   0.250    2.845  
  minimips_core_instance/U4_ex_add_178_53_n_980          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO       -      CI->CO  F     FAX1            1  0.129   0.255    3.101  
  minimips_core_instance/U4_ex_add_178_53_n_978          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO       -      CI->CO  F     FAX1            1  0.136   0.250    3.350  
  minimips_core_instance/U4_ex_add_178_53_n_976          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO       -      CI->CO  F     FAX1            1  0.126   0.261    3.612  
  minimips_core_instance/U4_ex_add_178_53_n_974          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO       -      CI->CO  F     FAX1            1  0.145   0.254    3.866  
  minimips_core_instance/U4_ex_add_178_53_n_972          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO       -      CI->CO  F     FAX1            1  0.130   0.245    4.111  
  minimips_core_instance/U4_ex_add_178_53_n_970          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO       -      CI->CO  F     FAX1            1  0.123   0.245    4.356  
  minimips_core_instance/U4_ex_add_178_53_n_968          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO       -      CI->CO  F     FAX1            1  0.125   0.245    4.600  
  minimips_core_instance/U4_ex_add_178_53_n_966          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO       -      CI->CO  F     FAX1            1  0.124   0.247    4.848  
  minimips_core_instance/U4_ex_add_178_53_n_964          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO       -      CI->CO  F     FAX1            1  0.128   0.246    5.094  
  minimips_core_instance/U4_ex_add_178_53_n_962          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO       -      CI->CO  F     FAX1            1  0.125   0.324    5.418  
  minimips_core_instance/U4_ex_add_178_53_n_960          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO       -      CI->CO  F     FAX1            1  0.229   0.322    5.740  
  minimips_core_instance/U4_ex_add_178_53_n_958          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO       -      CI->CO  F     FAX1            1  0.191   0.293    6.033  
  minimips_core_instance/U4_ex_add_178_53_n_956          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO       -      CI->CO  F     FAX1            1  0.165   0.255    6.288  
  minimips_core_instance/U4_ex_add_178_53_n_954          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO       -      CI->CO  F     FAX1            1  0.125   0.243    6.531  
  minimips_core_instance/U4_ex_add_178_53_n_952          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO       -      CI->CO  F     FAX1            1  0.122   0.247    6.778  
  minimips_core_instance/U4_ex_add_178_53_n_950          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO       -      CI->CO  F     FAX1            1  0.128   0.253    7.032  
  minimips_core_instance/U4_ex_add_178_53_n_948          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO       -      CI->CO  F     FAX1            1  0.134   0.252    7.284  
  minimips_core_instance/U4_ex_add_178_53_n_946          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO       -      CI->CO  F     FAX1            1  0.131   0.273    7.558  
  minimips_core_instance/U4_ex_add_178_53_n_944          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO       -      CI->CO  F     FAX1            1  0.160   0.256    7.814  
  minimips_core_instance/U4_ex_add_178_53_n_942          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO       -      CI->CO  F     FAX1            1  0.128   0.268    8.082  
  minimips_core_instance/U4_ex_add_178_53_n_940          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO       -      CI->CO  F     FAX1            1  0.153   0.257    8.338  
  minimips_core_instance/U4_ex_add_178_53_n_938          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/CO       -      CI->CO  F     FAX1            1  0.131   0.231    8.570  
  minimips_core_instance/U4_ex_add_178_53_n_936          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1424/CO       -      A->CO   F     FAX0            3  0.105   0.403    8.973  
  minimips_core_instance/U4_ex_add_178_53_n_934          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/FE_RC_2_1/Q                     -      B->Q    R     NA2X1           1  0.289   0.124    9.097  
  minimips_core_instance/FE_RN_11_0                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_RC_1_1/Q                     -      A->Q    F     NA2X1           1  0.112   0.087    9.184  
  minimips_core_instance/U4_ex_add_178_53_n_932          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g36223/S       -      A->S    R     FAX1            1  0.112   0.333    9.516  
  minimips_core_instance/U4_ex_n_516                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2623/Q                         -      A->Q    R     AND3X1          1  0.071   0.145    9.661  
  minimips_core_instance/n_355                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[31]/D      -      D       R     DFRQX0          1  0.123   0.000    9.661  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX6           59  0.000   0.000   10.000  
  minimips_core_instance/CTS_311                         -      -       -     (net)          59      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[31]/C      -      C       R     DFRQX0         59  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 14: MET (0.289 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[0]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.159
    Required Time:=          9.841
     Launch Clock:-          0.000
        Data Path:-          9.552
            Slack:=          0.289
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q                -      A->Q    R     BUX8           83  0.000   0.000    0.000  
  minimips_core_instance/CTS_317                                       -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.000   0.298    0.298  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.137    0.435  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.204  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.292   0.060    1.264  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.397  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.498  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.133   0.205    1.702  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.170   0.569    2.271  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.539   0.710    2.981  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.060   0.127    3.108  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.409  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.691  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.246    3.936  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.180  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.428  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.677  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.129   0.252    4.929  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.150  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.100    5.250  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.144   0.154    5.404  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.669  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.247    5.915  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.413  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.660  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.889  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.198    7.087  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.153   0.119    7.206  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.149   0.109    7.315  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.116    7.431  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.131   0.135    7.566  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.176   0.215    7.781  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.264    8.045  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.164   0.159    8.204  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2607/Q   -      A->Q    F     NO3X1           1  0.208   0.067    8.271  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1214    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2604/Q   -      A->Q    R     NO2X1           1  0.127   0.080    8.351  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1209    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2598/Q   -      A->Q    R     OA21X1          1  0.100   0.145    8.496  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1201    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2594/Q   -      A->Q    F     ON21X1          1  0.087   0.058    8.554  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1196    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2592/Q   -      A->Q    F     EO3X0           1  0.081   0.311    8.865  
  minimips_core_instance/U4_ex_U1_alu_res_add[32]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20351/Q                         -      A->Q    R     AN211X1         1  0.237   0.177    9.042  
  minimips_core_instance/U4_ex_U1_alu_n_22695                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20349/Q                         -      A->Q    F     NA3X1           3  0.205   0.236    9.278  
  minimips_core_instance/U4_ex_res_ual[0]                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g2749/Q                                       -      A->Q    R     AN22X1          1  0.356   0.202    9.480  
  minimips_core_instance/n_474                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2744/Q                                       -      A->Q    F     NO2X1           1  0.285   0.072    9.552  
  minimips_core_instance/n_508                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[0]/D                    -      D       F     DFRQX1          1  0.227   0.000    9.552  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX6           59  0.000   0.000   10.000  
  minimips_core_instance/CTS_311                         -      -       -     (net)          59      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[0]/C      -      C       R     DFRQX1         59  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 15: MET (0.294 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.171
    Required Time:=          9.829
     Launch Clock:-          0.000
        Data Path:-          9.535
            Slack:=          0.294
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.452  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.445  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.087   0.050    8.576  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.630  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    F     NA2X1           1  0.086   0.054    8.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    R     NA2X2           2  0.069   0.071    8.857  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36144/Q          -      A->Q    F     NA2X2           1  0.112   0.043    8.900  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1682            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36142/Q          -      A->Q    R     NA2X2           2  0.058   0.068    8.969  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1684            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38198/Q          -      A->Q    F     EN2X1           1  0.111   0.156    9.124  
  minimips_core_instance/U4_ex_U1_alu_n_898                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21032/Q                     -      D->Q    R     AN222X1         1  0.098   0.271    9.396  
  minimips_core_instance/U4_ex_U1_alu_n_23674                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20885/Q                     -      A->Q    F     NO2X1           1  0.480   0.139    9.535  
  minimips_core_instance/U4_ex_U1_alu_n_23452                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/D               -      D       F     DFRQX1          1  0.308   0.001    9.535  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[54]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 16: MET (0.370 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_bra_confirm_reg/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_bra_confirm_reg/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.138
    Required Time:=          9.862
     Launch Clock:-          0.000
        Data Path:-          9.492
            Slack:=          0.370
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q                -      A->Q    R     BUX8           83  0.000   0.000    0.000  
  minimips_core_instance/CTS_317                                       -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.000   0.298    0.298  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.137    0.435  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.204  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.292   0.060    1.264  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.397  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.498  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.133   0.205    1.702  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.170   0.569    2.271  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.539   0.710    2.981  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.060   0.127    3.108  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.409  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.691  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.246    3.936  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.180  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.428  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.677  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.129   0.252    4.929  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.150  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.100    5.250  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.144   0.154    5.404  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.669  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.247    5.915  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.413  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.660  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.889  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.198    7.087  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.153   0.119    7.206  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.149   0.109    7.315  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.116    7.431  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.131   0.135    7.566  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.176   0.215    7.781  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.264    8.045  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.164   0.159    8.204  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2607/Q   -      A->Q    F     NO3X1           1  0.208   0.067    8.271  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1214    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2604/Q   -      A->Q    R     NO2X1           1  0.127   0.080    8.351  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1209    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2598/Q   -      A->Q    R     OA21X1          1  0.100   0.145    8.496  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1201    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2594/Q   -      A->Q    F     ON21X1          1  0.087   0.058    8.554  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1196    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2592/Q   -      A->Q    F     EO3X0           1  0.081   0.311    8.865  
  minimips_core_instance/U4_ex_U1_alu_res_add[32]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20351/Q                         -      A->Q    R     AN211X1         1  0.237   0.177    9.042  
  minimips_core_instance/U4_ex_U1_alu_n_22695                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20349/Q                         -      A->Q    F     NA3X1           3  0.205   0.236    9.278  
  minimips_core_instance/U4_ex_res_ual[0]                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g2233/Q                                       -      A->Q    F     AND4X1          1  0.356   0.214    9.492  
  minimips_core_instance/n_475                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_bra_confirm_reg/D                    -      D       F     DFRQX1          1  0.095   0.000    9.492  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U4_ex_EX_bra_confirm_reg/C      -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 17: MET (0.405 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.170
    Required Time:=          9.830
     Launch Clock:-          0.000
        Data Path:-          9.425
            Slack:=          0.405
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.452  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.445  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.087   0.050    8.576  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.630  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36149/Q          -      A->Q    F     NA2X1           1  0.086   0.054    8.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1679            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36148/Q          -      A->Q    R     NA2X2           2  0.069   0.071    8.857  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1680            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38199/Q          -      A->Q    F     EN2X1           1  0.112   0.154    9.011  
  minimips_core_instance/U4_ex_U1_alu_n_896                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21030/Q                     -      D->Q    R     AN222X1         1  0.096   0.277    9.288  
  minimips_core_instance/U4_ex_U1_alu_n_23672                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20882/Q                     -      A->Q    F     NO2X1           1  0.490   0.137    9.425  
  minimips_core_instance/U4_ex_U1_alu_n_23449                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/D               -      D       F     DFRX1           1  0.304   0.001    9.425  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[53]/C          -      C       R     DFRX1          32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 18: MET (0.412 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.174
    Required Time:=          9.826
     Launch Clock:-          0.000
        Data Path:-          9.414
            Slack:=          0.412
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.452  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.445  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.087   0.050    8.576  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.630  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q          -      A->Q    F     INX1            2  0.086   0.060    8.793  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38237/Q          -      A->Q    F     EO2X1           1  0.069   0.170    8.963  
  minimips_core_instance/U4_ex_U1_alu_n_894                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21035/Q                     -      D->Q    R     AN222X1         1  0.088   0.291    9.254  
  minimips_core_instance/U4_ex_U1_alu_n_23678                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20887/Q                     -      A->Q    F     NO2X1           1  0.516   0.159    9.414  
  minimips_core_instance/U4_ex_U1_alu_n_23454                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/D               -      D       F     DFRQX1          1  0.329   0.001    9.414  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[52]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 19: MET (0.444 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.159
    Required Time:=          9.841
     Launch Clock:-          0.000
        Data Path:-          9.397
            Slack:=          0.444
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.452  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.445  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.087   0.050    8.576  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.630  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36154/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.680  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1675            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36153/Q          -      A->Q    R     NA2X4           2  0.067   0.052    8.732  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1676            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36151/Q          -      A->Q    F     INX1            2  0.086   0.060    8.793  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1677            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36150/Q          -      A->Q    R     NO2X1           1  0.069   0.085    8.878  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1678            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36146/Q          -      A->Q    F     NO2X1           2  0.132   0.086    8.964  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1681            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38247/Q          -      A->Q    F     EN2X1           1  0.185   0.184    9.149  
  minimips_core_instance/U4_ex_U1_alu_n_908                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21024/Q                     -      E->Q    R     AN222X1         1  0.112   0.175    9.323  
  minimips_core_instance/U4_ex_U1_alu_n_23664                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20877/Q                     -      A->Q    F     NO2X1           1  0.363   0.073    9.397  
  minimips_core_instance/U4_ex_U1_alu_n_23444                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/D               -      D       F     DFRQX1          1  0.229   0.000    9.397  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[59]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 20: MET (0.446 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[27]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.128
    Required Time:=          9.872
     Launch Clock:-          0.000
        Data Path:-          9.426
            Slack:=          0.446
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.555    9.184  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7249/Q                    -      A->Q    F     NA2X1           1  0.933   0.085    9.269  
  minimips_core_instance/U3_di_n_21710                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7195/Q                    -      B->Q    R     AN21X1          1  0.207   0.158    9.426  
  minimips_core_instance/U3_di_n_21652                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[27]/D        -      D       R     DFRQX1          1  0.302   0.000    9.426  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q  -      A->Q    R     BUX8           83  0.000   0.000   10.000  
  minimips_core_instance/CTS_317                         -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[27]/C       -      C       R     DFRQX1         83  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 21: MET (0.455 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[19]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.128
    Required Time:=          9.872
     Launch Clock:-          0.000
        Data Path:-          9.417
            Slack:=          0.455
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.556    9.185  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7228/Q                    -      A->Q    F     NA2X1           1  0.933   0.077    9.262  
  minimips_core_instance/U3_di_n_21681                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7187/Q                    -      B->Q    R     AN21X1          1  0.203   0.155    9.417  
  minimips_core_instance/U3_di_n_21642                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[19]/D        -      D       R     DFRQX1          1  0.298   0.000    9.417  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q  -      A->Q    R     BUX8           83  0.000   0.000   10.000  
  minimips_core_instance/CTS_317                         -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[19]/C       -      C       R     DFRQX1         83  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 22: MET (0.456 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[20]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.128
    Required Time:=          9.872
     Launch Clock:-          0.000
        Data Path:-          9.415
            Slack:=          0.456
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.556    9.185  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7257/Q                    -      A->Q    F     NA2X1           1  0.933   0.068    9.253  
  minimips_core_instance/U3_di_n_21715                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7188/Q                    -      B->Q    R     AN21X1          1  0.198   0.163    9.415  
  minimips_core_instance/U3_di_n_21645                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[20]/D        -      D       R     DFRQX1          1  0.316   0.000    9.415  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q  -      A->Q    R     BUX8           83  0.000   0.000   10.000  
  minimips_core_instance/CTS_317                         -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[20]/C       -      C       R     DFRQX1         83  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 23: MET (0.459 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[25]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.128
    Required Time:=          9.872
     Launch Clock:-          0.000
        Data Path:-          9.413
            Slack:=          0.459
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.556    9.184  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7247/Q                    -      A->Q    F     NA2X1           1  0.933   0.067    9.252  
  minimips_core_instance/U3_di_n_21708                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7193/Q                    -      B->Q    R     AN21X1          1  0.190   0.161    9.413  
  minimips_core_instance/U3_di_n_21650                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[25]/D        -      D       R     DFRQX1          1  0.316   0.000    9.413  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q  -      A->Q    R     BUX8           83  0.000   0.000   10.000  
  minimips_core_instance/CTS_317                         -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[25]/C       -      C       R     DFRQX1         83  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 24: MET (0.461 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
        Data Path:-          9.415
            Slack:=          0.461
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q                -      A->Q    R     BUX8           83  0.000   0.000    0.000  
  minimips_core_instance/CTS_317                                       -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.000   0.298    0.298  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.137    0.435  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.204  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.292   0.060    1.264  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.397  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.498  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.133   0.205    1.702  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.170   0.569    2.271  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.539   0.710    2.981  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.060   0.127    3.108  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.409  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.691  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.246    3.936  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.180  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.428  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.677  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.129   0.252    4.929  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.150  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.100    5.250  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.144   0.154    5.404  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.669  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.247    5.915  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.413  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.660  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.889  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.198    7.087  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.153   0.119    7.206  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.149   0.109    7.315  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.116    7.431  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.131   0.135    7.566  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.176   0.215    7.781  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.264    8.045  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.164   0.133    8.178  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2606/Q   -      A->Q    F     AN21X1          1  0.167   0.079    8.257  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1213    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2603/Q   -      A->Q    R     NO2X1           2  0.107   0.139    8.395  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1208    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2597/Q   -      A->Q    F     ON21X1          1  0.213   0.082    8.478  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1199    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2593/Q   -      A->Q    F     EO2X1           2  0.117   0.203    8.681  
  minimips_core_instance/U4_ex_U1_alu_res_add[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21131/Q                         -      A->Q    F     EN2X1           1  0.129   0.159    8.840  
  minimips_core_instance/U4_ex_U1_alu_n_23831                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20744/Q                         -      B->Q    R     NO2I1X1         1  0.258   0.214    9.053  
  minimips_core_instance/U4_ex_overflow_ual                            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2522/Q                                       -      AN->Q   R     NO6I2X1         1  0.284   0.362    9.415  
  minimips_core_instance/n_471                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/D                   -      D       R     DFRX1           1  0.223   0.001    9.415  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX6           59  0.000   0.000   10.000  
  minimips_core_instance/CTS_311                         -      -       -     (net)          59      -       -        -  
  minimips_core_instance/U4_ex_EX_exc_cause_reg[1]/C     -      C       R     DFRX1          59  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 25: MET (0.461 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[26]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.128
    Required Time:=          9.872
     Launch Clock:-          0.000
        Data Path:-          9.411
            Slack:=          0.461
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.555    9.184  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7248/Q                    -      A->Q    F     NA2X1           1  0.933   0.067    9.251  
  minimips_core_instance/U3_di_n_21709                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7194/Q                    -      B->Q    R     AN21X1          1  0.190   0.159    9.411  
  minimips_core_instance/U3_di_n_21651                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[26]/D        -      D       R     DFRQX1          1  0.312   0.000    9.411  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q  -      A->Q    R     BUX8           83  0.000   0.000   10.000  
  minimips_core_instance/CTS_317                         -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[26]/C       -      C       R     DFRQX1         83  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 26: MET (0.472 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[24]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.127
    Required Time:=          9.873
     Launch Clock:-          0.000
        Data Path:-          9.401
            Slack:=          0.472
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.555    9.184  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7246/Q                    -      A->Q    F     NA2X1           1  0.933   0.077    9.261  
  minimips_core_instance/U3_di_n_21707                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7192/Q                    -      B->Q    R     AN21X1          1  0.199   0.141    9.401  
  minimips_core_instance/U3_di_n_21649                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[24]/D        -      D       R     DFRQX1          1  0.268   0.000    9.401  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q  -      A->Q    R     BUX8           83  0.000   0.000   10.000  
  minimips_core_instance/CTS_317                         -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[24]/C       -      C       R     DFRQX1         83  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 27: MET (0.475 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[18]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.127
    Required Time:=          9.873
     Launch Clock:-          0.000
        Data Path:-          9.398
            Slack:=          0.475
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.555    9.184  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7240/Q                    -      A->Q    F     NA2X1           1  0.933   0.072    9.256  
  minimips_core_instance/U3_di_n_21702                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7186/Q                    -      B->Q    R     AN21X1          1  0.221   0.143    9.398  
  minimips_core_instance/U3_di_n_21641                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[18]/D        -      D       R     DFRQX1          1  0.265   0.000    9.398  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q  -      A->Q    R     BUX8           83  0.000   0.000   10.000  
  minimips_core_instance/CTS_317                         -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[18]/C       -      C       R     DFRQX1         83  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 28: MET (0.480 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[23]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.127
    Required Time:=          9.873
     Launch Clock:-          0.000
        Data Path:-          9.393
            Slack:=          0.480
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.556    9.185  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7245/Q                    -      A->Q    F     NA2X1           1  0.933   0.068    9.252  
  minimips_core_instance/U3_di_n_21706                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7191/Q                    -      B->Q    R     AN21X1          1  0.190   0.141    9.393  
  minimips_core_instance/U3_di_n_21648                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[23]/D        -      D       R     DFRQX1          1  0.272   0.000    9.393  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q  -      A->Q    R     BUX8           83  0.000   0.000   10.000  
  minimips_core_instance/CTS_317                         -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[23]/C       -      C       R     DFRQX1         83  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 29: MET (0.481 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[28]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
        Data Path:-          9.394
            Slack:=          0.481
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.556    9.185  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7250/Q                    -      A->Q    F     NA2X1           1  0.933   0.065    9.250  
  minimips_core_instance/U3_di_n_21711                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7196/Q                    -      B->Q    R     AN21X1          1  0.188   0.143    9.394  
  minimips_core_instance/U3_di_n_21653                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[28]/D        -      D       R     DFRQX1          1  0.234   0.000    9.394  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q  -      A->Q    R     BUX8           83  0.000   0.000   10.000  
  minimips_core_instance/CTS_317                         -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[28]/C       -      C       R     DFRQX1         83  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 30: MET (0.481 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[22]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.127
    Required Time:=          9.873
     Launch Clock:-          0.000
        Data Path:-          9.392
            Slack:=          0.481
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.556    9.185  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7244/Q                    -      A->Q    F     NA2X1           1  0.933   0.069    9.253  
  minimips_core_instance/U3_di_n_21705                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7190/Q                    -      B->Q    R     AN21X1          1  0.191   0.139    9.392  
  minimips_core_instance/U3_di_n_21647                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[22]/D        -      D       R     DFRQX1          1  0.267   0.000    9.392  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q  -      A->Q    R     BUX8           83  0.000   0.000   10.000  
  minimips_core_instance/CTS_317                         -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[22]/C       -      C       R     DFRQX1         83  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 31: MET (0.483 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[30]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
        Data Path:-          9.392
            Slack:=          0.483
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.556    9.185  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7253/Q                    -      A->Q    F     NA2X1           1  0.933   0.069    9.254  
  minimips_core_instance/U3_di_n_21714                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7198/Q                    -      B->Q    R     AN21X1          1  0.192   0.138    9.392  
  minimips_core_instance/U3_di_n_21655                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[30]/D        -      D       R     DFRQX1          1  0.221   0.000    9.392  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX3            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_316                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q  -      A->Q    R     BUX20          91  0.000   0.000   10.000  
  minimips_core_instance/CTS_315                         -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[30]/C       -      C       R     DFRQX1         91  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 32: MET (0.484 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[21]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.127
    Required Time:=          9.873
     Launch Clock:-          0.000
        Data Path:-          9.389
            Slack:=          0.484
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.556    9.185  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7243/Q                    -      A->Q    F     NA2X1           1  0.933   0.068    9.252  
  minimips_core_instance/U3_di_n_21704                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7189/Q                    -      B->Q    R     AN21X1          1  0.191   0.137    9.389  
  minimips_core_instance/U3_di_n_21646                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[21]/D        -      D       R     DFRQX1          1  0.262   0.000    9.389  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q  -      A->Q    R     BUX8           83  0.000   0.000   10.000  
  minimips_core_instance/CTS_317                         -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[21]/C       -      C       R     DFRQX1         83  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 33: MET (0.489 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[31]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
        Data Path:-          9.386
            Slack:=          0.489
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.556    9.185  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7252/Q                    -      A->Q    F     NA2X1           1  0.933   0.069    9.254  
  minimips_core_instance/U3_di_n_21713                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7212/Q                    -      B->Q    R     AN21X1          1  0.192   0.132    9.386  
  minimips_core_instance/U3_di_n_21656                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[31]/D        -      D       R     DFRQX1          1  0.209   0.000    9.386  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX3            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_316                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q  -      A->Q    R     BUX20          91  0.000   0.000   10.000  
  minimips_core_instance/CTS_315                         -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[31]/C       -      C       R     DFRQX1         91  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 34: MET (0.489 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[29]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
        Data Path:-          9.385
            Slack:=          0.489
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.022    8.578  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7275/Q                    -      A->Q    F     INX1            1  1.730   0.051    8.629  
  minimips_core_instance/U3_di_n_21745                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7270/Q                    -      A->Q    R     NO2X1          14  0.229   0.556    9.185  
  minimips_core_instance/U3_di_n_21727                    -      -       -     (net)          14      -       -        -  
  minimips_core_instance/U3_di_g7251/Q                    -      A->Q    F     NA2X1           1  0.933   0.061    9.246  
  minimips_core_instance/U3_di_n_21712                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7197/Q                    -      B->Q    R     AN21X1          1  0.185   0.139    9.385  
  minimips_core_instance/U3_di_n_21654                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[29]/D        -      D       R     DFRQX1          1  0.226   0.000    9.385  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX3            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_316                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q  -      A->Q    R     BUX20          91  0.000   0.000   10.000  
  minimips_core_instance/CTS_315                         -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[29]/C       -      C       R     DFRQX1         91  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 35: MET (0.542 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[30]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op1_reg[1]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_adresse_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.137
    Required Time:=          9.863
     Launch Clock:-          0.000
        Data Path:-          9.321
            Slack:=          0.542
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q  -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                         -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op1_reg[1]/Q           -      C->Q    F     DFRQX1          1  0.000   0.247    0.247  
  minimips_core_instance/DI_op1[1]                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC240_DI_op1_1_/Q           -      A->Q    F     BUX2           51  0.097   0.663    0.910  
  minimips_core_instance/FE_OFN240_DI_op1_1_             -      -       -     (net)          51      -       -        -  
  minimips_core_instance/g35738/Q                        -      C->Q    F     AO22X1          2  1.074   0.490    1.400  
  minimips_core_instance/n_647                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                       -      B->CO   F     FAX1            2  0.180   0.268    1.668  
  minimips_core_instance/n_636                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                        -      C->Q    R     ON21X1          1  0.111   0.086    1.754  
  minimips_core_instance/n_648                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q        -      B->Q    F     NA2I1X1         1  0.158   0.088    1.842  
  minimips_core_instance/U4_ex_add_178_53_n_987          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO       -      CI->CO  F     FAX1            1  0.113   0.254    2.096  
  minimips_core_instance/U4_ex_add_178_53_n_986          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO       -      CI->CO  F     FAX1            1  0.139   0.250    2.346  
  minimips_core_instance/U4_ex_add_178_53_n_984          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO       -      CI->CO  F     FAX1            1  0.127   0.249    2.595  
  minimips_core_instance/U4_ex_add_178_53_n_982          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO       -      CI->CO  F     FAX1            1  0.129   0.250    2.845  
  minimips_core_instance/U4_ex_add_178_53_n_980          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO       -      CI->CO  F     FAX1            1  0.129   0.255    3.101  
  minimips_core_instance/U4_ex_add_178_53_n_978          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO       -      CI->CO  F     FAX1            1  0.136   0.250    3.350  
  minimips_core_instance/U4_ex_add_178_53_n_976          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO       -      CI->CO  F     FAX1            1  0.126   0.261    3.612  
  minimips_core_instance/U4_ex_add_178_53_n_974          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO       -      CI->CO  F     FAX1            1  0.145   0.254    3.866  
  minimips_core_instance/U4_ex_add_178_53_n_972          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO       -      CI->CO  F     FAX1            1  0.130   0.245    4.111  
  minimips_core_instance/U4_ex_add_178_53_n_970          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO       -      CI->CO  F     FAX1            1  0.123   0.245    4.356  
  minimips_core_instance/U4_ex_add_178_53_n_968          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO       -      CI->CO  F     FAX1            1  0.125   0.245    4.600  
  minimips_core_instance/U4_ex_add_178_53_n_966          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO       -      CI->CO  F     FAX1            1  0.124   0.247    4.848  
  minimips_core_instance/U4_ex_add_178_53_n_964          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO       -      CI->CO  F     FAX1            1  0.128   0.246    5.094  
  minimips_core_instance/U4_ex_add_178_53_n_962          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO       -      CI->CO  F     FAX1            1  0.125   0.324    5.418  
  minimips_core_instance/U4_ex_add_178_53_n_960          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO       -      CI->CO  F     FAX1            1  0.229   0.322    5.740  
  minimips_core_instance/U4_ex_add_178_53_n_958          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO       -      CI->CO  F     FAX1            1  0.191   0.293    6.033  
  minimips_core_instance/U4_ex_add_178_53_n_956          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO       -      CI->CO  F     FAX1            1  0.165   0.255    6.288  
  minimips_core_instance/U4_ex_add_178_53_n_954          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO       -      CI->CO  F     FAX1            1  0.125   0.243    6.531  
  minimips_core_instance/U4_ex_add_178_53_n_952          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO       -      CI->CO  F     FAX1            1  0.122   0.247    6.778  
  minimips_core_instance/U4_ex_add_178_53_n_950          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO       -      CI->CO  F     FAX1            1  0.128   0.253    7.032  
  minimips_core_instance/U4_ex_add_178_53_n_948          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO       -      CI->CO  F     FAX1            1  0.134   0.252    7.284  
  minimips_core_instance/U4_ex_add_178_53_n_946          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO       -      CI->CO  F     FAX1            1  0.131   0.273    7.558  
  minimips_core_instance/U4_ex_add_178_53_n_944          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO       -      CI->CO  F     FAX1            1  0.160   0.256    7.814  
  minimips_core_instance/U4_ex_add_178_53_n_942          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO       -      CI->CO  F     FAX1            1  0.128   0.268    8.082  
  minimips_core_instance/U4_ex_add_178_53_n_940          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO       -      CI->CO  F     FAX1            1  0.153   0.257    8.338  
  minimips_core_instance/U4_ex_add_178_53_n_938          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/CO       -      CI->CO  F     FAX1            1  0.131   0.231    8.570  
  minimips_core_instance/U4_ex_add_178_53_n_936          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1424/CO       -      A->CO   F     FAX0            3  0.105   0.403    8.973  
  minimips_core_instance/U4_ex_add_178_53_n_934          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/FE_RC_11_0/Q                    -      B->Q    R     NA2X1           1  0.289   0.125    9.098  
  minimips_core_instance/FE_RN_3_0                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_RC_7_0/Q                     -      C->Q    F     ON21X1          1  0.114   0.072    9.171  
  minimips_core_instance/U4_ex_n_515                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2626/Q                         -      A->Q    F     AND3X1          1  0.137   0.151    9.321  
  minimips_core_instance/n_369                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[30]/D      -      D       F     DFRQX1          1  0.086   0.000    9.321  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX6           59  0.000   0.000   10.000  
  minimips_core_instance/CTS_311                         -      -       -     (net)          59      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[30]/C      -      C       R     DFRQX1         59  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 36: MET (0.588 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[31]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.159
    Required Time:=          9.841
     Launch Clock:-          0.000
        Data Path:-          9.254
            Slack:=          0.588
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q                -      A->Q    R     BUX8           83  0.000   0.000    0.000  
  minimips_core_instance/CTS_317                                       -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.000   0.298    0.298  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.137    0.435  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.204  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.292   0.060    1.264  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.397  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.498  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.133   0.205    1.702  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.170   0.569    2.271  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.539   0.710    2.981  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.060   0.127    3.108  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.409  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.691  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.246    3.936  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.180  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.428  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.677  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.129   0.252    4.929  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.150  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.100    5.250  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.144   0.154    5.404  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.669  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.247    5.915  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.413  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.660  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.889  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.198    7.087  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.153   0.119    7.206  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.149   0.109    7.315  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.116    7.431  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.131   0.135    7.566  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.176   0.215    7.781  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.264    8.045  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.164   0.133    8.178  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2606/Q   -      A->Q    F     AN21X1          1  0.167   0.079    8.257  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1213    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2603/Q   -      A->Q    R     NO2X1           2  0.107   0.139    8.395  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1208    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2597/Q   -      A->Q    F     ON21X1          1  0.213   0.082    8.478  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1199    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2593/Q   -      A->Q    F     EO2X1           2  0.117   0.203    8.681  
  minimips_core_instance/U4_ex_U1_alu_res_add[31]                      -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20352/Q                         -      A->Q    F     AO211X1         1  0.129   0.343    9.024  
  minimips_core_instance/U4_ex_res_ual[31]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2401/Q                                       -      A->Q    R     AN22X1          1  0.171   0.158    9.182  
  minimips_core_instance/n_469                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2234/Q                                       -      A->Q    F     NO2X1           1  0.274   0.072    9.254  
  minimips_core_instance/n_507                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[31]/D                   -      D       F     DFRQX1          1  0.228   0.000    9.254  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX6           59  0.000   0.000   10.000  
  minimips_core_instance/CTS_311                         -      -       -     (net)          59      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[31]/C     -      C       R     DFRQX1         59  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 37: MET (0.656 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_adresse_reg[29]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op1_reg[1]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_adresse_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.122
    Required Time:=          9.878
     Launch Clock:-          0.000
        Data Path:-          9.222
            Slack:=          0.656
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q  -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                         -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op1_reg[1]/Q           -      C->Q    F     DFRQX1          1  0.000   0.247    0.247  
  minimips_core_instance/DI_op1[1]                       -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC240_DI_op1_1_/Q           -      A->Q    F     BUX2           51  0.097   0.663    0.910  
  minimips_core_instance/FE_OFN240_DI_op1_1_             -      -       -     (net)          51      -       -        -  
  minimips_core_instance/g35738/Q                        -      C->Q    F     AO22X1          2  1.074   0.490    1.400  
  minimips_core_instance/n_647                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36219/CO                       -      B->CO   F     FAX1            2  0.180   0.268    1.668  
  minimips_core_instance/n_636                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35739/Q                        -      C->Q    R     ON21X1          1  0.111   0.086    1.754  
  minimips_core_instance/n_648                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1451/Q        -      B->Q    F     NA2I1X1         1  0.158   0.088    1.842  
  minimips_core_instance/U4_ex_add_178_53_n_987          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1450/CO       -      CI->CO  F     FAX1            1  0.113   0.254    2.096  
  minimips_core_instance/U4_ex_add_178_53_n_986          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1449/CO       -      CI->CO  F     FAX1            1  0.139   0.250    2.346  
  minimips_core_instance/U4_ex_add_178_53_n_984          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1448/CO       -      CI->CO  F     FAX1            1  0.127   0.249    2.595  
  minimips_core_instance/U4_ex_add_178_53_n_982          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1447/CO       -      CI->CO  F     FAX1            1  0.129   0.250    2.845  
  minimips_core_instance/U4_ex_add_178_53_n_980          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1446/CO       -      CI->CO  F     FAX1            1  0.129   0.255    3.101  
  minimips_core_instance/U4_ex_add_178_53_n_978          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1445/CO       -      CI->CO  F     FAX1            1  0.136   0.250    3.350  
  minimips_core_instance/U4_ex_add_178_53_n_976          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1444/CO       -      CI->CO  F     FAX1            1  0.126   0.261    3.612  
  minimips_core_instance/U4_ex_add_178_53_n_974          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1443/CO       -      CI->CO  F     FAX1            1  0.145   0.254    3.866  
  minimips_core_instance/U4_ex_add_178_53_n_972          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1442/CO       -      CI->CO  F     FAX1            1  0.130   0.245    4.111  
  minimips_core_instance/U4_ex_add_178_53_n_970          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1441/CO       -      CI->CO  F     FAX1            1  0.123   0.245    4.356  
  minimips_core_instance/U4_ex_add_178_53_n_968          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1440/CO       -      CI->CO  F     FAX1            1  0.125   0.245    4.600  
  minimips_core_instance/U4_ex_add_178_53_n_966          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1439/CO       -      CI->CO  F     FAX1            1  0.124   0.247    4.848  
  minimips_core_instance/U4_ex_add_178_53_n_964          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1438/CO       -      CI->CO  F     FAX1            1  0.128   0.246    5.094  
  minimips_core_instance/U4_ex_add_178_53_n_962          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1437/CO       -      CI->CO  F     FAX1            1  0.125   0.324    5.418  
  minimips_core_instance/U4_ex_add_178_53_n_960          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1436/CO       -      CI->CO  F     FAX1            1  0.229   0.322    5.740  
  minimips_core_instance/U4_ex_add_178_53_n_958          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1435/CO       -      CI->CO  F     FAX1            1  0.191   0.293    6.033  
  minimips_core_instance/U4_ex_add_178_53_n_956          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1434/CO       -      CI->CO  F     FAX1            1  0.165   0.255    6.288  
  minimips_core_instance/U4_ex_add_178_53_n_954          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1433/CO       -      CI->CO  F     FAX1            1  0.125   0.243    6.531  
  minimips_core_instance/U4_ex_add_178_53_n_952          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1432/CO       -      CI->CO  F     FAX1            1  0.122   0.247    6.778  
  minimips_core_instance/U4_ex_add_178_53_n_950          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1431/CO       -      CI->CO  F     FAX1            1  0.128   0.253    7.032  
  minimips_core_instance/U4_ex_add_178_53_n_948          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1430/CO       -      CI->CO  F     FAX1            1  0.134   0.252    7.284  
  minimips_core_instance/U4_ex_add_178_53_n_946          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1429/CO       -      CI->CO  F     FAX1            1  0.131   0.273    7.558  
  minimips_core_instance/U4_ex_add_178_53_n_944          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1428/CO       -      CI->CO  F     FAX1            1  0.160   0.256    7.814  
  minimips_core_instance/U4_ex_add_178_53_n_942          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1427/CO       -      CI->CO  F     FAX1            1  0.128   0.268    8.082  
  minimips_core_instance/U4_ex_add_178_53_n_940          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1426/CO       -      CI->CO  F     FAX1            1  0.153   0.257    8.338  
  minimips_core_instance/U4_ex_add_178_53_n_938          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1425/CO       -      CI->CO  F     FAX1            1  0.131   0.231    8.570  
  minimips_core_instance/U4_ex_add_178_53_n_936          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_add_178_53_g1424/S        -      A->S    R     FAX0            1  0.105   0.493    9.063  
  minimips_core_instance/U4_ex_n_514                     -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2625/Q                         -      A->Q    R     AND3X1          1  0.234   0.159    9.222  
  minimips_core_instance/n_368                           -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[29]/D      -      D       R     DFRQX1          1  0.112   0.000    9.222  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX6           59  0.000   0.000   10.000  
  minimips_core_instance/CTS_311                         -      -       -     (net)          59      -       -        -  
  minimips_core_instance/U4_ex_EX_adresse_reg[29]/C      -      C       R     DFRQX1         59  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 38: MET (0.666 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.155
    Required Time:=          9.845
     Launch Clock:-          0.000
        Data Path:-          9.179
            Slack:=          0.666
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.452  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.445  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36158/Q          -      A->Q    F     NA2X2           1  0.087   0.050    8.576  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1673            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36157/Q          -      A->Q    R     NA2X4           2  0.067   0.054    8.630  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1674            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38200/Q          -      A->Q    F     EN2X1           1  0.088   0.149    8.779  
  minimips_core_instance/U4_ex_U1_alu_n_892                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21031/Q                     -      D->Q    R     AN222X1         1  0.098   0.342    9.121  
  minimips_core_instance/U4_ex_U1_alu_n_23673                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20884/Q                     -      A->Q    F     NO2X1           1  0.594   0.058    9.179  
  minimips_core_instance/U4_ex_U1_alu_n_23451                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/D               -      D       F     DFRX1           1  0.210   0.000    9.179  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[51]/C          -      C       R     DFRX1          32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 39: MET (0.683 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[30]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.163
    Required Time:=          9.837
     Launch Clock:-          0.000
        Data Path:-          9.154
            Slack:=          0.683
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q                -      A->Q    R     BUX8           83  0.000   0.000    0.000  
  minimips_core_instance/CTS_317                                       -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.000   0.298    0.298  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.137    0.435  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.204  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.292   0.060    1.264  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.397  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.498  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.133   0.205    1.702  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.170   0.569    2.271  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.539   0.710    2.981  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.060   0.127    3.108  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.409  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.691  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.246    3.936  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.180  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.428  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.677  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.129   0.252    4.929  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.150  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.100    5.250  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.144   0.154    5.404  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.669  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.247    5.915  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.413  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.660  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.889  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.198    7.087  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.153   0.119    7.206  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.149   0.109    7.315  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.116    7.431  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.131   0.135    7.566  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.176   0.215    7.781  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.264    8.045  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.164   0.133    8.178  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2606/Q   -      A->Q    F     AN21X1          1  0.167   0.079    8.257  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1213    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2603/Q   -      A->Q    R     NO2X1           2  0.107   0.139    8.395  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1208    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2595/Q   -      A->Q    F     EN2X1           1  0.213   0.183    8.578  
  minimips_core_instance/U4_ex_U1_alu_res_add[30]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20353/Q                         -      A->Q    F     AO211X1         1  0.098   0.329    8.907  
  minimips_core_instance/U4_ex_res_ual[30]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2403/Q                                       -      A->Q    R     AN22X1          1  0.159   0.157    9.064  
  minimips_core_instance/n_468                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2235/Q                                       -      A->Q    F     NO2X1           1  0.277   0.090    9.154  
  minimips_core_instance/n_506                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[30]/D                   -      D       F     DFRQX1          1  0.257   0.000    9.154  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX6           59  0.000   0.000   10.000  
  minimips_core_instance/CTS_311                         -      -       -     (net)          59      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[30]/C     -      C       R     DFRQX1         59  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 40: MET (0.757 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[27]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_data_ual_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
        Data Path:-          9.118
            Slack:=          0.757
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q                -      A->Q    R     BUX8           83  0.000   0.000    0.000  
  minimips_core_instance/CTS_317                                       -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.000   0.298    0.298  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.137    0.435  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.204  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.292   0.060    1.264  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.397  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.498  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.133   0.205    1.702  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.170   0.569    2.271  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.539   0.710    2.981  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.060   0.127    3.108  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.409  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.691  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.246    3.936  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.180  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.428  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.677  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.129   0.252    4.929  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.150  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.100    5.250  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.144   0.154    5.404  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.669  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.247    5.915  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.413  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.660  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.889  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.198    7.087  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.153   0.119    7.206  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.149   0.109    7.315  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.116    7.431  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.131   0.135    7.566  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.176   0.215    7.781  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.264    8.045  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2611/Q   -      A->Q    R     AN21X1          2  0.164   0.168    8.213  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1223    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2605/Q   -      A->Q    F     ON21X1          1  0.222   0.075    8.287  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1211    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2596/Q   -      A->Q    R     EN2X0           1  0.120   0.292    8.579  
  minimips_core_instance/U4_ex_U1_alu_res_add[27]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20374/Q                         -      A->Q    R     AO211X1         1  0.421   0.275    8.855  
  minimips_core_instance/U4_ex_res_ual[27]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2402/Q                                       -      A->Q    F     AN22X1          1  0.180   0.115    8.970  
  minimips_core_instance/n_466                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2236/Q                                       -      A->Q    R     NO2X1           1  0.330   0.148    9.118  
  minimips_core_instance/n_504                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[27]/D                   -      D       R     DFRQX1          1  0.226   0.000    9.118  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX6           59  0.000   0.000   10.000  
  minimips_core_instance/CTS_311                         -      -       -     (net)          59      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[27]/C     -      C       R     DFRQX1         59  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 41: MET (0.769 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.155
    Required Time:=          9.845
     Launch Clock:-          0.000
        Data Path:-          9.076
            Slack:=          0.769
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.452  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.445  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36162/Q          -      A->Q    F     NA2X2           1  0.088   0.050    8.471  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1671            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36161/Q          -      A->Q    R     NA2X4           2  0.066   0.055    8.525  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1672            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38201/Q          -      A->Q    F     EN2X1           1  0.087   0.152    8.677  
  minimips_core_instance/U4_ex_U1_alu_n_890                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21036/Q                     -      D->Q    R     AN222X1         1  0.101   0.340    9.017  
  minimips_core_instance/U4_ex_U1_alu_n_23679                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20888/Q                     -      A->Q    F     NO2X1           1  0.590   0.059    9.076  
  minimips_core_instance/U4_ex_U1_alu_n_23455                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/D               -      D       F     DFRX1           1  0.211   0.000    9.076  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[50]/C          -      C       R     DFRX1          32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 42: MET (0.786 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[29]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_data_ual_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.127
    Required Time:=          9.873
     Launch Clock:-          0.000
        Data Path:-          9.087
            Slack:=          0.786
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q                -      A->Q    R     BUX8           83  0.000   0.000    0.000  
  minimips_core_instance/CTS_317                                       -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.000   0.298    0.298  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.137    0.435  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.204  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.292   0.060    1.264  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.397  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.498  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.133   0.205    1.702  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.170   0.569    2.271  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.539   0.710    2.981  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.060   0.127    3.108  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.409  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.691  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.246    3.936  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.180  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.428  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.677  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.129   0.252    4.929  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.150  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.100    5.250  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.144   0.154    5.404  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.669  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.247    5.915  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.413  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.660  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.889  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.198    7.087  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.153   0.119    7.206  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.149   0.109    7.315  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.116    7.431  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.131   0.135    7.566  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.176   0.215    7.781  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.264    8.045  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2613/Q   -      B->Q    R     NA3I1X1         2  0.164   0.133    8.178  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1225    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2608/Q   -      A->Q    F     NA3X1           1  0.167   0.077    8.255  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1217    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2599/Q   -      A->Q    R     EN2X0           1  0.103   0.245    8.500  
  minimips_core_instance/U4_ex_U1_alu_res_add[29]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20354/Q                         -      A->Q    R     AO211X1         1  0.342   0.288    8.788  
  minimips_core_instance/U4_ex_res_ual[29]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2405/Q                                       -      A->Q    F     AN22X1          1  0.218   0.120    8.908  
  minimips_core_instance/n_467                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2238/Q                                       -      A->Q    R     NO2X1           1  0.328   0.179    9.087  
  minimips_core_instance/n_505                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[29]/D                   -      D       R     DFRQX1          1  0.273   0.000    9.087  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX6           59  0.000   0.000   10.000  
  minimips_core_instance/CTS_311                         -      -       -     (net)          59      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[29]/C     -      C       R     DFRQX1         59  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 43: MET (0.848 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[49]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_U1_alu_hilo_reg[49]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.156
    Required Time:=          9.844
     Launch Clock:-          0.000
        Data Path:-          8.996
            Slack:=          0.848
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.452  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.531  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.994  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.445  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.074  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.623  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.683  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.786  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36194/Q          -      A->Q    F     NA2X2           1  0.087   0.052    7.695  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1652            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36193/Q          -      A->Q    R     NA2X4           2  0.070   0.062    7.758  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1653            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36189/Q          -      A->Q    F     NA2X2           1  0.099   0.055    7.813  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1655            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36188/Q          -      A->Q    R     NA2X4           2  0.072   0.059    7.872  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1656            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36184/Q          -      A->Q    F     NA2X2           1  0.098   0.052    7.924  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1659            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36183/Q          -      A->Q    R     NA2X4           2  0.068   0.060    7.983  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1660            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36179/Q          -      A->Q    F     NA2X2           1  0.095   0.054    8.037  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1662            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36178/Q          -      A->Q    R     NA2X4           2  0.071   0.057    8.094  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1663            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36174/Q          -      A->Q    F     NA2X2           1  0.090   0.042    8.136  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1665            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36173/Q          -      A->Q    R     NA2X2           2  0.057   0.068    8.205  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1666            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36170/Q          -      A->Q    F     NA2X2           1  0.111   0.056    8.261  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1667            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36169/Q          -      A->Q    R     NA2X4           2  0.070   0.055    8.316  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1668            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36166/Q          -      A->Q    F     NA2X2           1  0.087   0.051    8.366  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1669            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36165/Q          -      A->Q    R     NA2X4           2  0.068   0.055    8.421  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1670            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38202/Q          -      A->Q    F     EN2X1           1  0.088   0.148    8.569  
  minimips_core_instance/U4_ex_U1_alu_n_888                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21033/Q                     -      D->Q    R     AN222X1         1  0.097   0.366    8.935  
  minimips_core_instance/U4_ex_U1_alu_n_23675                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20886/Q                     -      A->Q    F     NO2X1           1  0.634   0.060    8.996  
  minimips_core_instance/U4_ex_U1_alu_n_23453                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[49]/D               -      D       F     DFRQX1          1  0.213   0.000    8.996  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[49]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 44: MET (0.865 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[24]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_data_ual_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
        Data Path:-          9.010
            Slack:=          0.865
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q                -      A->Q    R     BUX8           83  0.000   0.000    0.000  
  minimips_core_instance/CTS_317                                       -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.000   0.298    0.298  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.137    0.435  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.204  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.292   0.060    1.264  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.397  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.498  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.133   0.205    1.702  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.170   0.569    2.271  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.539   0.710    2.981  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.060   0.127    3.108  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.409  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.691  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.246    3.936  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.179  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.428  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.677  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.129   0.252    4.929  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.150  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.100    5.250  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.144   0.154    5.404  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.669  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.247    5.915  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.413  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.660  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.889  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.198    7.087  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.153   0.119    7.206  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.149   0.109    7.315  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.116    7.431  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.131   0.135    7.566  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.176   0.215    7.781  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.264    8.045  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2609/Q   -      A->Q    R     EN2X0           1  0.164   0.404    8.448  
  minimips_core_instance/U4_ex_U1_alu_res_add[24]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20362/Q                         -      A->Q    R     AO211X1         1  0.610   0.323    8.772  
  minimips_core_instance/U4_ex_res_ual[24]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2411/Q                                       -      A->Q    F     AN22X1          1  0.227   0.115    8.887  
  minimips_core_instance/n_462                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2244/Q                                       -      A->Q    R     NO2X1           1  0.315   0.124    9.010  
  minimips_core_instance/n_500                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[24]/D                   -      D       R     DFRQX1          1  0.197   0.000    9.010  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[24]/C     -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 45: MET (0.884 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[26]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.163
    Required Time:=          9.837
     Launch Clock:-          0.000
        Data Path:-          8.952
            Slack:=          0.884
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q                -      A->Q    R     BUX8           83  0.000   0.000    0.000  
  minimips_core_instance/CTS_317                                       -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.000   0.298    0.298  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.137    0.435  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.204  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.292   0.060    1.264  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.397  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.498  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.133   0.205    1.702  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.170   0.569    2.271  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.539   0.710    2.981  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.060   0.127    3.108  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.409  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.691  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.246    3.936  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.179  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.428  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.677  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.129   0.252    4.929  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.150  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.100    5.250  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.144   0.154    5.404  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.669  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.247    5.915  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.413  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.660  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.889  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.198    7.087  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.153   0.119    7.206  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.149   0.109    7.315  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.116    7.431  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.131   0.135    7.566  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.176   0.215    7.781  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.264    8.045  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2611/Q   -      A->Q    R     AN21X1          2  0.164   0.168    8.213  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1223    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2601/Q   -      A->Q    F     EN2X1           1  0.222   0.204    8.416  
  minimips_core_instance/U4_ex_U1_alu_res_add[26]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20395/Q                         -      A->Q    F     AO211X1         1  0.123   0.308    8.724  
  minimips_core_instance/U4_ex_res_ual[26]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2407/Q                                       -      A->Q    R     AN22X1          1  0.131   0.141    8.865  
  minimips_core_instance/n_465                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2240/Q                                       -      A->Q    F     NO2X1           1  0.255   0.087    8.952  
  minimips_core_instance/n_503                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[26]/D                   -      D       F     DFRQX1          1  0.256   0.000    8.952  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[26]/C     -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 46: MET (0.885 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[25]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_EX_data_ual_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
        Data Path:-          8.990
            Slack:=          0.885
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q                -      A->Q    R     BUX8           83  0.000   0.000    0.000  
  minimips_core_instance/CTS_317                                       -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.000   0.298    0.298  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.137    0.435  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.204  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.292   0.060    1.264  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.397  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.498  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.133   0.205    1.702  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.170   0.569    2.271  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.539   0.710    2.981  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.060   0.127    3.108  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.409  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.691  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.246    3.936  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.180  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.428  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.677  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.129   0.252    4.929  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.150  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.100    5.250  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.144   0.154    5.404  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.669  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.247    5.915  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.413  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.660  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.889  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.198    7.087  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.153   0.119    7.206  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.149   0.109    7.315  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.116    7.431  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.131   0.135    7.566  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.176   0.215    7.781  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.264    8.044  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2615/Q   -      A->Q    R     INX1            1  0.164   0.063    8.107  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1230    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2612/Q   -      A->Q    F     ON21X1          1  0.067   0.057    8.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1224    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2602/Q   -      A->Q    R     EN2X0           1  0.098   0.323    8.487  
  minimips_core_instance/U4_ex_U1_alu_res_add[25]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20372/Q                         -      A->Q    R     AO211X1         1  0.486   0.266    8.753  
  minimips_core_instance/U4_ex_res_ual[25]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2406/Q                                       -      A->Q    F     AN22X1          1  0.155   0.107    8.860  
  minimips_core_instance/n_463                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2239/Q                                       -      A->Q    R     NO2X1           1  0.324   0.130    8.990  
  minimips_core_instance/n_501                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[25]/D                   -      D       R     DFRQX1          1  0.203   0.000    8.990  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX8           68  0.000   0.000   10.000  
  minimips_core_instance/CTS_310                         -      -       -     (net)          68      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[25]/C     -      C       R     DFRQX1         68  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 47: MET (0.890 ns) Setup Check with Pin minimips_core_instance/U4_ex_U1_alu_hilo_reg[42]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U4_ex_U1_alu_hilo_reg[42]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
        Data Path:-          8.984
            Slack:=          0.890
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                           (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------------
  clock                                                            -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                            -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                        -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q              -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                   -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q            -      A->Q    R     BUX3            1  0.000   0.000    0.000  
  minimips_core_instance/CTS_316                                   -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q            -      A->Q    R     BUX20          91  0.000   0.000    0.000  
  minimips_core_instance/CTS_315                                   -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_op2_reg[9]/Q                     -      C->Q    F     DFRQX1          1  0.000   0.253    0.253  
  minimips_core_instance/U3_di_n_19436                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/FE_OFC254_U3_di_n_19436/Q                 -      A->Q    F     BUX2           49  0.103   0.653    0.906  
  minimips_core_instance/FE_OFN254_U3_di_n_19436                   -      -       -     (net)          49      -       -        -  
  minimips_core_instance/FE_OFC92_U3_di_n_19436/Q                  -      A->Q    R     INX2           45  1.095   0.758    1.664  
  minimips_core_instance/FE_OFN92_U3_di_n_19436                    -      -       -     (net)          45      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37667/Q          -      IN1->Q  F     MU2IX1          1  0.970   0.151    1.815  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_215             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37303/Q          -      A->Q    R     NO2X1           2  0.289   0.230    2.045  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_799             -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFC98_n_799/Q  -      A->Q    F     INX2           31  0.305   0.323    2.368  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/FE_OFN98_n_799    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g37133/Q          -      A->Q    R     ON22X1          1  0.459   0.237    2.605  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_911             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S   -      B->S    R     FAX1            1  0.427   0.476    3.081  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2518            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S   -      A->S    R     FAX1            1  0.201   0.371    3.451  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_2260            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36591/Q          -      A->Q    F     INX1            1  0.106   0.079    3.530  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1457            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36544/CO         -      B->CO   F     FAX2            1  0.091   0.240    3.770  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1487            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36499/CO         -      CI->CO  F     FAX2            1  0.092   0.223    3.993  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1514            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36481/CO         -      CI->CO  F     FAX2            1  0.095   0.223    4.216  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1521            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36419/CO         -      CI->CO  F     FAX2            1  0.094   0.228    4.444  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1546            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36402/CO         -      CI->CO  F     FAX2            2  0.101   0.214    4.658  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1563            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g38220/Q          -      AN->Q   F     NA2I1X2         1  0.083   0.120    4.778  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_44              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36392/Q          -      A->Q    R     NA2X2           2  0.057   0.069    4.847  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1568            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36335/Q          -      A->Q    F     NA2X2           1  0.108   0.042    4.889  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1592            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36328/Q          -      A->Q    R     NA2X2           2  0.053   0.067    4.956  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1599            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36324/Q          -      A->Q    F     NA2X2           1  0.106   0.054    5.010  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1600            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36323/Q          -      A->Q    R     NA2X4           2  0.068   0.063    5.073  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1601            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36319/Q          -      A->Q    F     NA2X4           1  0.105   0.042    5.115  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1602            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36318/Q          -      A->Q    R     NA2X4           2  0.060   0.058    5.174  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1603            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36314/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.215  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1604            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36313/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.274  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1605            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36309/Q          -      A->Q    F     NA2X4           1  0.097   0.041    5.315  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1606            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36308/Q          -      A->Q    R     NA2X4           2  0.062   0.059    5.374  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1607            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36304/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.415  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1608            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36303/Q          -      A->Q    R     NA2X4           2  0.061   0.063    5.478  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1609            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36299/Q          -      A->Q    F     NA2X4           1  0.102   0.044    5.522  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1610            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36298/Q          -      A->Q    R     NA2X4           2  0.063   0.060    5.581  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1611            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36294/Q          -      A->Q    F     NA2X4           1  0.094   0.041    5.622  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1612            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36293/Q          -      A->Q    R     NA2X4           2  0.061   0.060    5.682  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1613            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36289/Q          -      A->Q    F     NA2X4           1  0.098   0.042    5.725  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1614            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36288/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.785  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1615            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36284/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.827  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1616            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36283/Q          -      A->Q    R     NA2X4           2  0.060   0.059    5.886  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1617            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36279/Q          -      A->Q    F     NA2X4           1  0.098   0.041    5.927  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1618            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36278/Q          -      A->Q    R     NA2X4           2  0.062   0.061    5.988  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1619            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36274/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.029  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1620            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36273/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.090  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1621            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36269/Q          -      A->Q    F     NA2X4           1  0.100   0.042    6.132  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1622            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36268/Q          -      A->Q    R     NA2X4           2  0.061   0.059    6.191  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1623            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36264/Q          -      A->Q    F     NA2X4           1  0.097   0.042    6.233  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1624            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36263/Q          -      A->Q    R     NA2X4           2  0.063   0.060    6.293  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1625            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36259/Q          -      A->Q    F     NA2X4           1  0.100   0.041    6.334  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1626            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36258/Q          -      A->Q    R     NA2X4           2  0.050   0.080    6.414  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1627            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36254/Q          -      A->Q    F     NA2X4           1  0.136   0.045    6.459  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1628            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36253/Q          -      A->Q    R     NA2X4           2  0.062   0.061    6.519  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1629            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36249/Q          -      A->Q    F     NA2X4           1  0.109   0.042    6.561  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1630            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36248/Q          -      A->Q    R     NA2X4           2  0.060   0.064    6.625  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1631            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36244/Q          -      A->Q    F     NA2X4           1  0.105   0.041    6.666  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1632            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36243/Q          -      A->Q    R     NA2X4           2  0.060   0.061    6.727  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1633            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36239/Q          -      A->Q    F     NA2X4           1  0.102   0.042    6.769  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1634            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36238/Q          -      A->Q    R     NA2X4           2  0.059   0.058    6.826  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1635            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36234/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.867  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1636            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36233/Q          -      A->Q    R     NA2X4           2  0.060   0.058    6.925  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1637            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36229/Q          -      A->Q    F     NA2X4           1  0.097   0.041    6.966  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1638            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36228/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.024  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1639            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36224/Q          -      A->Q    F     NA2X4           1  0.096   0.041    7.065  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1640            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36223/Q          -      A->Q    R     NA2X4           2  0.060   0.059    7.124  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1641            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36219/Q          -      A->Q    F     NA2X4           1  0.102   0.042    7.165  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1642            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36218/Q          -      A->Q    R     NA2X4           2  0.060   0.058    7.224  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1643            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36214/Q          -      A->Q    F     NA2X4           1  0.101   0.041    7.264  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1644            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36213/Q          -      A->Q    R     NA2X4           2  0.059   0.069    7.333  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1645            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36209/Q          -      A->Q    F     NA2X4           1  0.122   0.044    7.377  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1646            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36208/Q          -      A->Q    R     NA2X4           2  0.062   0.070    7.447  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1647            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36204/Q          -      A->Q    F     NA2X4           1  0.119   0.043    7.490  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1648            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36203/Q          -      A->Q    R     NA2X4           2  0.063   0.060    7.550  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1649            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36199/Q          -      A->Q    F     NA2X4           1  0.100   0.041    7.591  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1650            -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g36198/Q          -      A->Q    R     NA2X4           2  0.062   0.052    7.643  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/n_1651            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_mul_138_45/g2/Q              -      A->Q    R     EN2X0           1  0.087   0.712    8.355  
  minimips_core_instance/U4_ex_U1_alu_n_874                        -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21044/Q                     -      B->Q    F     AN222X1         1  1.202   0.413    8.768  
  minimips_core_instance/U4_ex_U1_alu_n_23689                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20896/Q                     -      A->Q    R     NO2X1           1  0.578   0.216    8.984  
  minimips_core_instance/U4_ex_U1_alu_n_23463                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[42]/D               -      D       R     DFRQX1          1  0.255   0.000    8.984  
#--------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.000   0.000   10.000  
  minimips_core_instance/CTS_401                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q  -      A->Q    R     AND2X4          1  0.000   0.000   10.000  
  minimips_core_instance/CTS_378                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_32/Q      -      A->Q    R     BUX6           32  0.000   0.000   10.000  
  minimips_core_instance/CTS_377                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_hilo_reg[42]/C          -      C       R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 48: MET (0.894 ns) Setup Check with Pin minimips_core_instance/U4_ex_EX_data_ual_reg[28]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U3_di_DI_code_ual_reg[15]/C
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U4_ex_EX_data_ual_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.160
    Required Time:=          9.840
     Launch Clock:-          0.000
        Data Path:-          8.945
            Slack:=          0.894
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------------
  clock                                                                -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                                -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                            -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                              -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q                  -      A->Q    R     AND2X4          2  0.000   0.000    0.000  
  minimips_core_instance/CTS_318                                       -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_5/Q                -      A->Q    R     BUX8           83  0.000   0.000    0.000  
  minimips_core_instance/CTS_317                                       -      -       -     (net)          83      -       -        -  
  minimips_core_instance/U3_di_DI_code_ual_reg[15]/Q                   -      C->Q    F     DFRSQX1         3  0.000   0.298    0.298  
  minimips_core_instance/DI_code_ual[15]                               -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5676/Q                          -      B->Q    R     NO2X1           3  0.142   0.137    0.435  
  minimips_core_instance/U4_ex_U1_alu_n_10595                          -      -       -     (net)           3      -       -        -  
  minimips_core_instance/g35744/Q                                      -      AN->Q   R     NO3I1X0         5  0.180   0.769    1.204  
  minimips_core_instance/n_653                                         -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5701/Q                          -      A->Q    F     INX1            1  1.292   0.060    1.264  
  minimips_core_instance/U4_ex_U1_alu_n_10631                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5673/Q                          -      A->Q    R     NO2X1           2  0.190   0.133    1.397  
  minimips_core_instance/U4_ex_U1_alu_n_10594                          -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35749/Q                                      -      C->Q    F     NA3I1X1         2  0.173   0.101    1.498  
  minimips_core_instance/n_658                                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g21324/Q                         -      AN->Q   F     NA3I2X1         2  0.133   0.205    1.702  
  minimips_core_instance/U4_ex_U1_alu_n_1811                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g35748/Q                                      -      CN->Q   F     NO5I3X2        34  0.170   0.569    2.271  
  minimips_core_instance/n_657                                         -      -       -     (net)          34      -       -        -  
  minimips_core_instance/g35747/Q                                      -      A->Q    R     NA3X2          32  0.539   0.710    2.981  
  minimips_core_instance/n_656                                         -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5633/Q                          -      IN0->Q  F     MU2IX1          1  1.060   0.127    3.108  
  minimips_core_instance/U4_ex_U1_alu_n_10528                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g5571/S                          -      A->S    F     HAX1            2  0.240   0.301    3.409  
  minimips_core_instance/U4_ex_U1_alu_n_1962                           -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2654/CO  -      B->CO   F     FAX1            1  0.176   0.281    3.691  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1298    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2651/CO  -      CI->CO  F     FAX1            1  0.129   0.246    3.936  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1293    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2650/CO  -      CI->CO  F     FAX1            1  0.123   0.243    4.179  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1291    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2649/CO  -      CI->CO  F     FAX1            1  0.123   0.248    4.428  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1289    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2648/CO  -      CI->CO  F     FAX1            1  0.129   0.249    4.677  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1287    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2647/CO  -      CI->CO  F     FAX1            1  0.129   0.252    4.929  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1285    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2646/CO  -      CI->CO  F     FAX1            2  0.133   0.221    5.150  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1282    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2645/Q   -      A->Q    R     NA2X1           2  0.091   0.100    5.250  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1280    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642/Q   -      B->Q    F     ON221X1         1  0.144   0.154    5.404  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1274    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2640/CO  -      CI->CO  F     FAX1            1  0.203   0.265    5.669  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1272    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2639/CO  -      CI->CO  F     FAX1            1  0.125   0.247    5.915  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1270    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2638/CO  -      CI->CO  F     FAX1            1  0.126   0.249    6.164  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1268    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2637/CO  -      CI->CO  F     FAX1            1  0.129   0.249    6.413  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1266    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2636/CO  -      CI->CO  F     FAX1            1  0.128   0.247    6.660  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1264    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2635/CO  -      CI->CO  F     FAX1            2  0.125   0.229    6.889  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1261    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2634/Q   -      AN->Q   F     NO2I1X1         2  0.104   0.198    7.087  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1259    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2631/Q   -      A->Q    R     NA2X1           2  0.153   0.119    7.206  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1255    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2629/Q   -      C->Q    F     ON311X1         2  0.149   0.109    7.315  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1251    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2626/Q   -      A->Q    R     NA2X1           2  0.180   0.116    7.431  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1246    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621/Q   -      B->Q    F     ON221X1         2  0.131   0.135    7.566  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1238    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2721/Q   -      A->Q    F     AO21X1          2  0.176   0.215    7.781  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1464    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2616/Q   -      A->Q    F     AO21X1          5  0.081   0.264    8.045  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1229    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2610/Q   -      A->Q    R     AN21X1          2  0.164   0.159    8.204  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1221    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2600/Q   -      A->Q    F     EN2X1           1  0.208   0.194    8.398  
  minimips_core_instance/U4_ex_U1_alu_res_add[28]                      -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_U1_alu_g20350/Q                         -      A->Q    F     AO211X1         1  0.116   0.314    8.712  
  minimips_core_instance/U4_ex_res_ual[28]                             -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2408/Q                                       -      A->Q    R     AN22X1          1  0.139   0.154    8.866  
  minimips_core_instance/n_464                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g2241/Q                                       -      A->Q    F     NO2X1           1  0.280   0.079    8.945  
  minimips_core_instance/n_502                                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[28]/D                   -      D       F     DFRQX1          1  0.239   0.000    8.945  
#------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          3  0.000   0.000   10.000  
  minimips_core_instance/CTS_314                         -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX6           59  0.000   0.000   10.000  
  minimips_core_instance/CTS_311                         -      -       -     (net)          59      -       -        -  
  minimips_core_instance/U4_ex_EX_data_ual_reg[28]/C     -      C       R     DFRQX1         59  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 49: MET (0.933 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[8]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
        Data Path:-          8.942
            Slack:=          0.933
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.317  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.536  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.284  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.068  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.033    8.589  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7238/Q                    -      A->Q    F     AN22X1          1  1.730   0.207    8.796  
  minimips_core_instance/U3_di_n_21696                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7223/Q                    -      A->Q    R     NO2X1           1  0.377   0.146    8.942  
  minimips_core_instance/U3_di_n_21666                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[8]/D         -      D       R     DFRQX1          1  0.204   0.000    8.942  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX3            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_316                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q  -      A->Q    R     BUX20          91  0.000   0.000   10.000  
  minimips_core_instance/CTS_315                         -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[8]/C        -      C       R     DFRQX1         91  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------
Path 50: MET (0.936 ns) Setup Check with Pin minimips_core_instance/U3_di_DI_offset_reg[5]/C->D 
             View:default_emulate_view
            Group:reg2reg
       Startpoint:(R) minimips_core_instance/U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_DI_offset_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
        Data Path:-          8.939
            Slack:=          0.936
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.000   0.000    0.000  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.000   0.000    0.000  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.000   0.000    0.000  
  minimips_core_instance/CTS_401                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.000   0.000    0.000  
  minimips_core_instance/CTS_394                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_40/Q  -      A->Q    R     BUX6           33  0.000   0.000    0.000  
  minimips_core_instance/CTS_393                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[31]/Q         -      C->Q    R     DFRQX1          2  0.000   0.317    0.316  
  minimips_core_instance/EI_instr[31]                     -      -       -     (net)           2      -       -        -  
  minimips_core_instance/g36181/Q                         -      D->Q    R     OR4X1           2  0.178   0.174    0.490  
  minimips_core_instance/n_669                            -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9135/Q                    -      A->Q    F     NO2X1           6  0.129   0.132    0.623  
  minimips_core_instance/U3_di_n_22478                    -      -       -     (net)           6      -       -        -  
  minimips_core_instance/U3_di_g9131/Q                    -      B->Q    R     NA2I1X1         3  0.194   0.161    0.784  
  minimips_core_instance/U3_di_n_22471                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g36081/Q                   -      A->Q    F     INX1            4  0.194   0.093    0.877  
  minimips_core_instance/U3_di_n_22472                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9118/Q                    -      A->Q    R     NA2X1           2  0.108   0.116    0.993  
  minimips_core_instance/U3_di_n_22446                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9106/Q                    -      A->Q    F     NA2X1           1  0.210   0.060    1.053  
  minimips_core_instance/U3_di_n_22435                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/g36180/Q                         -      E->Q    R     AN221X1         4  0.081   0.303    1.356  
  minimips_core_instance/n_668                            -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9088/Q                    -      A->Q    F     NA2X1           5  0.551   0.179    1.535  
  minimips_core_instance/U3_di_n_22412                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9079/Q                    -      A->Q    R     NO2X1           4  0.246   0.231    1.766  
  minimips_core_instance/U3_di_n_22399                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g9062/Q                    -      A->Q    R     AND3X1          5  0.324   0.264    2.030  
  minimips_core_instance/U3_di_n_22373                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g9055/Q                    -      A->Q    F     INX1            2  0.250   0.078    2.108  
  minimips_core_instance/U3_di_n_22374                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g9038/Q                    -      A->Q    R     NO3X1           3  0.094   0.263    2.371  
  minimips_core_instance/U3_di_n_9566                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_g9029/Q                    -      A->Q    F     INX1            1  0.483   0.057    2.428  
  minimips_core_instance/U3_di_n_22334                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g9001/Q                    -      C->Q    R     ON21X1          2  0.101   0.118    2.546  
  minimips_core_instance/U3_di_n_22265                    -      -       -     (net)           2      -       -        -  
  minimips_core_instance/U3_di_g8975/Q                    -      E->Q    F     NO6X1           1  0.237   0.222    2.768  
  minimips_core_instance/U3_di_n_22226                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g8968/Q                    -      B->Q    R     NA2I1X0        12  0.051   0.980    3.748  
  minimips_core_instance/U3_di_n_14769                    -      -       -     (net)          12      -       -        -  
  minimips_core_instance/U3_di_g8960/Q                    -      A->Q    F     NA2X1           5  1.793   0.220    3.968  
  minimips_core_instance/U3_di_n_20864                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8937/Q                    -      A->Q    R     NO2X1           5  0.458   0.316    4.283  
  minimips_core_instance/U3_di_n_13337                    -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U3_di_g8914/Q                    -      B->Q    R     AND2X1          5  0.392   0.400    4.684  
  minimips_core_instance/adr_reg2[5]                      -      -       -     (net)           5      -       -        -  
  minimips_core_instance/U6_renvoi_g2739/Q                -      A->Q    F     EN2X1           1  0.588   0.262    4.945  
  minimips_core_instance/U6_renvoi_n_3257                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2720/Q                -      A->Q    F     AND6X1          3  0.136   0.222    5.168  
  minimips_core_instance/U6_renvoi_n_3223                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U6_renvoi_g2715/Q                -      AN->Q   F     NO2I1X1        35  0.137   0.576    5.743  
  minimips_core_instance/U6_renvoi_n_961                  -      -       -     (net)          35      -       -        -  
  minimips_core_instance/U6_renvoi_g2713/Q                -      A->Q    R     NO2X1           1  0.796   0.268    6.012  
  minimips_core_instance/U6_renvoi_n_3213                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2710/Q                -      C->Q    F     AN21X1          1  0.268   0.056    6.067  
  minimips_core_instance/U6_renvoi_n_3208                 -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U6_renvoi_g2704/Q                -      C->Q    F     OR3X1           4  0.091   0.309    6.377  
  minimips_core_instance/alea                             -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g6022/Q                    -      A->Q    R     NO2X1           4  0.155   0.206    6.582  
  minimips_core_instance/U3_di_n_19742                    -      -       -     (net)           4      -       -        -  
  minimips_core_instance/U3_di_g36173/Q                   -      A->Q    R     AND2X1         31  0.360   0.618    7.200  
  minimips_core_instance/U3_di_n_13245                    -      -       -     (net)          31      -       -        -  
  minimips_core_instance/U3_di_g7409/Q                    -      A->Q    F     INX1           10  1.002   0.355    7.555  
  minimips_core_instance/U3_di_n_20879                    -      -       -     (net)          10      -       -        -  
  minimips_core_instance/U3_di_g7280/Q                    -      B->Q    R     NO3I1X1        16  0.451   1.031    8.587  
  minimips_core_instance/U3_di_n_13444                    -      -       -     (net)          16      -       -        -  
  minimips_core_instance/U3_di_g7232/Q                    -      A->Q    F     AN22X1          1  1.730   0.201    8.787  
  minimips_core_instance/U3_di_n_21686                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7216/Q                    -      A->Q    R     NO2X1           1  0.370   0.151    8.939  
  minimips_core_instance/U3_di_n_21660                    -      -       -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[5]/D         -      D       R     DFRQX1          1  0.212   0.000    8.939  
#-----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.000   0.000   10.000  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.000   0.000   10.000  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g12/Q    -      A->Q    R     AND2X4          2  0.000   0.000   10.000  
  minimips_core_instance/CTS_318                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_4/Q  -      A->Q    R     BUX3            1  0.000   0.000   10.000  
  minimips_core_instance/CTS_316                         -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_cdb_BUF_clock_1__G0_L3_2/Q  -      A->Q    R     BUX20          91  0.000   0.000   10.000  
  minimips_core_instance/CTS_315                         -      -       -     (net)          91      -       -        -  
  minimips_core_instance/U3_di_DI_offset_reg[5]/C        -      C       R     DFRQX1         91  0.000   0.000   10.000  
#----------------------------------------------------------------------------------------------------------------------

