module frequency_divider(clk,rst,out);
input clk,rst;
reg clk1,out1;
always @(posedge clk or negedge rst)
begin
if(!rst) clk1=1'b0;
else clk1=~clk1;
always @(posedge clk1)
begin
out1=~outl;
end
assign out=out1;
endmodule
