
RTOS-LCD-maxTouch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0002399c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0042399c  0042399c  0003399c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  004239a4  00040000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000beec  204009c0  00424364  000409c0  2**2
                  ALLOC
  4 .stack        00002004  2040c8ac  00430250  000409c0  2**0
                  ALLOC
  5 .heap         00000200  2040e8b0  00432254  000409c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000409c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000409ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002d1cb  00000000  00000000  00040a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00005be6  00000000  00000000  0006dc12  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000012c8  00000000  00000000  000737f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002791b  00000000  00000000  00074ac0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00017c71  00000000  00000000  0009c3db  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009f17f  00000000  00000000  000b404c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000db7b  00000000  00000000  001531cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001548  00000000  00000000  00160d46  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000423c  00000000  00000000  00162290  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b0 e8 40 20 69 1f 40 00 67 1f 40 00 67 1f 40 00     ..@ i.@.g.@.g.@.
  400010:	67 1f 40 00 67 1f 40 00 67 1f 40 00 00 00 00 00     g.@.g.@.g.@.....
	...
  40002c:	41 23 40 00 67 1f 40 00 00 00 00 00 e1 23 40 00     A#@.g.@......#@.
  40003c:	49 24 40 00 67 1f 40 00 67 1f 40 00 67 1f 40 00     I$@.g.@.g.@.g.@.
  40004c:	67 1f 40 00 67 1f 40 00 67 1f 40 00 67 1f 40 00     g.@.g.@.g.@.g.@.
  40005c:	67 1f 40 00 67 1f 40 00 00 00 00 00 e1 18 40 00     g.@.g.@.......@.
  40006c:	f5 18 40 00 09 19 40 00 67 1f 40 00 67 1f 40 00     ..@...@.g.@.g.@.
  40007c:	67 1f 40 00 1d 19 40 00 31 19 40 00 67 1f 40 00     g.@...@.1.@.g.@.
  40008c:	67 1f 40 00 67 1f 40 00 67 1f 40 00 67 1f 40 00     g.@.g.@.g.@.g.@.
  40009c:	67 1f 40 00 67 1f 40 00 67 1f 40 00 67 1f 40 00     g.@.g.@.g.@.g.@.
  4000ac:	67 1f 40 00 67 1f 40 00 49 04 40 00 67 1f 40 00     g.@.g.@.I.@.g.@.
  4000bc:	67 1f 40 00 67 1f 40 00 67 1f 40 00 67 1f 40 00     g.@.g.@.g.@.g.@.
  4000cc:	67 1f 40 00 67 1f 40 00 67 1f 40 00 67 1f 40 00     g.@.g.@.g.@.g.@.
  4000dc:	67 1f 40 00 5d 04 40 00 67 1f 40 00 67 1f 40 00     g.@.].@.g.@.g.@.
  4000ec:	67 1f 40 00 67 1f 40 00 67 1f 40 00 67 1f 40 00     g.@.g.@.g.@.g.@.
  4000fc:	67 1f 40 00 67 1f 40 00 67 1f 40 00 67 1f 40 00     g.@.g.@.g.@.g.@.
  40010c:	67 1f 40 00 67 1f 40 00 00 00 00 00 00 00 00 00     g.@.g.@.........
  40011c:	00 00 00 00 67 1f 40 00 67 1f 40 00 67 1f 40 00     ....g.@.g.@.g.@.
  40012c:	67 1f 40 00 67 1f 40 00 67 1f 40 00 67 1f 40 00     g.@.g.@.g.@.g.@.
  40013c:	67 1f 40 00 67 1f 40 00 67 1f 40 00 67 1f 40 00     g.@.g.@.g.@.g.@.
  40014c:	67 1f 40 00 67 1f 40 00 67 1f 40 00 67 1f 40 00     g.@.g.@.g.@.g.@.
  40015c:	67 1f 40 00 67 1f 40 00 67 1f 40 00                 g.@.g.@.g.@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009c0 	.word	0x204009c0
  400184:	00000000 	.word	0x00000000
  400188:	004239a4 	.word	0x004239a4

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	004239a4 	.word	0x004239a4
  4001c8:	204009c4 	.word	0x204009c4
  4001cc:	004239a4 	.word	0x004239a4
  4001d0:	00000000 	.word	0x00000000

004001d4 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4001d4:	b570      	push	{r4, r5, r6, lr}
  4001d6:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4001d8:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4001da:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4001dc:	4013      	ands	r3, r2
  4001de:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001e0:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  4001e2:	4e1c      	ldr	r6, [pc, #112]	; (400254 <afec_process_callback+0x80>)
  4001e4:	4d1c      	ldr	r5, [pc, #112]	; (400258 <afec_process_callback+0x84>)
  4001e6:	42a8      	cmp	r0, r5
  4001e8:	bf14      	ite	ne
  4001ea:	2000      	movne	r0, #0
  4001ec:	2001      	moveq	r0, #1
  4001ee:	0105      	lsls	r5, r0, #4
  4001f0:	e00b      	b.n	40020a <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4001f2:	2c0e      	cmp	r4, #14
  4001f4:	d81e      	bhi.n	400234 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4001f6:	9a01      	ldr	r2, [sp, #4]
  4001f8:	f104 010c 	add.w	r1, r4, #12
  4001fc:	2301      	movs	r3, #1
  4001fe:	408b      	lsls	r3, r1
  400200:	4213      	tst	r3, r2
  400202:	d110      	bne.n	400226 <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400204:	3401      	adds	r4, #1
  400206:	2c10      	cmp	r4, #16
  400208:	d022      	beq.n	400250 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40020a:	2c0b      	cmp	r4, #11
  40020c:	d8f1      	bhi.n	4001f2 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  40020e:	9a01      	ldr	r2, [sp, #4]
  400210:	2301      	movs	r3, #1
  400212:	40a3      	lsls	r3, r4
  400214:	4213      	tst	r3, r2
  400216:	d0f5      	beq.n	400204 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400218:	192b      	adds	r3, r5, r4
  40021a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40021e:	2b00      	cmp	r3, #0
  400220:	d0f0      	beq.n	400204 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400222:	4798      	blx	r3
  400224:	e7ee      	b.n	400204 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400226:	192b      	adds	r3, r5, r4
  400228:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40022c:	2b00      	cmp	r3, #0
  40022e:	d0e9      	beq.n	400204 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400230:	4798      	blx	r3
  400232:	e7e7      	b.n	400204 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  400234:	9a01      	ldr	r2, [sp, #4]
  400236:	f104 010f 	add.w	r1, r4, #15
  40023a:	2301      	movs	r3, #1
  40023c:	408b      	lsls	r3, r1
  40023e:	4213      	tst	r3, r2
  400240:	d0e0      	beq.n	400204 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400242:	192b      	adds	r3, r5, r4
  400244:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400248:	2b00      	cmp	r3, #0
  40024a:	d0db      	beq.n	400204 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40024c:	4798      	blx	r3
  40024e:	e7d9      	b.n	400204 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400250:	b002      	add	sp, #8
  400252:	bd70      	pop	{r4, r5, r6, pc}
  400254:	2040c79c 	.word	0x2040c79c
  400258:	40064000 	.word	0x40064000

0040025c <afec_ch_set_config>:
{
  40025c:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  40025e:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400260:	2301      	movs	r3, #1
  400262:	408b      	lsls	r3, r1
  400264:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400268:	7815      	ldrb	r5, [r2, #0]
  40026a:	2d00      	cmp	r5, #0
  40026c:	bf08      	it	eq
  40026e:	2300      	moveq	r3, #0
  400270:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  400272:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  400274:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  400276:	004b      	lsls	r3, r1, #1
  400278:	2103      	movs	r1, #3
  40027a:	4099      	lsls	r1, r3
  40027c:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400280:	7851      	ldrb	r1, [r2, #1]
  400282:	4099      	lsls	r1, r3
  400284:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  400286:	6541      	str	r1, [r0, #84]	; 0x54
}
  400288:	bc30      	pop	{r4, r5}
  40028a:	4770      	bx	lr

0040028c <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  40028c:	784b      	ldrb	r3, [r1, #1]
  40028e:	780a      	ldrb	r2, [r1, #0]
  400290:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  400292:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  400294:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400296:	884b      	ldrh	r3, [r1, #2]
  400298:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40029c:	6743      	str	r3, [r0, #116]	; 0x74
  40029e:	4770      	bx	lr

004002a0 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  4002a0:	2200      	movs	r2, #0
  4002a2:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  4002a4:	4b08      	ldr	r3, [pc, #32]	; (4002c8 <afec_get_config_defaults+0x28>)
  4002a6:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  4002a8:	4b08      	ldr	r3, [pc, #32]	; (4002cc <afec_get_config_defaults+0x2c>)
  4002aa:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  4002ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4002b0:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  4002b2:	2302      	movs	r3, #2
  4002b4:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  4002b6:	2301      	movs	r3, #1
  4002b8:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  4002ba:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  4002bc:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  4002be:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  4002c0:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  4002c2:	7583      	strb	r3, [r0, #22]
  4002c4:	4770      	bx	lr
  4002c6:	bf00      	nop
  4002c8:	11e1a300 	.word	0x11e1a300
  4002cc:	005b8d80 	.word	0x005b8d80

004002d0 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  4002d0:	2300      	movs	r3, #0
  4002d2:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  4002d4:	2301      	movs	r3, #1
  4002d6:	7043      	strb	r3, [r0, #1]
  4002d8:	4770      	bx	lr

004002da <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  4002da:	2300      	movs	r3, #0
  4002dc:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  4002de:	2320      	movs	r3, #32
  4002e0:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  4002e2:	23ff      	movs	r3, #255	; 0xff
  4002e4:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  4002e6:	f640 73ff 	movw	r3, #4095	; 0xfff
  4002ea:	8083      	strh	r3, [r0, #4]
  4002ec:	4770      	bx	lr
	...

004002f0 <afec_init>:
	return afec->AFEC_ISR;
  4002f0:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  4002f2:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  4002f6:	d001      	beq.n	4002fc <afec_init+0xc>
		return STATUS_ERR_BUSY;
  4002f8:	2019      	movs	r0, #25
  4002fa:	4770      	bx	lr
{
  4002fc:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  4002fe:	2301      	movs	r3, #1
  400300:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400302:	7ccb      	ldrb	r3, [r1, #19]
  400304:	2b00      	cmp	r3, #0
  400306:	bf18      	it	ne
  400308:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  40030c:	684b      	ldr	r3, [r1, #4]
  40030e:	688c      	ldr	r4, [r1, #8]
  400310:	fbb3 f3f4 	udiv	r3, r3, r4
  400314:	3b01      	subs	r3, #1
  400316:	021b      	lsls	r3, r3, #8
  400318:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40031a:	68cc      	ldr	r4, [r1, #12]
  40031c:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  400320:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  400322:	7c0c      	ldrb	r4, [r1, #16]
  400324:	0624      	lsls	r4, r4, #24
  400326:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40032a:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  40032c:	7c4c      	ldrb	r4, [r1, #17]
  40032e:	0724      	lsls	r4, r4, #28
  400330:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400334:	4323      	orrs	r3, r4
  400336:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400338:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  40033a:	7d0b      	ldrb	r3, [r1, #20]
  40033c:	2b00      	cmp	r3, #0
  40033e:	bf14      	ite	ne
  400340:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  400344:	2300      	moveq	r3, #0
  400346:	680a      	ldr	r2, [r1, #0]
  400348:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  40034a:	7d4a      	ldrb	r2, [r1, #21]
  40034c:	2a00      	cmp	r2, #0
  40034e:	bf14      	ite	ne
  400350:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400354:	2200      	moveq	r2, #0
			(config->resolution) |
  400356:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400358:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  40035a:	7d8b      	ldrb	r3, [r1, #22]
  40035c:	021b      	lsls	r3, r3, #8
  40035e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400362:	f043 030c 	orr.w	r3, r3, #12
  400366:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  40036a:	4b0f      	ldr	r3, [pc, #60]	; (4003a8 <afec_init+0xb8>)
  40036c:	4298      	cmp	r0, r3
  40036e:	d006      	beq.n	40037e <afec_init+0x8e>
	if(afec == AFEC1) {
  400370:	4b0e      	ldr	r3, [pc, #56]	; (4003ac <afec_init+0xbc>)
  400372:	4298      	cmp	r0, r3
  400374:	d00d      	beq.n	400392 <afec_init+0xa2>
	return STATUS_OK;
  400376:	2000      	movs	r0, #0
}
  400378:	f85d 4b04 	ldr.w	r4, [sp], #4
  40037c:	4770      	bx	lr
  40037e:	4b0c      	ldr	r3, [pc, #48]	; (4003b0 <afec_init+0xc0>)
  400380:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400384:	2200      	movs	r2, #0
  400386:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40038a:	428b      	cmp	r3, r1
  40038c:	d1fb      	bne.n	400386 <afec_init+0x96>
	return STATUS_OK;
  40038e:	2000      	movs	r0, #0
  400390:	e7f2      	b.n	400378 <afec_init+0x88>
  400392:	4b08      	ldr	r3, [pc, #32]	; (4003b4 <afec_init+0xc4>)
  400394:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400398:	2200      	movs	r2, #0
  40039a:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40039e:	428b      	cmp	r3, r1
  4003a0:	d1fb      	bne.n	40039a <afec_init+0xaa>
	return STATUS_OK;
  4003a2:	2000      	movs	r0, #0
  4003a4:	e7e8      	b.n	400378 <afec_init+0x88>
  4003a6:	bf00      	nop
  4003a8:	4003c000 	.word	0x4003c000
  4003ac:	40064000 	.word	0x40064000
  4003b0:	2040c798 	.word	0x2040c798
  4003b4:	2040c7dc 	.word	0x2040c7dc

004003b8 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4003b8:	4b0c      	ldr	r3, [pc, #48]	; (4003ec <afec_enable_interrupt+0x34>)
  4003ba:	4299      	cmp	r1, r3
  4003bc:	d007      	beq.n	4003ce <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  4003be:	290b      	cmp	r1, #11
  4003c0:	d80b      	bhi.n	4003da <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  4003c2:	d006      	beq.n	4003d2 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  4003c4:	2301      	movs	r3, #1
  4003c6:	fa03 f101 	lsl.w	r1, r3, r1
  4003ca:	6241      	str	r1, [r0, #36]	; 0x24
  4003cc:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  4003ce:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  4003d0:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  4003d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4003d6:	6243      	str	r3, [r0, #36]	; 0x24
  4003d8:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  4003da:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  4003dc:	bf94      	ite	ls
  4003de:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  4003e0:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  4003e2:	2301      	movs	r3, #1
  4003e4:	fa03 f101 	lsl.w	r1, r3, r1
  4003e8:	6241      	str	r1, [r0, #36]	; 0x24
  4003ea:	4770      	bx	lr
  4003ec:	47000fff 	.word	0x47000fff

004003f0 <afec_set_callback>:
{
  4003f0:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  4003f2:	4c11      	ldr	r4, [pc, #68]	; (400438 <afec_set_callback+0x48>)
  4003f4:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  4003f6:	bf0c      	ite	eq
  4003f8:	2410      	moveq	r4, #16
  4003fa:	2400      	movne	r4, #0
  4003fc:	440c      	add	r4, r1
  4003fe:	4d0f      	ldr	r5, [pc, #60]	; (40043c <afec_set_callback+0x4c>)
  400400:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400404:	d10a      	bne.n	40041c <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400406:	4a0e      	ldr	r2, [pc, #56]	; (400440 <afec_set_callback+0x50>)
  400408:	f44f 7480 	mov.w	r4, #256	; 0x100
  40040c:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400410:	015b      	lsls	r3, r3, #5
  400412:	b2db      	uxtb	r3, r3
  400414:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400418:	6054      	str	r4, [r2, #4]
  40041a:	e009      	b.n	400430 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40041c:	4a08      	ldr	r2, [pc, #32]	; (400440 <afec_set_callback+0x50>)
  40041e:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  400422:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400426:	015b      	lsls	r3, r3, #5
  400428:	b2db      	uxtb	r3, r3
  40042a:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40042e:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400430:	4b04      	ldr	r3, [pc, #16]	; (400444 <afec_set_callback+0x54>)
  400432:	4798      	blx	r3
  400434:	bd38      	pop	{r3, r4, r5, pc}
  400436:	bf00      	nop
  400438:	40064000 	.word	0x40064000
  40043c:	2040c79c 	.word	0x2040c79c
  400440:	e000e100 	.word	0xe000e100
  400444:	004003b9 	.word	0x004003b9

00400448 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400448:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40044a:	4802      	ldr	r0, [pc, #8]	; (400454 <AFEC0_Handler+0xc>)
  40044c:	4b02      	ldr	r3, [pc, #8]	; (400458 <AFEC0_Handler+0x10>)
  40044e:	4798      	blx	r3
  400450:	bd08      	pop	{r3, pc}
  400452:	bf00      	nop
  400454:	4003c000 	.word	0x4003c000
  400458:	004001d5 	.word	0x004001d5

0040045c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40045c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40045e:	4802      	ldr	r0, [pc, #8]	; (400468 <AFEC1_Handler+0xc>)
  400460:	4b02      	ldr	r3, [pc, #8]	; (40046c <AFEC1_Handler+0x10>)
  400462:	4798      	blx	r3
  400464:	bd08      	pop	{r3, pc}
  400466:	bf00      	nop
  400468:	40064000 	.word	0x40064000
  40046c:	004001d5 	.word	0x004001d5

00400470 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400470:	b500      	push	{lr}
  400472:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400474:	4b13      	ldr	r3, [pc, #76]	; (4004c4 <afec_enable+0x54>)
  400476:	4298      	cmp	r0, r3
  400478:	bf0c      	ite	eq
  40047a:	2028      	moveq	r0, #40	; 0x28
  40047c:	201d      	movne	r0, #29
  40047e:	4b12      	ldr	r3, [pc, #72]	; (4004c8 <afec_enable+0x58>)
  400480:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400482:	4b12      	ldr	r3, [pc, #72]	; (4004cc <afec_enable+0x5c>)
  400484:	789b      	ldrb	r3, [r3, #2]
  400486:	2bff      	cmp	r3, #255	; 0xff
  400488:	d01a      	beq.n	4004c0 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40048a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40048e:	fab3 f383 	clz	r3, r3
  400492:	095b      	lsrs	r3, r3, #5
  400494:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400496:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400498:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40049c:	2200      	movs	r2, #0
  40049e:	4b0c      	ldr	r3, [pc, #48]	; (4004d0 <afec_enable+0x60>)
  4004a0:	701a      	strb	r2, [r3, #0]
	return flags;
  4004a2:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4004a4:	4a09      	ldr	r2, [pc, #36]	; (4004cc <afec_enable+0x5c>)
  4004a6:	7893      	ldrb	r3, [r2, #2]
  4004a8:	3301      	adds	r3, #1
  4004aa:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4004ac:	b129      	cbz	r1, 4004ba <afec_enable+0x4a>
		cpu_irq_enable();
  4004ae:	2201      	movs	r2, #1
  4004b0:	4b07      	ldr	r3, [pc, #28]	; (4004d0 <afec_enable+0x60>)
  4004b2:	701a      	strb	r2, [r3, #0]
  4004b4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4004b8:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4004ba:	b003      	add	sp, #12
  4004bc:	f85d fb04 	ldr.w	pc, [sp], #4
  4004c0:	e7fe      	b.n	4004c0 <afec_enable+0x50>
  4004c2:	bf00      	nop
  4004c4:	40064000 	.word	0x40064000
  4004c8:	00401a65 	.word	0x00401a65
  4004cc:	2040c794 	.word	0x2040c794
  4004d0:	2040000a 	.word	0x2040000a

004004d4 <mxt_init>:
* to the maXTouch Xplained Pro.
*
* \param device Pointer to mxt_device struct
*/
void mxt_init(struct mxt_device *device)
{
  4004d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4004d8:	b09c      	sub	sp, #112	; 0x70
  4004da:	4604      	mov	r4, r0
  enum status_code status;

  /* T8 configuration object data */
  uint8_t t8_object[] = {
  4004dc:	4d48      	ldr	r5, [pc, #288]	; (400600 <mxt_init+0x12c>)
  4004de:	ab19      	add	r3, sp, #100	; 0x64
  4004e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  4004e4:	c303      	stmia	r3!, {r0, r1}
  4004e6:	801a      	strh	r2, [r3, #0]
    0x0d, 0x00, 0x05, 0x0a, 0x4b, 0x00, 0x00,
    0x00, 0x32, 0x19
  };

  /* T9 configuration object data */
  uint8_t t9_object[] = {
  4004e8:	ae10      	add	r6, sp, #64	; 0x40
  4004ea:	f105 070c 	add.w	r7, r5, #12
  4004ee:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
  4004f0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  4004f2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
  4004f4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  4004f6:	683b      	ldr	r3, [r7, #0]
  4004f8:	6033      	str	r3, [r6, #0]
    0x00, 0x00, 0x00, 0x0A, 0x00, 0x00, 0x02,
    0x02
  };

  /* T46 configuration object data */
  uint8_t t46_object[] = {
  4004fa:	ab0d      	add	r3, sp, #52	; 0x34
  4004fc:	f105 0230 	add.w	r2, r5, #48	; 0x30
  400500:	ca07      	ldmia	r2, {r0, r1, r2}
  400502:	c303      	stmia	r3!, {r0, r1}
  400504:	701a      	strb	r2, [r3, #0]
    0x00, 0x00, 0x18, 0x18, 0x00, 0x00, 0x03,
    0x00, 0x00
  };
  
  /* T56 configuration object data */
  uint8_t t56_object[] = {
  400506:	ae04      	add	r6, sp, #16
  400508:	353c      	adds	r5, #60	; 0x3c
  40050a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40050c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  40050e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400510:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  400512:	682b      	ldr	r3, [r5, #0]
  400514:	7033      	strb	r3, [r6, #0]
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00
  };

  /* TWI configuration */
  twihs_master_options_t twi_opt = {
  400516:	2500      	movs	r5, #0
  400518:	9503      	str	r5, [sp, #12]
  40051a:	4b3a      	ldr	r3, [pc, #232]	; (400604 <mxt_init+0x130>)
  40051c:	9302      	str	r3, [sp, #8]
  40051e:	274a      	movs	r7, #74	; 0x4a
  400520:	f88d 700c 	strb.w	r7, [sp, #12]
typedef twihs_packet_t twihs_package_t;

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
  400524:	4b38      	ldr	r3, [pc, #224]	; (400608 <mxt_init+0x134>)
  400526:	9301      	str	r3, [sp, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400528:	2013      	movs	r0, #19
  40052a:	4b38      	ldr	r3, [pc, #224]	; (40060c <mxt_init+0x138>)
  40052c:	4798      	blx	r3
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  40052e:	4e38      	ldr	r6, [pc, #224]	; (400610 <mxt_init+0x13c>)
  400530:	a901      	add	r1, sp, #4
  400532:	4630      	mov	r0, r6
  400534:	4b37      	ldr	r3, [pc, #220]	; (400614 <mxt_init+0x140>)
  400536:	4798      	blx	r3

  status = (enum status_code)twihs_master_setup(MAXTOUCH_TWI_INTERFACE, &twi_opt);
  Assert(status == STATUS_OK);

  /* Initialize the maXTouch device */
  status = mxt_init_device(device, MAXTOUCH_TWI_INTERFACE,
  400538:	2302      	movs	r3, #2
  40053a:	463a      	mov	r2, r7
  40053c:	4631      	mov	r1, r6
  40053e:	4620      	mov	r0, r4
  400540:	4e35      	ldr	r6, [pc, #212]	; (400618 <mxt_init+0x144>)
  400542:	47b0      	blx	r6
  MAXTOUCH_TWI_ADDRESS, MAXTOUCH_XPRO_CHG_PIO);
  Assert(status == STATUS_OK);

  /* Issue soft reset of maXTouch device by writing a non-zero value to
  * the reset register */
  mxt_write_config_reg(device, mxt_get_object_address(device,
  400544:	462a      	mov	r2, r5
  400546:	2106      	movs	r1, #6
  400548:	4620      	mov	r0, r4
  40054a:	4e34      	ldr	r6, [pc, #208]	; (40061c <mxt_init+0x148>)
  40054c:	47b0      	blx	r6
  40054e:	2201      	movs	r2, #1
  400550:	4601      	mov	r1, r0
  400552:	4620      	mov	r0, r4
  400554:	4f32      	ldr	r7, [pc, #200]	; (400620 <mxt_init+0x14c>)
  400556:	47b8      	blx	r7
  MXT_GEN_COMMANDPROCESSOR_T6, 0)
  + MXT_GEN_COMMANDPROCESSOR_RESET, 0x01);

  /* Wait for the reset of the device to complete */
  delay_ms(MXT_RESET_TIME);
  400558:	4832      	ldr	r0, [pc, #200]	; (400624 <mxt_init+0x150>)
  40055a:	4b33      	ldr	r3, [pc, #204]	; (400628 <mxt_init+0x154>)
  40055c:	4798      	blx	r3

  /* Write data to configuration registers in T7 configuration object */
  mxt_write_config_reg(device, mxt_get_object_address(device,
  40055e:	462a      	mov	r2, r5
  400560:	2107      	movs	r1, #7
  400562:	4620      	mov	r0, r4
  400564:	47b0      	blx	r6
  400566:	2220      	movs	r2, #32
  400568:	4601      	mov	r1, r0
  40056a:	4620      	mov	r0, r4
  40056c:	47b8      	blx	r7
  MXT_GEN_POWERCONFIG_T7, 0) + 0, 0x20);
  mxt_write_config_reg(device, mxt_get_object_address(device,
  40056e:	462a      	mov	r2, r5
  400570:	2107      	movs	r1, #7
  400572:	4620      	mov	r0, r4
  400574:	47b0      	blx	r6
  400576:	1c41      	adds	r1, r0, #1
  400578:	2210      	movs	r2, #16
  40057a:	b289      	uxth	r1, r1
  40057c:	4620      	mov	r0, r4
  40057e:	47b8      	blx	r7
  MXT_GEN_POWERCONFIG_T7, 0) + 1, 0x10);
  mxt_write_config_reg(device, mxt_get_object_address(device,
  400580:	462a      	mov	r2, r5
  400582:	2107      	movs	r1, #7
  400584:	4620      	mov	r0, r4
  400586:	47b0      	blx	r6
  400588:	1c81      	adds	r1, r0, #2
  40058a:	224b      	movs	r2, #75	; 0x4b
  40058c:	b289      	uxth	r1, r1
  40058e:	4620      	mov	r0, r4
  400590:	47b8      	blx	r7
  MXT_GEN_POWERCONFIG_T7, 0) + 2, 0x4b);
  mxt_write_config_reg(device, mxt_get_object_address(device,
  400592:	462a      	mov	r2, r5
  400594:	2107      	movs	r1, #7
  400596:	4620      	mov	r0, r4
  400598:	47b0      	blx	r6
  40059a:	1cc1      	adds	r1, r0, #3
  40059c:	2284      	movs	r2, #132	; 0x84
  40059e:	b289      	uxth	r1, r1
  4005a0:	4620      	mov	r0, r4
  4005a2:	47b8      	blx	r7
  MXT_GEN_POWERCONFIG_T7, 0) + 3, 0x84);

  /* Write predefined configuration data to configuration objects */
  mxt_write_config_object(device, mxt_get_object_address(device,
  4005a4:	462a      	mov	r2, r5
  4005a6:	2108      	movs	r1, #8
  4005a8:	4620      	mov	r0, r4
  4005aa:	47b0      	blx	r6
  4005ac:	aa19      	add	r2, sp, #100	; 0x64
  4005ae:	4601      	mov	r1, r0
  4005b0:	4620      	mov	r0, r4
  4005b2:	f8df 8078 	ldr.w	r8, [pc, #120]	; 40062c <mxt_init+0x158>
  4005b6:	47c0      	blx	r8
  MXT_GEN_ACQUISITIONCONFIG_T8, 0), &t8_object);
  mxt_write_config_object(device, mxt_get_object_address(device,
  4005b8:	462a      	mov	r2, r5
  4005ba:	2109      	movs	r1, #9
  4005bc:	4620      	mov	r0, r4
  4005be:	47b0      	blx	r6
  4005c0:	aa10      	add	r2, sp, #64	; 0x40
  4005c2:	4601      	mov	r1, r0
  4005c4:	4620      	mov	r0, r4
  4005c6:	47c0      	blx	r8
  MXT_TOUCH_MULTITOUCHSCREEN_T9, 0), &t9_object);
  mxt_write_config_object(device, mxt_get_object_address(device,
  4005c8:	462a      	mov	r2, r5
  4005ca:	212e      	movs	r1, #46	; 0x2e
  4005cc:	4620      	mov	r0, r4
  4005ce:	47b0      	blx	r6
  4005d0:	aa0d      	add	r2, sp, #52	; 0x34
  4005d2:	4601      	mov	r1, r0
  4005d4:	4620      	mov	r0, r4
  4005d6:	47c0      	blx	r8
  MXT_SPT_CTE_CONFIGURATION_T46, 0), &t46_object);
  mxt_write_config_object(device, mxt_get_object_address(device,
  4005d8:	462a      	mov	r2, r5
  4005da:	2138      	movs	r1, #56	; 0x38
  4005dc:	4620      	mov	r0, r4
  4005de:	47b0      	blx	r6
  4005e0:	aa04      	add	r2, sp, #16
  4005e2:	4601      	mov	r1, r0
  4005e4:	4620      	mov	r0, r4
  4005e6:	47c0      	blx	r8
  MXT_PROCI_SHIELDLESS_T56, 0), &t56_object);

  /* Issue recalibration command to maXTouch device by writing a non-zero
  * value to the calibrate register */
  mxt_write_config_reg(device, mxt_get_object_address(device,
  4005e8:	462a      	mov	r2, r5
  4005ea:	2106      	movs	r1, #6
  4005ec:	4620      	mov	r0, r4
  4005ee:	47b0      	blx	r6
  4005f0:	1c81      	adds	r1, r0, #2
  4005f2:	2201      	movs	r2, #1
  4005f4:	b289      	uxth	r1, r1
  4005f6:	4620      	mov	r0, r4
  4005f8:	47b8      	blx	r7
  MXT_GEN_COMMANDPROCESSOR_T6, 0)
  + MXT_GEN_COMMANDPROCESSOR_CALIBRATE, 0x01);
  4005fa:	b01c      	add	sp, #112	; 0x70
  4005fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400600:	0040ab08 	.word	0x0040ab08
  400604:	00061a80 	.word	0x00061a80
  400608:	08f0d180 	.word	0x08f0d180
  40060c:	00401a65 	.word	0x00401a65
  400610:	40018000 	.word	0x40018000
  400614:	00401cb1 	.word	0x00401cb1
  400618:	00400631 	.word	0x00400631
  40061c:	004008c9 	.word	0x004008c9
  400620:	00400981 	.word	0x00400981
  400624:	003228d8 	.word	0x003228d8
  400628:	20400001 	.word	0x20400001
  40062c:	00400909 	.word	0x00400909

00400630 <mxt_init_device>:
 * \param chgpin IOPORT pin instance attached to the maXTouch device's /CHG pin
 * \return Operation result status code
 */
status_code_t mxt_init_device(struct mxt_device *device,
		twihs_master_t interface, uint8_t chip_adr, uint32_t chgpin)
{
  400630:	b5f0      	push	{r4, r5, r6, r7, lr}
  400632:	b087      	sub	sp, #28
  400634:	4604      	mov	r4, r0
  400636:	460e      	mov	r6, r1
  400638:	4617      	mov	r7, r2
	int8_t status;

	/* Set TWI interface, TWI address and CHG-pin of the maXTouch device. */
	device->interface = interface;
  40063a:	6081      	str	r1, [r0, #8]
	device->mxt_chip_adr = chip_adr;
  40063c:	7302      	strb	r2, [r0, #12]
	device->chgpin = chgpin;
  40063e:	6183      	str	r3, [r0, #24]
	device->handler = NULL;
  400640:	2500      	movs	r5, #0
  400642:	6105      	str	r5, [r0, #16]
			malloc(sizeof(struct mxt_info_object));
  400644:	2007      	movs	r0, #7
  400646:	4b9d      	ldr	r3, [pc, #628]	; (4008bc <mxt_init_device+0x28c>)
  400648:	4798      	blx	r3
	device->info_object = (struct mxt_info_object *)
  40064a:	6020      	str	r0, [r4, #0]
	twihs_package_t packet = {
  40064c:	9501      	str	r5, [sp, #4]
  40064e:	9505      	str	r5, [sp, #20]
  400650:	2302      	movs	r3, #2
  400652:	9302      	str	r3, [sp, #8]
  400654:	9003      	str	r0, [sp, #12]
  400656:	2307      	movs	r3, #7
  400658:	9304      	str	r3, [sp, #16]
  40065a:	f88d 7014 	strb.w	r7, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  40065e:	a901      	add	r1, sp, #4
  400660:	4630      	mov	r0, r6
  400662:	4b97      	ldr	r3, [pc, #604]	; (4008c0 <mxt_init_device+0x290>)
  400664:	4798      	blx	r3
  400666:	1b40      	subs	r0, r0, r5
  400668:	bf18      	it	ne
  40066a:	2001      	movne	r0, #1
  40066c:	4240      	negs	r0, r0
	if ((status = mxt_read_id_block(device)) != STATUS_OK) {
  40066e:	b108      	cbz	r0, 400674 <mxt_init_device+0x44>
	}

	device->multitouch_report_offset = status;

	return STATUS_OK;
}
  400670:	b007      	add	sp, #28
  400672:	bdf0      	pop	{r4, r5, r6, r7, pc}
			malloc(device->info_object->obj_count *
  400674:	6825      	ldr	r5, [r4, #0]
  400676:	79a8      	ldrb	r0, [r5, #6]
  400678:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  40067c:	0040      	lsls	r0, r0, #1
  40067e:	4b8f      	ldr	r3, [pc, #572]	; (4008bc <mxt_init_device+0x28c>)
  400680:	4798      	blx	r3
	device->object_list = (struct mxt_object *)
  400682:	6060      	str	r0, [r4, #4]
	twihs_package_t packet = {
  400684:	2300      	movs	r3, #0
  400686:	9301      	str	r3, [sp, #4]
  400688:	9304      	str	r3, [sp, #16]
  40068a:	9305      	str	r3, [sp, #20]
  40068c:	2307      	movs	r3, #7
  40068e:	f88d 3004 	strb.w	r3, [sp, #4]
  400692:	2302      	movs	r3, #2
  400694:	9302      	str	r3, [sp, #8]
  400696:	9003      	str	r0, [sp, #12]
		.length       = device->info_object->obj_count *
  400698:	79ab      	ldrb	r3, [r5, #6]
  40069a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40069e:	005b      	lsls	r3, r3, #1
	twihs_package_t packet = {
  4006a0:	9304      	str	r3, [sp, #16]
  4006a2:	7b23      	ldrb	r3, [r4, #12]
  4006a4:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  4006a8:	a901      	add	r1, sp, #4
  4006aa:	68a0      	ldr	r0, [r4, #8]
  4006ac:	4b84      	ldr	r3, [pc, #528]	; (4008c0 <mxt_init_device+0x290>)
  4006ae:	4798      	blx	r3
  4006b0:	3000      	adds	r0, #0
  4006b2:	bf18      	it	ne
  4006b4:	2001      	movne	r0, #1
  4006b6:	4240      	negs	r0, r0
	if (status != STATUS_OK) {
  4006b8:	2800      	cmp	r0, #0
  4006ba:	d1d9      	bne.n	400670 <mxt_init_device+0x40>
	uint8_t *id_pointer = (uint8_t *)device->info_object;
  4006bc:	6827      	ldr	r7, [r4, #0]
	uint8_t *objects_pointer = (uint8_t *)device->object_list;
  4006be:	6860      	ldr	r0, [r4, #4]
			(device->info_object->obj_count *
  4006c0:	79bb      	ldrb	r3, [r7, #6]
  4006c2:	eb03 0643 	add.w	r6, r3, r3, lsl #1
  4006c6:	0076      	lsls	r6, r6, #1
	crc_area_size = MXT_ID_BLOCK_SIZE +
  4006c8:	3607      	adds	r6, #7
  4006ca:	b2b6      	uxth	r6, r6
  4006cc:	463a      	mov	r2, r7
  4006ce:	3706      	adds	r7, #6
	uint32_t crc_tmp = 0;
  4006d0:	2100      	movs	r1, #0
		result ^= crcpoly;
  4006d2:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 4008c4 <mxt_init_device+0x294>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  4006d6:	f892 e001 	ldrb.w	lr, [r2, #1]
  4006da:	7815      	ldrb	r5, [r2, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4006dc:	ea45 250e 	orr.w	r5, r5, lr, lsl #8
  4006e0:	ea85 0141 	eor.w	r1, r5, r1, lsl #1
	if (result & 0x1000000) {
  4006e4:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
		result ^= crcpoly;
  4006e8:	bf18      	it	ne
  4006ea:	ea81 010c 	eorne.w	r1, r1, ip
  4006ee:	3202      	adds	r2, #2
	for (i = 0; i < MXT_ID_BLOCK_SIZE - 1; i += 2) {
  4006f0:	42ba      	cmp	r2, r7
  4006f2:	d1f0      	bne.n	4006d6 <mxt_init_device+0xa6>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  4006f4:	7802      	ldrb	r2, [r0, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4006f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4006fa:	ea83 0241 	eor.w	r2, r3, r1, lsl #1
	if (result & 0x1000000) {
  4006fe:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  400702:	d003      	beq.n	40070c <mxt_init_device+0xdc>
		result ^= crcpoly;
  400704:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  400708:	f082 021b 	eor.w	r2, r2, #27
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  40070c:	f1a6 0708 	sub.w	r7, r6, #8
  400710:	2f01      	cmp	r7, #1
  400712:	dd12      	ble.n	40073a <mxt_init_device+0x10a>
  400714:	2301      	movs	r3, #1
		result ^= crcpoly;
  400716:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 4008c4 <mxt_init_device+0x294>
		crc_tmp = mxt_crc_24(crc_tmp, objects_pointer[i],
  40071a:	18c1      	adds	r1, r0, r3
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  40071c:	784d      	ldrb	r5, [r1, #1]
  40071e:	5cc1      	ldrb	r1, [r0, r3]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  400720:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
  400724:	ea81 0242 	eor.w	r2, r1, r2, lsl #1
	if (result & 0x1000000) {
  400728:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
		result ^= crcpoly;
  40072c:	bf18      	it	ne
  40072e:	ea82 020e 	eorne.w	r2, r2, lr
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  400732:	3302      	adds	r3, #2
  400734:	b29b      	uxth	r3, r3
  400736:	42bb      	cmp	r3, r7
  400738:	dbef      	blt.n	40071a <mxt_init_device+0xea>
	crc_tmp = mxt_crc_24(crc_tmp,
  40073a:	4430      	add	r0, r6
	result = ((crc << 1u) ^ (uint32_t)data_word);
  40073c:	f810 3c08 	ldrb.w	r3, [r0, #-8]
  400740:	ea83 0242 	eor.w	r2, r3, r2, lsl #1
	if (result & 0x1000000) {
  400744:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  400748:	d003      	beq.n	400752 <mxt_init_device+0x122>
		result ^= crcpoly;
  40074a:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  40074e:	f082 021b 	eor.w	r2, r2, #27
	*crc = (crc_tmp & 0x00FFFFFF);
  400752:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	twihs_package_t packet = {
  400756:	2300      	movs	r3, #0
  400758:	9301      	str	r3, [sp, #4]
  40075a:	9305      	str	r3, [sp, #20]
  40075c:	f88d 6004 	strb.w	r6, [sp, #4]
  400760:	0a36      	lsrs	r6, r6, #8
  400762:	f88d 6005 	strb.w	r6, [sp, #5]
  400766:	2302      	movs	r3, #2
  400768:	9302      	str	r3, [sp, #8]
  40076a:	f8cd d00c 	str.w	sp, [sp, #12]
  40076e:	2303      	movs	r3, #3
  400770:	9304      	str	r3, [sp, #16]
  400772:	7b23      	ldrb	r3, [r4, #12]
  400774:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400778:	a901      	add	r1, sp, #4
  40077a:	68a0      	ldr	r0, [r4, #8]
  40077c:	4b50      	ldr	r3, [pc, #320]	; (4008c0 <mxt_init_device+0x290>)
  40077e:	4798      	blx	r3
  400780:	b328      	cbz	r0, 4007ce <mxt_init_device+0x19e>
		return ERR_IO_ERROR;
  400782:	f04f 33ff 	mov.w	r3, #4294967295
	if (crc_calculated != crc_read) {
  400786:	42ab      	cmp	r3, r5
  400788:	f040 808b 	bne.w	4008a2 <mxt_init_device+0x272>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40078c:	6825      	ldr	r5, [r4, #0]
  40078e:	79a8      	ldrb	r0, [r5, #6]
  400790:	b198      	cbz	r0, 4007ba <mxt_init_device+0x18a>
  400792:	2300      	movs	r3, #0
  400794:	3301      	adds	r3, #1
  400796:	b2da      	uxtb	r2, r3
  400798:	4290      	cmp	r0, r2
  40079a:	d8fb      	bhi.n	400794 <mxt_init_device+0x164>
		tot_report_ids += (device->object_list[i].num_report_ids);
  40079c:	6862      	ldr	r2, [r4, #4]
  40079e:	1e43      	subs	r3, r0, #1
  4007a0:	b2db      	uxtb	r3, r3
  4007a2:	3301      	adds	r3, #1
  4007a4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4007a8:	eb02 0143 	add.w	r1, r2, r3, lsl #1
  4007ac:	2000      	movs	r0, #0
  4007ae:	7953      	ldrb	r3, [r2, #5]
  4007b0:	4418      	add	r0, r3
  4007b2:	b2c0      	uxtb	r0, r0
  4007b4:	3206      	adds	r2, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4007b6:	4291      	cmp	r1, r2
  4007b8:	d1f9      	bne.n	4007ae <mxt_init_device+0x17e>
			malloc(sizeof(struct mxt_report_id_map) *
  4007ba:	0040      	lsls	r0, r0, #1
  4007bc:	4b3f      	ldr	r3, [pc, #252]	; (4008bc <mxt_init_device+0x28c>)
  4007be:	4798      	blx	r3
	device->report_id_map = (struct mxt_report_id_map *)
  4007c0:	6160      	str	r0, [r4, #20]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4007c2:	79ab      	ldrb	r3, [r5, #6]
  4007c4:	b173      	cbz	r3, 4007e4 <mxt_init_device+0x1b4>
  4007c6:	2700      	movs	r7, #0
  4007c8:	2601      	movs	r6, #1
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  4007ca:	46be      	mov	lr, r7
  4007cc:	e037      	b.n	40083e <mxt_init_device+0x20e>
		return ((uint32_t)crc[2] << 16) | ((uint16_t)crc[1] << 8) | crc[0];
  4007ce:	f89d 2002 	ldrb.w	r2, [sp, #2]
  4007d2:	f89d 3000 	ldrb.w	r3, [sp]
  4007d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4007da:	f89d 2001 	ldrb.w	r2, [sp, #1]
  4007de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  4007e2:	e7d0      	b.n	400786 <mxt_init_device+0x156>
		return ERR_BAD_DATA;
  4007e4:	f06f 0003 	mvn.w	r0, #3
  4007e8:	e742      	b.n	400670 <mxt_init_device+0x40>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  4007ea:	3001      	adds	r0, #1
  4007ec:	b2c0      	uxtb	r0, r0
  4007ee:	6862      	ldr	r2, [r4, #4]
  4007f0:	1953      	adds	r3, r2, r5
  4007f2:	7919      	ldrb	r1, [r3, #4]
  4007f4:	4281      	cmp	r1, r0
  4007f6:	d31c      	bcc.n	400832 <mxt_init_device+0x202>
			if (device->object_list[i].num_report_ids != 0) {
  4007f8:	795b      	ldrb	r3, [r3, #5]
  4007fa:	2b00      	cmp	r3, #0
  4007fc:	d0f5      	beq.n	4007ea <mxt_init_device+0x1ba>
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  4007fe:	6862      	ldr	r2, [r4, #4]
  400800:	442a      	add	r2, r5
  400802:	7953      	ldrb	r3, [r2, #5]
  400804:	2b00      	cmp	r3, #0
  400806:	d0f0      	beq.n	4007ea <mxt_init_device+0x1ba>
  400808:	4633      	mov	r3, r6
							device->object_list[i].type;
  40080a:	7811      	ldrb	r1, [r2, #0]
					device->report_id_map[id_index].object_type =
  40080c:	6962      	ldr	r2, [r4, #20]
  40080e:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
					device->report_id_map[id_index].instance = j;
  400812:	6962      	ldr	r2, [r4, #20]
  400814:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  400818:	7050      	strb	r0, [r2, #1]
					id_index++;
  40081a:	3301      	adds	r3, #1
  40081c:	b2db      	uxtb	r3, r3
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  40081e:	6862      	ldr	r2, [r4, #4]
  400820:	442a      	add	r2, r5
  400822:	1b99      	subs	r1, r3, r6
  400824:	f892 c005 	ldrb.w	ip, [r2, #5]
  400828:	b2c9      	uxtb	r1, r1
  40082a:	458c      	cmp	ip, r1
  40082c:	d8ed      	bhi.n	40080a <mxt_init_device+0x1da>
					id_index++;
  40082e:	461e      	mov	r6, r3
  400830:	e7db      	b.n	4007ea <mxt_init_device+0x1ba>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400832:	3701      	adds	r7, #1
  400834:	b2ff      	uxtb	r7, r7
  400836:	6823      	ldr	r3, [r4, #0]
  400838:	799b      	ldrb	r3, [r3, #6]
  40083a:	429f      	cmp	r7, r3
  40083c:	d207      	bcs.n	40084e <mxt_init_device+0x21e>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  40083e:	eb07 0347 	add.w	r3, r7, r7, lsl #1
  400842:	005a      	lsls	r2, r3, #1
  400844:	4615      	mov	r5, r2
  400846:	6863      	ldr	r3, [r4, #4]
  400848:	4413      	add	r3, r2
  40084a:	4670      	mov	r0, lr
  40084c:	e7d4      	b.n	4007f8 <mxt_init_device+0x1c8>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40084e:	b35b      	cbz	r3, 4008a8 <mxt_init_device+0x278>
  400850:	4610      	mov	r0, r2
  400852:	3b01      	subs	r3, #1
  400854:	b2db      	uxtb	r3, r3
  400856:	3301      	adds	r3, #1
  400858:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40085c:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  400860:	2100      	movs	r1, #0
		tot_report_ids += (device->object_list[i].num_report_ids);
  400862:	7943      	ldrb	r3, [r0, #5]
  400864:	4419      	add	r1, r3
  400866:	b2c9      	uxtb	r1, r1
  400868:	3006      	adds	r0, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40086a:	4282      	cmp	r2, r0
  40086c:	d1f9      	bne.n	400862 <mxt_init_device+0x232>
	for (i = 0; i < tot_rpt_id; ++i) {
  40086e:	b1f1      	cbz	r1, 4008ae <mxt_init_device+0x27e>
		if (device->report_id_map[i].object_type == object_type) {
  400870:	6962      	ldr	r2, [r4, #20]
  400872:	7813      	ldrb	r3, [r2, #0]
  400874:	2b09      	cmp	r3, #9
  400876:	d00f      	beq.n	400898 <mxt_init_device+0x268>
  400878:	2300      	movs	r3, #0
	for (i = 0; i < tot_rpt_id; ++i) {
  40087a:	3301      	adds	r3, #1
  40087c:	b2db      	uxtb	r3, r3
  40087e:	428b      	cmp	r3, r1
  400880:	d00c      	beq.n	40089c <mxt_init_device+0x26c>
		if (device->report_id_map[i].object_type == object_type) {
  400882:	f812 0f02 	ldrb.w	r0, [r2, #2]!
  400886:	2809      	cmp	r0, #9
  400888:	d1f7      	bne.n	40087a <mxt_init_device+0x24a>
			return i;
  40088a:	b25b      	sxtb	r3, r3
	if (status == -1) {
  40088c:	f1b3 3fff 	cmp.w	r3, #4294967295
  400890:	d010      	beq.n	4008b4 <mxt_init_device+0x284>
	device->multitouch_report_offset = status;
  400892:	7723      	strb	r3, [r4, #28]
	return STATUS_OK;
  400894:	2000      	movs	r0, #0
  400896:	e6eb      	b.n	400670 <mxt_init_device+0x40>
		if (device->report_id_map[i].object_type == object_type) {
  400898:	2300      	movs	r3, #0
  40089a:	e7f6      	b.n	40088a <mxt_init_device+0x25a>
		return ERR_BAD_DATA;
  40089c:	f06f 0003 	mvn.w	r0, #3
  4008a0:	e6e6      	b.n	400670 <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  4008a2:	f06f 0003 	mvn.w	r0, #3
  4008a6:	e6e3      	b.n	400670 <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  4008a8:	f06f 0003 	mvn.w	r0, #3
  4008ac:	e6e0      	b.n	400670 <mxt_init_device+0x40>
  4008ae:	f06f 0003 	mvn.w	r0, #3
  4008b2:	e6dd      	b.n	400670 <mxt_init_device+0x40>
  4008b4:	f06f 0003 	mvn.w	r0, #3
  4008b8:	e6da      	b.n	400670 <mxt_init_device+0x40>
  4008ba:	bf00      	nop
  4008bc:	00404721 	.word	0x00404721
  4008c0:	00401ce5 	.word	0x00401ce5
  4008c4:	0080001b 	.word	0x0080001b

004008c8 <mxt_get_object_address>:
uint16_t mxt_get_object_address(struct mxt_device *device, uint8_t object_id,
		uint8_t instance)
{
	uint8_t i;

	for (i = 0; i < device->info_object->obj_count; i++) {
  4008c8:	6803      	ldr	r3, [r0, #0]
  4008ca:	799a      	ldrb	r2, [r3, #6]
  4008cc:	b1d2      	cbz	r2, 400904 <mxt_get_object_address+0x3c>
{
  4008ce:	b410      	push	{r4}
		if (object_id == device->object_list[i].type) {
  4008d0:	6844      	ldr	r4, [r0, #4]
  4008d2:	7823      	ldrb	r3, [r4, #0]
  4008d4:	428b      	cmp	r3, r1
  4008d6:	d00e      	beq.n	4008f6 <mxt_get_object_address+0x2e>
  4008d8:	1da3      	adds	r3, r4, #6
  4008da:	3a01      	subs	r2, #1
  4008dc:	b2d2      	uxtb	r2, r2
  4008de:	3201      	adds	r2, #1
  4008e0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  4008e4:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; i++) {
  4008e8:	4293      	cmp	r3, r2
  4008ea:	d009      	beq.n	400900 <mxt_get_object_address+0x38>
		if (object_id == device->object_list[i].type) {
  4008ec:	461c      	mov	r4, r3
  4008ee:	f813 0b06 	ldrb.w	r0, [r3], #6
  4008f2:	4288      	cmp	r0, r1
  4008f4:	d1f8      	bne.n	4008e8 <mxt_get_object_address+0x20>
			return device->object_list[i].start_address;
  4008f6:	f8b4 0001 	ldrh.w	r0, [r4, #1]
		}
	}

	return 0;
}
  4008fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008fe:	4770      	bx	lr
	return 0;
  400900:	2000      	movs	r0, #0
  400902:	e7fa      	b.n	4008fa <mxt_get_object_address+0x32>
  400904:	2000      	movs	r0, #0
  400906:	4770      	bx	lr

00400908 <mxt_write_config_object>:
 * \param *obj_data Pointer to memory buffer containing object data
 * \result Operation result status code
 */
status_code_t mxt_write_config_object(struct mxt_device *device,
		mxt_memory_adr memory_adr, void *obj_data)
{
  400908:	b530      	push	{r4, r5, lr}
  40090a:	b087      	sub	sp, #28
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  40090c:	2300      	movs	r3, #0
  40090e:	9301      	str	r3, [sp, #4]
  400910:	9304      	str	r3, [sp, #16]
  400912:	9305      	str	r3, [sp, #20]
  400914:	f88d 1004 	strb.w	r1, [sp, #4]
  400918:	0a0b      	lsrs	r3, r1, #8
  40091a:	f88d 3005 	strb.w	r3, [sp, #5]
  40091e:	2302      	movs	r3, #2
  400920:	9302      	str	r3, [sp, #8]
  400922:	9203      	str	r2, [sp, #12]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400924:	6803      	ldr	r3, [r0, #0]
  400926:	799a      	ldrb	r2, [r3, #6]
  400928:	b1ba      	cbz	r2, 40095a <mxt_write_config_object+0x52>
		if (device->object_list[i].start_address == mem_adr) {
  40092a:	6844      	ldr	r4, [r0, #4]
  40092c:	f8b4 3001 	ldrh.w	r3, [r4, #1]
  400930:	428b      	cmp	r3, r1
  400932:	d00f      	beq.n	400954 <mxt_write_config_object+0x4c>
  400934:	1da3      	adds	r3, r4, #6
  400936:	3a01      	subs	r2, #1
  400938:	b2d2      	uxtb	r2, r2
  40093a:	3201      	adds	r2, #1
  40093c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  400940:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400944:	4293      	cmp	r3, r2
  400946:	d016      	beq.n	400976 <mxt_write_config_object+0x6e>
		if (device->object_list[i].start_address == mem_adr) {
  400948:	461c      	mov	r4, r3
  40094a:	3306      	adds	r3, #6
  40094c:	f8b4 5001 	ldrh.w	r5, [r4, #1]
  400950:	428d      	cmp	r5, r1
  400952:	d1f7      	bne.n	400944 <mxt_write_config_object+0x3c>
			return (device->object_list[i].size + 1);
  400954:	78e2      	ldrb	r2, [r4, #3]
  400956:	3201      	adds	r2, #1
  400958:	b2d2      	uxtb	r2, r2
		.addr[0]      = memory_adr,
		.addr[1]      = memory_adr >> 8,
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
		.buffer       = obj_data,
		.length       = mxt_get_object_size(device, memory_adr)
  40095a:	9204      	str	r2, [sp, #16]
	twihs_package_t packet = {
  40095c:	7b03      	ldrb	r3, [r0, #12]
  40095e:	f88d 3014 	strb.w	r3, [sp, #20]
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400962:	a901      	add	r1, sp, #4
  400964:	6880      	ldr	r0, [r0, #8]
  400966:	4b05      	ldr	r3, [pc, #20]	; (40097c <mxt_write_config_object+0x74>)
  400968:	4798      	blx	r3
  40096a:	3000      	adds	r0, #0
  40096c:	bf18      	it	ne
  40096e:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}

}
  400970:	4240      	negs	r0, r0
  400972:	b007      	add	sp, #28
  400974:	bd30      	pop	{r4, r5, pc}
	return 0;
  400976:	2200      	movs	r2, #0
  400978:	e7ef      	b.n	40095a <mxt_write_config_object+0x52>
  40097a:	bf00      	nop
  40097c:	00401d91 	.word	0x00401d91

00400980 <mxt_write_config_reg>:
 * \param value Value to be written to register
 * \result Operation result status code
 */
status_code_t mxt_write_config_reg(struct mxt_device *device,
		mxt_memory_adr memory_adr, uint8_t value)
{
  400980:	b500      	push	{lr}
  400982:	b089      	sub	sp, #36	; 0x24
  400984:	f88d 2007 	strb.w	r2, [sp, #7]
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  400988:	2300      	movs	r3, #0
  40098a:	9303      	str	r3, [sp, #12]
  40098c:	9307      	str	r3, [sp, #28]
  40098e:	f88d 100c 	strb.w	r1, [sp, #12]
  400992:	0a09      	lsrs	r1, r1, #8
  400994:	f88d 100d 	strb.w	r1, [sp, #13]
  400998:	2302      	movs	r3, #2
  40099a:	9304      	str	r3, [sp, #16]
  40099c:	f10d 0307 	add.w	r3, sp, #7
  4009a0:	9305      	str	r3, [sp, #20]
  4009a2:	2301      	movs	r3, #1
  4009a4:	9306      	str	r3, [sp, #24]
  4009a6:	7b03      	ldrb	r3, [r0, #12]
  4009a8:	f88d 301c 	strb.w	r3, [sp, #28]
		.chip         = device->mxt_chip_adr,
		.buffer       = &value,
		.length       = sizeof(value)
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  4009ac:	a903      	add	r1, sp, #12
  4009ae:	6880      	ldr	r0, [r0, #8]
  4009b0:	4b04      	ldr	r3, [pc, #16]	; (4009c4 <mxt_write_config_reg+0x44>)
  4009b2:	4798      	blx	r3
  4009b4:	3000      	adds	r0, #0
  4009b6:	bf18      	it	ne
  4009b8:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}
}
  4009ba:	4240      	negs	r0, r0
  4009bc:	b009      	add	sp, #36	; 0x24
  4009be:	f85d fb04 	ldr.w	pc, [sp], #4
  4009c2:	bf00      	nop
  4009c4:	00401d91 	.word	0x00401d91

004009c8 <mxt_is_message_pending>:
 * \param *device Pointer to mxt_device instance
 * \return Return /CHG pin status
 */
bool mxt_is_message_pending(struct mxt_device *device)
{
	if (ioport_get_pin_level(device->chgpin) == false) {
  4009c8:	6982      	ldr	r2, [r0, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4009ca:	4b07      	ldr	r3, [pc, #28]	; (4009e8 <mxt_is_message_pending+0x20>)
  4009cc:	eb03 1352 	add.w	r3, r3, r2, lsr #5
  4009d0:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4009d2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  4009d4:	f002 021f 	and.w	r2, r2, #31
  4009d8:	2301      	movs	r3, #1
  4009da:	fa03 f202 	lsl.w	r2, r3, r2
  4009de:	420a      	tst	r2, r1
		return true;
	} else {
		return false;
	}
}
  4009e0:	bf0c      	ite	eq
  4009e2:	4618      	moveq	r0, r3
  4009e4:	2000      	movne	r0, #0
  4009e6:	4770      	bx	lr
  4009e8:	00200707 	.word	0x00200707

004009ec <mxt_read_message>:
 * \param *message Pointer to mxt_message instance
 * \return Operation result status code
 */
status_code_t mxt_read_message(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
  4009ec:	b530      	push	{r4, r5, lr}
  4009ee:	b087      	sub	sp, #28
  4009f0:	4604      	mov	r4, r0
  4009f2:	460d      	mov	r5, r1
	uint16_t obj_adr = mxt_get_object_address(device,
  4009f4:	2200      	movs	r2, #0
  4009f6:	2105      	movs	r1, #5
  4009f8:	4b0d      	ldr	r3, [pc, #52]	; (400a30 <mxt_read_message+0x44>)
  4009fa:	4798      	blx	r3
			MXT_GEN_MESSAGEPROCESSOR_T5, 0);

	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4009fc:	2300      	movs	r3, #0
  4009fe:	9301      	str	r3, [sp, #4]
  400a00:	9305      	str	r3, [sp, #20]
  400a02:	f88d 0004 	strb.w	r0, [sp, #4]
  400a06:	0a00      	lsrs	r0, r0, #8
  400a08:	f88d 0005 	strb.w	r0, [sp, #5]
  400a0c:	2302      	movs	r3, #2
  400a0e:	9302      	str	r3, [sp, #8]
  400a10:	9503      	str	r5, [sp, #12]
  400a12:	2309      	movs	r3, #9
  400a14:	9304      	str	r3, [sp, #16]
  400a16:	7b23      	ldrb	r3, [r4, #12]
  400a18:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer       = message,
		.length       = MXT_TWI_MSG_SIZE_T5
	};

	/* Read information from the slave */
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400a1c:	a901      	add	r1, sp, #4
  400a1e:	68a0      	ldr	r0, [r4, #8]
  400a20:	4b04      	ldr	r3, [pc, #16]	; (400a34 <mxt_read_message+0x48>)
  400a22:	4798      	blx	r3
  400a24:	3000      	adds	r0, #0
  400a26:	bf18      	it	ne
  400a28:	2001      	movne	r0, #1
		return mxt_validate_message(&packet);
#else
		return STATUS_OK;
#endif
	}
}
  400a2a:	4240      	negs	r0, r0
  400a2c:	b007      	add	sp, #28
  400a2e:	bd30      	pop	{r4, r5, pc}
  400a30:	004008c9 	.word	0x004008c9
  400a34:	00401ce5 	.word	0x00401ce5

00400a38 <mxt_read_touch_event>:
 * \param *touch_event Pointer to mxt_touch_event instance
 * \return Operation result status code
 */
status_code_t mxt_read_touch_event(struct mxt_device *device,
		struct mxt_touch_event *touch_event)
{
  400a38:	b5f0      	push	{r4, r5, r6, r7, lr}
  400a3a:	b085      	sub	sp, #20
  400a3c:	4604      	mov	r4, r0
  400a3e:	460e      	mov	r6, r1
	uint8_t obj_type, status;
	struct mxt_conf_messageprocessor_t5 message;

	while (mxt_is_message_pending(device)) {
  400a40:	4d17      	ldr	r5, [pc, #92]	; (400aa0 <mxt_read_touch_event+0x68>)
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  400a42:	4f18      	ldr	r7, [pc, #96]	; (400aa4 <mxt_read_touch_event+0x6c>)
	while (mxt_is_message_pending(device)) {
  400a44:	4620      	mov	r0, r4
  400a46:	47a8      	blx	r5
  400a48:	b328      	cbz	r0, 400a96 <mxt_read_touch_event+0x5e>
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  400a4a:	a901      	add	r1, sp, #4
  400a4c:	4620      	mov	r0, r4
  400a4e:	47b8      	blx	r7
  400a50:	4603      	mov	r3, r0
  400a52:	bb10      	cbnz	r0, 400a9a <mxt_read_touch_event+0x62>
 * \return Operation
 */
enum mxt_object_type mxt_get_object_type(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
	return (enum mxt_object_type)(device->report_id_map[message->reportid].object_type);
  400a54:	f89d 3004 	ldrb.w	r3, [sp, #4]
  400a58:	6962      	ldr	r2, [r4, #20]
		if (obj_type == MXT_TOUCH_MULTITOUCHSCREEN_T9) {
  400a5a:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
  400a5e:	2a09      	cmp	r2, #9
  400a60:	d1f0      	bne.n	400a44 <mxt_read_touch_event+0xc>
			touch_event->id = (message.reportid -
  400a62:	7f22      	ldrb	r2, [r4, #28]
  400a64:	1a9b      	subs	r3, r3, r2
  400a66:	7033      	strb	r3, [r6, #0]
			touch_event->status = message.message[0];
  400a68:	f89d 3005 	ldrb.w	r3, [sp, #5]
  400a6c:	7073      	strb	r3, [r6, #1]
					((message.message[3] & 0xf0) >> 4);
  400a6e:	f89d 3008 	ldrb.w	r3, [sp, #8]
			touch_event->x = (message.message[1] << 4) |
  400a72:	f89d 1006 	ldrb.w	r1, [sp, #6]
					((message.message[3] & 0xf0) >> 4);
  400a76:	091a      	lsrs	r2, r3, #4
			touch_event->x = (message.message[1] << 4) |
  400a78:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  400a7c:	8072      	strh	r2, [r6, #2]
			touch_event->y = (message.message[2] << 4) |
  400a7e:	f89d 2007 	ldrb.w	r2, [sp, #7]
					(message.message[3] & 0x0f);
  400a82:	f003 030f 	and.w	r3, r3, #15
			touch_event->y = (message.message[2] << 4) |
  400a86:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  400a8a:	80b3      	strh	r3, [r6, #4]
			touch_event->size = message.message[4];
  400a8c:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400a90:	71b3      	strb	r3, [r6, #6]
			return STATUS_OK;
  400a92:	2300      	movs	r3, #0
  400a94:	e001      	b.n	400a9a <mxt_read_touch_event+0x62>
	return ERR_BAD_DATA;
  400a96:	f06f 0303 	mvn.w	r3, #3
}
  400a9a:	4618      	mov	r0, r3
  400a9c:	b005      	add	sp, #20
  400a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400aa0:	004009c9 	.word	0x004009c9
  400aa4:	004009ed 	.word	0x004009ed

00400aa8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400aa8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400aaa:	4810      	ldr	r0, [pc, #64]	; (400aec <sysclk_init+0x44>)
  400aac:	4b10      	ldr	r3, [pc, #64]	; (400af0 <sysclk_init+0x48>)
  400aae:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400ab0:	213e      	movs	r1, #62	; 0x3e
  400ab2:	2000      	movs	r0, #0
  400ab4:	4b0f      	ldr	r3, [pc, #60]	; (400af4 <sysclk_init+0x4c>)
  400ab6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400ab8:	4c0f      	ldr	r4, [pc, #60]	; (400af8 <sysclk_init+0x50>)
  400aba:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400abc:	2800      	cmp	r0, #0
  400abe:	d0fc      	beq.n	400aba <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400ac0:	4b0e      	ldr	r3, [pc, #56]	; (400afc <sysclk_init+0x54>)
  400ac2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400ac4:	4a0e      	ldr	r2, [pc, #56]	; (400b00 <sysclk_init+0x58>)
  400ac6:	4b0f      	ldr	r3, [pc, #60]	; (400b04 <sysclk_init+0x5c>)
  400ac8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400aca:	4c0f      	ldr	r4, [pc, #60]	; (400b08 <sysclk_init+0x60>)
  400acc:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400ace:	2800      	cmp	r0, #0
  400ad0:	d0fc      	beq.n	400acc <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400ad2:	2002      	movs	r0, #2
  400ad4:	4b0d      	ldr	r3, [pc, #52]	; (400b0c <sysclk_init+0x64>)
  400ad6:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400ad8:	2000      	movs	r0, #0
  400ada:	4b0d      	ldr	r3, [pc, #52]	; (400b10 <sysclk_init+0x68>)
  400adc:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400ade:	4b0d      	ldr	r3, [pc, #52]	; (400b14 <sysclk_init+0x6c>)
  400ae0:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400ae2:	480d      	ldr	r0, [pc, #52]	; (400b18 <sysclk_init+0x70>)
  400ae4:	4b02      	ldr	r3, [pc, #8]	; (400af0 <sysclk_init+0x48>)
  400ae6:	4798      	blx	r3
  400ae8:	bd10      	pop	{r4, pc}
  400aea:	bf00      	nop
  400aec:	07270e00 	.word	0x07270e00
  400af0:	0040213d 	.word	0x0040213d
  400af4:	004019e1 	.word	0x004019e1
  400af8:	00401a35 	.word	0x00401a35
  400afc:	00401a45 	.word	0x00401a45
  400b00:	20183f01 	.word	0x20183f01
  400b04:	400e0600 	.word	0x400e0600
  400b08:	00401a55 	.word	0x00401a55
  400b0c:	00401945 	.word	0x00401945
  400b10:	0040197d 	.word	0x0040197d
  400b14:	00402031 	.word	0x00402031
  400b18:	11e1a300 	.word	0x11e1a300

00400b1c <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400b1c:	b510      	push	{r4, lr}
  400b1e:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400b20:	4b10      	ldr	r3, [pc, #64]	; (400b64 <spi_master_init+0x48>)
  400b22:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400b24:	2380      	movs	r3, #128	; 0x80
  400b26:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400b28:	6863      	ldr	r3, [r4, #4]
  400b2a:	f043 0301 	orr.w	r3, r3, #1
  400b2e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400b30:	6863      	ldr	r3, [r4, #4]
  400b32:	f043 0310 	orr.w	r3, r3, #16
  400b36:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400b38:	6863      	ldr	r3, [r4, #4]
  400b3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400b3e:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400b40:	2100      	movs	r1, #0
  400b42:	4620      	mov	r0, r4
  400b44:	4b08      	ldr	r3, [pc, #32]	; (400b68 <spi_master_init+0x4c>)
  400b46:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400b48:	6863      	ldr	r3, [r4, #4]
  400b4a:	f023 0302 	bic.w	r3, r3, #2
  400b4e:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  400b50:	6863      	ldr	r3, [r4, #4]
  400b52:	f023 0304 	bic.w	r3, r3, #4
  400b56:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400b58:	2100      	movs	r1, #0
  400b5a:	4620      	mov	r0, r4
  400b5c:	4b03      	ldr	r3, [pc, #12]	; (400b6c <spi_master_init+0x50>)
  400b5e:	4798      	blx	r3
  400b60:	bd10      	pop	{r4, pc}
  400b62:	bf00      	nop
  400b64:	00401a85 	.word	0x00401a85
  400b68:	00401ab1 	.word	0x00401ab1
  400b6c:	00401ac7 	.word	0x00401ac7

00400b70 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  400b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b74:	4604      	mov	r4, r0
  400b76:	460d      	mov	r5, r1
  400b78:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  400b7a:	4915      	ldr	r1, [pc, #84]	; (400bd0 <spi_master_setup_device+0x60>)
  400b7c:	4618      	mov	r0, r3
  400b7e:	4b15      	ldr	r3, [pc, #84]	; (400bd4 <spi_master_setup_device+0x64>)
  400b80:	4798      	blx	r3
  400b82:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400b84:	2300      	movs	r3, #0
  400b86:	461a      	mov	r2, r3
  400b88:	6829      	ldr	r1, [r5, #0]
  400b8a:	4620      	mov	r0, r4
  400b8c:	f8df 805c 	ldr.w	r8, [pc, #92]	; 400bec <spi_master_setup_device+0x7c>
  400b90:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  400b92:	2208      	movs	r2, #8
  400b94:	6829      	ldr	r1, [r5, #0]
  400b96:	4620      	mov	r0, r4
  400b98:	4b0f      	ldr	r3, [pc, #60]	; (400bd8 <spi_master_setup_device+0x68>)
  400b9a:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400b9c:	b2fa      	uxtb	r2, r7
  400b9e:	6829      	ldr	r1, [r5, #0]
  400ba0:	4620      	mov	r0, r4
  400ba2:	4b0e      	ldr	r3, [pc, #56]	; (400bdc <spi_master_setup_device+0x6c>)
  400ba4:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400ba6:	2208      	movs	r2, #8
  400ba8:	6829      	ldr	r1, [r5, #0]
  400baa:	4620      	mov	r0, r4
  400bac:	4b0c      	ldr	r3, [pc, #48]	; (400be0 <spi_master_setup_device+0x70>)
  400bae:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400bb0:	0872      	lsrs	r2, r6, #1
  400bb2:	6829      	ldr	r1, [r5, #0]
  400bb4:	4620      	mov	r0, r4
  400bb6:	4b0b      	ldr	r3, [pc, #44]	; (400be4 <spi_master_setup_device+0x74>)
  400bb8:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400bba:	f086 0201 	eor.w	r2, r6, #1
  400bbe:	f002 0201 	and.w	r2, r2, #1
  400bc2:	6829      	ldr	r1, [r5, #0]
  400bc4:	4620      	mov	r0, r4
  400bc6:	4b08      	ldr	r3, [pc, #32]	; (400be8 <spi_master_setup_device+0x78>)
  400bc8:	4798      	blx	r3
  400bca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400bce:	bf00      	nop
  400bd0:	08f0d180 	.word	0x08f0d180
  400bd4:	00401ba3 	.word	0x00401ba3
  400bd8:	00401b8f 	.word	0x00401b8f
  400bdc:	00401bb9 	.word	0x00401bb9
  400be0:	00401b49 	.word	0x00401b49
  400be4:	00401b0d 	.word	0x00401b0d
  400be8:	00401b2b 	.word	0x00401b2b
  400bec:	00401be1 	.word	0x00401be1

00400bf0 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400bf0:	b508      	push	{r3, lr}
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400bf2:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400bf4:	f013 0f04 	tst.w	r3, #4
  400bf8:	d006      	beq.n	400c08 <spi_select_device+0x18>
		if (device->id < MAX_NUM_WITH_DECODER) {
  400bfa:	6809      	ldr	r1, [r1, #0]
  400bfc:	290f      	cmp	r1, #15
  400bfe:	d900      	bls.n	400c02 <spi_select_device+0x12>
  400c00:	bd08      	pop	{r3, pc}
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400c02:	4b06      	ldr	r3, [pc, #24]	; (400c1c <spi_select_device+0x2c>)
  400c04:	4798      	blx	r3
  400c06:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  400c08:	6809      	ldr	r1, [r1, #0]
  400c0a:	2903      	cmp	r1, #3
  400c0c:	d8f8      	bhi.n	400c00 <spi_select_device+0x10>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400c0e:	2301      	movs	r3, #1
  400c10:	fa03 f101 	lsl.w	r1, r3, r1
  400c14:	43c9      	mvns	r1, r1
  400c16:	4b01      	ldr	r3, [pc, #4]	; (400c1c <spi_select_device+0x2c>)
  400c18:	4798      	blx	r3
		}
	}
}
  400c1a:	e7f1      	b.n	400c00 <spi_select_device+0x10>
  400c1c:	00401ab1 	.word	0x00401ab1

00400c20 <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  400c20:	b11a      	cbz	r2, 400c2a <spi_write_packet+0xa>
{
  400c22:	b410      	push	{r4}
  400c24:	460c      	mov	r4, r1
  400c26:	4411      	add	r1, r2
  400c28:	e006      	b.n	400c38 <spi_write_packet+0x18>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  400c2a:	2000      	movs	r0, #0
  400c2c:	4770      	bx	lr
		val = data[i];
  400c2e:	f814 3b01 	ldrb.w	r3, [r4], #1
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400c32:	60c3      	str	r3, [r0, #12]
	while (len) {
  400c34:	42a1      	cmp	r1, r4
  400c36:	d00c      	beq.n	400c52 <spi_write_packet+0x32>
{
  400c38:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400c3c:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  400c3e:	f012 0f02 	tst.w	r2, #2
  400c42:	d1f4      	bne.n	400c2e <spi_write_packet+0xe>
			if (!timeout--) {
  400c44:	3b01      	subs	r3, #1
  400c46:	d1f9      	bne.n	400c3c <spi_write_packet+0x1c>
				return ERR_TIMEOUT;
  400c48:	f06f 0002 	mvn.w	r0, #2
}
  400c4c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c50:	4770      	bx	lr
	return STATUS_OK;
  400c52:	2000      	movs	r0, #0
  400c54:	e7fa      	b.n	400c4c <spi_write_packet+0x2c>

00400c56 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  400c56:	b13a      	cbz	r2, 400c68 <spi_read_packet+0x12>
{
  400c58:	b470      	push	{r4, r5, r6}
  400c5a:	4615      	mov	r5, r2
  400c5c:	460c      	mov	r4, r1
  400c5e:	440d      	add	r5, r1
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400c60:	26ff      	movs	r6, #255	; 0xff
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400c62:	f240 2101 	movw	r1, #513	; 0x201
  400c66:	e012      	b.n	400c8e <spi_read_packet+0x38>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  400c68:	2000      	movs	r0, #0
  400c6a:	4770      	bx	lr
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  400c6c:	60c6      	str	r6, [r0, #12]
		while (!spi_is_rx_ready(p_spi)) {
  400c6e:	f643 2399 	movw	r3, #15001	; 0x3a99
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  400c72:	6902      	ldr	r2, [r0, #16]
  400c74:	ea31 0202 	bics.w	r2, r1, r2
  400c78:	d004      	beq.n	400c84 <spi_read_packet+0x2e>
			if (!timeout--) {
  400c7a:	3b01      	subs	r3, #1
  400c7c:	d1f9      	bne.n	400c72 <spi_read_packet+0x1c>
				return ERR_TIMEOUT;
  400c7e:	f06f 0002 	mvn.w	r0, #2
  400c82:	e00e      	b.n	400ca2 <spi_read_packet+0x4c>
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  400c84:	6883      	ldr	r3, [r0, #8]
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(p_spi);
  400c86:	f804 3b01 	strb.w	r3, [r4], #1
	while (len) {
  400c8a:	42a5      	cmp	r5, r4
  400c8c:	d00b      	beq.n	400ca6 <spi_read_packet+0x50>
{
  400c8e:	f643 2399 	movw	r3, #15001	; 0x3a99
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  400c92:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  400c94:	f012 0f02 	tst.w	r2, #2
  400c98:	d1e8      	bne.n	400c6c <spi_read_packet+0x16>
			if (!timeout--) {
  400c9a:	3b01      	subs	r3, #1
  400c9c:	d1f9      	bne.n	400c92 <spi_read_packet+0x3c>
				return ERR_TIMEOUT;
  400c9e:	f06f 0002 	mvn.w	r0, #2
}
  400ca2:	bc70      	pop	{r4, r5, r6}
  400ca4:	4770      	bx	lr
	return STATUS_OK;
  400ca6:	2000      	movs	r0, #0
  400ca8:	e7fb      	b.n	400ca2 <spi_read_packet+0x4c>
	...

00400cac <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400cb0:	b980      	cbnz	r0, 400cd4 <_read+0x28>
  400cb2:	460c      	mov	r4, r1
  400cb4:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400cb6:	2a00      	cmp	r2, #0
  400cb8:	dd0f      	ble.n	400cda <_read+0x2e>
  400cba:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400cbc:	4e08      	ldr	r6, [pc, #32]	; (400ce0 <_read+0x34>)
  400cbe:	4d09      	ldr	r5, [pc, #36]	; (400ce4 <_read+0x38>)
  400cc0:	6830      	ldr	r0, [r6, #0]
  400cc2:	4621      	mov	r1, r4
  400cc4:	682b      	ldr	r3, [r5, #0]
  400cc6:	4798      	blx	r3
		ptr++;
  400cc8:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400cca:	42bc      	cmp	r4, r7
  400ccc:	d1f8      	bne.n	400cc0 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400cce:	4640      	mov	r0, r8
  400cd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400cd4:	f04f 38ff 	mov.w	r8, #4294967295
  400cd8:	e7f9      	b.n	400cce <_read+0x22>
	for (; len > 0; --len) {
  400cda:	4680      	mov	r8, r0
  400cdc:	e7f7      	b.n	400cce <_read+0x22>
  400cde:	bf00      	nop
  400ce0:	2040c824 	.word	0x2040c824
  400ce4:	2040c81c 	.word	0x2040c81c

00400ce8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400ce8:	3801      	subs	r0, #1
  400cea:	2802      	cmp	r0, #2
  400cec:	d815      	bhi.n	400d1a <_write+0x32>
{
  400cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400cf2:	460e      	mov	r6, r1
  400cf4:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400cf6:	b19a      	cbz	r2, 400d20 <_write+0x38>
  400cf8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400cfa:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400d34 <_write+0x4c>
  400cfe:	4f0c      	ldr	r7, [pc, #48]	; (400d30 <_write+0x48>)
  400d00:	f8d8 0000 	ldr.w	r0, [r8]
  400d04:	f815 1b01 	ldrb.w	r1, [r5], #1
  400d08:	683b      	ldr	r3, [r7, #0]
  400d0a:	4798      	blx	r3
  400d0c:	2800      	cmp	r0, #0
  400d0e:	db0a      	blt.n	400d26 <_write+0x3e>
  400d10:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400d12:	3c01      	subs	r4, #1
  400d14:	d1f4      	bne.n	400d00 <_write+0x18>
  400d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400d1a:	f04f 30ff 	mov.w	r0, #4294967295
  400d1e:	4770      	bx	lr
	for (; len != 0; --len) {
  400d20:	4610      	mov	r0, r2
  400d22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400d26:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400d2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d2e:	bf00      	nop
  400d30:	2040c820 	.word	0x2040c820
  400d34:	2040c824 	.word	0x2040c824

00400d38 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400d3c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d40:	4b9e      	ldr	r3, [pc, #632]	; (400fbc <board_init+0x284>)
  400d42:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  400d44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400d48:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400d4c:	4b9c      	ldr	r3, [pc, #624]	; (400fc0 <board_init+0x288>)
  400d4e:	2200      	movs	r2, #0
  400d50:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400d54:	695a      	ldr	r2, [r3, #20]
  400d56:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400d5a:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400d5c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400d60:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400d64:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400d68:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400d6c:	f007 0007 	and.w	r0, r7, #7
  400d70:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400d72:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400d76:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400d7a:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400d7e:	f3bf 8f4f 	dsb	sy
  400d82:	f04f 34ff 	mov.w	r4, #4294967295
  400d86:	fa04 fc00 	lsl.w	ip, r4, r0
  400d8a:	fa06 f000 	lsl.w	r0, r6, r0
  400d8e:	fa04 f40e 	lsl.w	r4, r4, lr
  400d92:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400d96:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400d98:	463a      	mov	r2, r7
  400d9a:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400d9c:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400da0:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400da4:	3a01      	subs	r2, #1
  400da6:	4423      	add	r3, r4
  400da8:	f1b2 3fff 	cmp.w	r2, #4294967295
  400dac:	d1f6      	bne.n	400d9c <board_init+0x64>
        } while(sets--);
  400dae:	3e01      	subs	r6, #1
  400db0:	4460      	add	r0, ip
  400db2:	f1b6 3fff 	cmp.w	r6, #4294967295
  400db6:	d1ef      	bne.n	400d98 <board_init+0x60>
  400db8:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400dbc:	4b80      	ldr	r3, [pc, #512]	; (400fc0 <board_init+0x288>)
  400dbe:	695a      	ldr	r2, [r3, #20]
  400dc0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400dc4:	615a      	str	r2, [r3, #20]
  400dc6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400dca:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400dce:	4a7d      	ldr	r2, [pc, #500]	; (400fc4 <board_init+0x28c>)
  400dd0:	497d      	ldr	r1, [pc, #500]	; (400fc8 <board_init+0x290>)
  400dd2:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400dd4:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400dd8:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400dda:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400dde:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400de2:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400de6:	f022 0201 	bic.w	r2, r2, #1
  400dea:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400dee:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400df2:	f022 0201 	bic.w	r2, r2, #1
  400df6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400dfa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400dfe:	f3bf 8f6f 	isb	sy
  400e02:	200a      	movs	r0, #10
  400e04:	4c71      	ldr	r4, [pc, #452]	; (400fcc <board_init+0x294>)
  400e06:	47a0      	blx	r4
  400e08:	200b      	movs	r0, #11
  400e0a:	47a0      	blx	r4
  400e0c:	200c      	movs	r0, #12
  400e0e:	47a0      	blx	r4
  400e10:	2010      	movs	r0, #16
  400e12:	47a0      	blx	r4
  400e14:	2011      	movs	r0, #17
  400e16:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400e18:	4e6d      	ldr	r6, [pc, #436]	; (400fd0 <board_init+0x298>)
  400e1a:	f44f 7880 	mov.w	r8, #256	; 0x100
  400e1e:	f8c6 8010 	str.w	r8, [r6, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e22:	f8c6 80a0 	str.w	r8, [r6, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e26:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400e2a:	4c6a      	ldr	r4, [pc, #424]	; (400fd4 <board_init+0x29c>)
  400e2c:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400e30:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e32:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  400e36:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400e38:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400e3c:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  400e3e:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  400e40:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400e44:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400e46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400e4a:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400e4c:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400e4e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400e52:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400e54:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400e58:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400e5c:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400e60:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  400e64:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400e66:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400e6a:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400e6c:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400e6e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400e72:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400e74:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400e78:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400e7a:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400e7c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400e80:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400e82:	6063      	str	r3, [r4, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400e84:	4a54      	ldr	r2, [pc, #336]	; (400fd8 <board_init+0x2a0>)
  400e86:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400e8a:	f043 0310 	orr.w	r3, r3, #16
  400e8e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400e92:	f502 22b2 	add.w	r2, r2, #364544	; 0x59000
  400e96:	2310      	movs	r3, #16
  400e98:	6613      	str	r3, [r2, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400e9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  400e9e:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ea0:	6253      	str	r3, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400ea2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400ea6:	6f11      	ldr	r1, [r2, #112]	; 0x70
  400ea8:	4319      	orrs	r1, r3
  400eaa:	6711      	str	r1, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400eac:	6f51      	ldr	r1, [r2, #116]	; 0x74
  400eae:	4319      	orrs	r1, r3
  400eb0:	6751      	str	r1, [r2, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400eb2:	6053      	str	r3, [r2, #4]
		base->PIO_PUDR = mask;
  400eb4:	2208      	movs	r2, #8
  400eb6:	6622      	str	r2, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400eb8:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ebc:	6562      	str	r2, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ebe:	6262      	str	r2, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400ec0:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400ec4:	6f21      	ldr	r1, [r4, #112]	; 0x70
  400ec6:	f021 0108 	bic.w	r1, r1, #8
  400eca:	6721      	str	r1, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400ecc:	6f61      	ldr	r1, [r4, #116]	; 0x74
  400ece:	f021 0108 	bic.w	r1, r1, #8
  400ed2:	6761      	str	r1, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ed4:	6062      	str	r2, [r4, #4]
		base->PIO_PUDR = mask;
  400ed6:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400ed8:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400edc:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ede:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400ee0:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400ee4:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400ee6:	f022 0210 	bic.w	r2, r2, #16
  400eea:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400eec:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400eee:	f022 0210 	bic.w	r2, r2, #16
  400ef2:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ef4:	6063      	str	r3, [r4, #4]
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  400ef6:	2300      	movs	r3, #0
  400ef8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400efc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400f00:	4630      	mov	r0, r6
  400f02:	4f36      	ldr	r7, [pc, #216]	; (400fdc <board_init+0x2a4>)
  400f04:	47b8      	blx	r7
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  400f06:	2300      	movs	r3, #0
  400f08:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400f0c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400f10:	4630      	mov	r0, r6
  400f12:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  400f14:	2301      	movs	r3, #1
  400f16:	22ff      	movs	r2, #255	; 0xff
  400f18:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f1c:	4630      	mov	r0, r6
  400f1e:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  400f20:	2301      	movs	r3, #1
  400f22:	223f      	movs	r2, #63	; 0x3f
  400f24:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f28:	482d      	ldr	r0, [pc, #180]	; (400fe0 <board_init+0x2a8>)
  400f2a:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  400f2c:	2301      	movs	r3, #1
  400f2e:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  400f32:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f36:	4620      	mov	r0, r4
  400f38:	47b8      	blx	r7
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  400f3a:	2301      	movs	r3, #1
  400f3c:	4642      	mov	r2, r8
  400f3e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f42:	4630      	mov	r0, r6
  400f44:	47b8      	blx	r7
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  400f46:	2301      	movs	r3, #1
  400f48:	462a      	mov	r2, r5
  400f4a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f4e:	4630      	mov	r0, r6
  400f50:	47b8      	blx	r7
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  400f52:	2301      	movs	r3, #1
  400f54:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400f58:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f5c:	4821      	ldr	r0, [pc, #132]	; (400fe4 <board_init+0x2ac>)
  400f5e:	47b8      	blx	r7
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  400f60:	2300      	movs	r3, #0
  400f62:	f44f 7200 	mov.w	r2, #512	; 0x200
  400f66:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f6a:	4630      	mov	r0, r6
  400f6c:	47b8      	blx	r7
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  400f6e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400f72:	4630      	mov	r0, r6
  400f74:	4b1c      	ldr	r3, [pc, #112]	; (400fe8 <board_init+0x2b0>)
  400f76:	4798      	blx	r3
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on SPI*/
	pio_configure_pin(LCD_SPI_MISO_PIO, LCD_SPI_MISO_FLAGS);
  400f78:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f7c:	2074      	movs	r0, #116	; 0x74
  400f7e:	4c1b      	ldr	r4, [pc, #108]	; (400fec <board_init+0x2b4>)
  400f80:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_MOSI_PIO, LCD_SPI_MOSI_FLAGS);
  400f82:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f86:	2075      	movs	r0, #117	; 0x75
  400f88:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_SPCK_PIO, LCD_SPI_SPCK_FLAGS);
  400f8a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f8e:	2076      	movs	r0, #118	; 0x76
  400f90:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_NPCS_PIO, LCD_SPI_NPCS_FLAGS);
  400f92:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f96:	207b      	movs	r0, #123	; 0x7b
  400f98:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_RESET_PIO, LCD_SPI_RESET_FLAGS);
  400f9a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400f9e:	2018      	movs	r0, #24
  400fa0:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
  400fa2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400fa6:	2006      	movs	r0, #6
  400fa8:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
  400faa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400fae:	2053      	movs	r0, #83	; 0x53
  400fb0:	47a0      	blx	r4
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);
  400fb2:	2053      	movs	r0, #83	; 0x53
  400fb4:	4b0e      	ldr	r3, [pc, #56]	; (400ff0 <board_init+0x2b8>)
  400fb6:	4798      	blx	r3
  400fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400fbc:	400e1850 	.word	0x400e1850
  400fc0:	e000ed00 	.word	0xe000ed00
  400fc4:	400e0c00 	.word	0x400e0c00
  400fc8:	5a00080c 	.word	0x5a00080c
  400fcc:	00401a65 	.word	0x00401a65
  400fd0:	400e1200 	.word	0x400e1200
  400fd4:	400e0e00 	.word	0x400e0e00
  400fd8:	40088000 	.word	0x40088000
  400fdc:	00401691 	.word	0x00401691
  400fe0:	400e1600 	.word	0x400e1600
  400fe4:	400e1400 	.word	0x400e1400
  400fe8:	0040159d 	.word	0x0040159d
  400fec:	00401761 	.word	0x00401761
  400ff0:	00401729 	.word	0x00401729

00400ff4 <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400ff4:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  400ff6:	6804      	ldr	r4, [r0, #0]
  400ff8:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  400ffc:	d302      	bcc.n	401004 <ili9488_check_box_coordinates+0x10>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  400ffe:	f240 143f 	movw	r4, #319	; 0x13f
  401002:	6004      	str	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  401004:	6814      	ldr	r4, [r2, #0]
  401006:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  40100a:	d302      	bcc.n	401012 <ili9488_check_box_coordinates+0x1e>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  40100c:	f240 143f 	movw	r4, #319	; 0x13f
  401010:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  401012:	680c      	ldr	r4, [r1, #0]
  401014:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  401018:	d302      	bcc.n	401020 <ili9488_check_box_coordinates+0x2c>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  40101a:	f240 14df 	movw	r4, #479	; 0x1df
  40101e:	600c      	str	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  401020:	681c      	ldr	r4, [r3, #0]
  401022:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  401026:	d302      	bcc.n	40102e <ili9488_check_box_coordinates+0x3a>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  401028:	f240 14df 	movw	r4, #479	; 0x1df
  40102c:	601c      	str	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  40102e:	6804      	ldr	r4, [r0, #0]
  401030:	6815      	ldr	r5, [r2, #0]
  401032:	42ac      	cmp	r4, r5
  401034:	d901      	bls.n	40103a <ili9488_check_box_coordinates+0x46>
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  401036:	6005      	str	r5, [r0, #0]
		*p_ul_x2 = dw;
  401038:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  40103a:	680a      	ldr	r2, [r1, #0]
  40103c:	6818      	ldr	r0, [r3, #0]
  40103e:	4282      	cmp	r2, r0
  401040:	d901      	bls.n	401046 <ili9488_check_box_coordinates+0x52>
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  401042:	6008      	str	r0, [r1, #0]
		*p_ul_y2 = dw;
  401044:	601a      	str	r2, [r3, #0]
	}
}
  401046:	bc30      	pop	{r4, r5}
  401048:	4770      	bx	lr
	...

0040104c <ili9488_write_ram_prepare>:
{
  40104c:	b510      	push	{r4, lr}
  40104e:	b082      	sub	sp, #8
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  401050:	2006      	movs	r0, #6
  401052:	4b0a      	ldr	r3, [pc, #40]	; (40107c <ili9488_write_ram_prepare+0x30>)
  401054:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  401056:	2300      	movs	r3, #0
  401058:	2203      	movs	r2, #3
  40105a:	212c      	movs	r1, #44	; 0x2c
  40105c:	4808      	ldr	r0, [pc, #32]	; (401080 <ili9488_write_ram_prepare+0x34>)
  40105e:	4c09      	ldr	r4, [pc, #36]	; (401084 <ili9488_write_ram_prepare+0x38>)
  401060:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  401062:	2300      	movs	r3, #0
  401064:	9301      	str	r3, [sp, #4]
  401066:	9b01      	ldr	r3, [sp, #4]
  401068:	2bfe      	cmp	r3, #254	; 0xfe
  40106a:	d805      	bhi.n	401078 <ili9488_write_ram_prepare+0x2c>
  40106c:	9b01      	ldr	r3, [sp, #4]
  40106e:	3301      	adds	r3, #1
  401070:	9301      	str	r3, [sp, #4]
  401072:	9b01      	ldr	r3, [sp, #4]
  401074:	2bfe      	cmp	r3, #254	; 0xfe
  401076:	d9f9      	bls.n	40106c <ili9488_write_ram_prepare+0x20>
}
  401078:	b002      	add	sp, #8
  40107a:	bd10      	pop	{r4, pc}
  40107c:	00401745 	.word	0x00401745
  401080:	40008000 	.word	0x40008000
  401084:	00401ad9 	.word	0x00401ad9

00401088 <ili9488_write_register>:
{
  401088:	b570      	push	{r4, r5, r6, lr}
  40108a:	b082      	sub	sp, #8
  40108c:	4605      	mov	r5, r0
  40108e:	460e      	mov	r6, r1
  401090:	4614      	mov	r4, r2
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  401092:	2006      	movs	r0, #6
  401094:	4b14      	ldr	r3, [pc, #80]	; (4010e8 <ili9488_write_register+0x60>)
  401096:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  401098:	2300      	movs	r3, #0
  40109a:	2203      	movs	r2, #3
  40109c:	4629      	mov	r1, r5
  40109e:	4813      	ldr	r0, [pc, #76]	; (4010ec <ili9488_write_register+0x64>)
  4010a0:	4d13      	ldr	r5, [pc, #76]	; (4010f0 <ili9488_write_register+0x68>)
  4010a2:	47a8      	blx	r5
	for(i = 0; i < 0xFF; i++);
  4010a4:	2300      	movs	r3, #0
  4010a6:	9301      	str	r3, [sp, #4]
  4010a8:	9b01      	ldr	r3, [sp, #4]
  4010aa:	2bfe      	cmp	r3, #254	; 0xfe
  4010ac:	d805      	bhi.n	4010ba <ili9488_write_register+0x32>
  4010ae:	9b01      	ldr	r3, [sp, #4]
  4010b0:	3301      	adds	r3, #1
  4010b2:	9301      	str	r3, [sp, #4]
  4010b4:	9b01      	ldr	r3, [sp, #4]
  4010b6:	2bfe      	cmp	r3, #254	; 0xfe
  4010b8:	d9f9      	bls.n	4010ae <ili9488_write_register+0x26>
	if(size > 0) {
  4010ba:	b90c      	cbnz	r4, 4010c0 <ili9488_write_register+0x38>
}
  4010bc:	b002      	add	sp, #8
  4010be:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  4010c0:	2006      	movs	r0, #6
  4010c2:	4b0c      	ldr	r3, [pc, #48]	; (4010f4 <ili9488_write_register+0x6c>)
  4010c4:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  4010c6:	4622      	mov	r2, r4
  4010c8:	4631      	mov	r1, r6
  4010ca:	4808      	ldr	r0, [pc, #32]	; (4010ec <ili9488_write_register+0x64>)
  4010cc:	4b0a      	ldr	r3, [pc, #40]	; (4010f8 <ili9488_write_register+0x70>)
  4010ce:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  4010d0:	2300      	movs	r3, #0
  4010d2:	9301      	str	r3, [sp, #4]
  4010d4:	9b01      	ldr	r3, [sp, #4]
  4010d6:	2b5e      	cmp	r3, #94	; 0x5e
  4010d8:	d8f0      	bhi.n	4010bc <ili9488_write_register+0x34>
  4010da:	9b01      	ldr	r3, [sp, #4]
  4010dc:	3301      	adds	r3, #1
  4010de:	9301      	str	r3, [sp, #4]
  4010e0:	9b01      	ldr	r3, [sp, #4]
  4010e2:	2b5e      	cmp	r3, #94	; 0x5e
  4010e4:	d9f9      	bls.n	4010da <ili9488_write_register+0x52>
  4010e6:	e7e9      	b.n	4010bc <ili9488_write_register+0x34>
  4010e8:	00401745 	.word	0x00401745
  4010ec:	40008000 	.word	0x40008000
  4010f0:	00401ad9 	.word	0x00401ad9
  4010f4:	00401729 	.word	0x00401729
  4010f8:	00400c21 	.word	0x00400c21

004010fc <ili9488_write_ram_buffer>:
{
  4010fc:	b530      	push	{r4, r5, lr}
  4010fe:	b083      	sub	sp, #12
  401100:	4604      	mov	r4, r0
  401102:	460d      	mov	r5, r1
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  401104:	2006      	movs	r0, #6
  401106:	4b0a      	ldr	r3, [pc, #40]	; (401130 <ili9488_write_ram_buffer+0x34>)
  401108:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  40110a:	462a      	mov	r2, r5
  40110c:	4621      	mov	r1, r4
  40110e:	4809      	ldr	r0, [pc, #36]	; (401134 <ili9488_write_ram_buffer+0x38>)
  401110:	4b09      	ldr	r3, [pc, #36]	; (401138 <ili9488_write_ram_buffer+0x3c>)
  401112:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  401114:	2300      	movs	r3, #0
  401116:	9301      	str	r3, [sp, #4]
  401118:	9b01      	ldr	r3, [sp, #4]
  40111a:	2bfe      	cmp	r3, #254	; 0xfe
  40111c:	d805      	bhi.n	40112a <ili9488_write_ram_buffer+0x2e>
  40111e:	9b01      	ldr	r3, [sp, #4]
  401120:	3301      	adds	r3, #1
  401122:	9301      	str	r3, [sp, #4]
  401124:	9b01      	ldr	r3, [sp, #4]
  401126:	2bfe      	cmp	r3, #254	; 0xfe
  401128:	d9f9      	bls.n	40111e <ili9488_write_ram_buffer+0x22>
}
  40112a:	b003      	add	sp, #12
  40112c:	bd30      	pop	{r4, r5, pc}
  40112e:	bf00      	nop
  401130:	00401729 	.word	0x00401729
  401134:	40008000 	.word	0x40008000
  401138:	00400c21 	.word	0x00400c21

0040113c <ili9488_delay>:
	for(i = 0; i < ul_ms; i++) {
  40113c:	4601      	mov	r1, r0
  40113e:	b130      	cbz	r0, 40114e <ili9488_delay+0x12>
  401140:	4a03      	ldr	r2, [pc, #12]	; (401150 <ili9488_delay+0x14>)
{
  401142:	4b04      	ldr	r3, [pc, #16]	; (401154 <ili9488_delay+0x18>)
		for(i = 0; i < 100000; i++) {
  401144:	3b01      	subs	r3, #1
  401146:	d1fd      	bne.n	401144 <ili9488_delay+0x8>
	for(i = 0; i < ul_ms; i++) {
  401148:	4291      	cmp	r1, r2
  40114a:	d8fa      	bhi.n	401142 <ili9488_delay+0x6>
  40114c:	4770      	bx	lr
  40114e:	4770      	bx	lr
  401150:	000186a1 	.word	0x000186a1
  401154:	000186a0 	.word	0x000186a0

00401158 <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  401158:	b500      	push	{lr}
  40115a:	b083      	sub	sp, #12
	ili9488_color_t value;
	if(direction) {
  40115c:	b958      	cbnz	r0, 401176 <ili9488_set_display_direction+0x1e>
		value = 0xE8;
	} else {
		value = 0x48;
  40115e:	2348      	movs	r3, #72	; 0x48
  401160:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  401164:	2201      	movs	r2, #1
  401166:	f10d 0107 	add.w	r1, sp, #7
  40116a:	2036      	movs	r0, #54	; 0x36
  40116c:	4b04      	ldr	r3, [pc, #16]	; (401180 <ili9488_set_display_direction+0x28>)
  40116e:	4798      	blx	r3
}
  401170:	b003      	add	sp, #12
  401172:	f85d fb04 	ldr.w	pc, [sp], #4
		value = 0xE8;
  401176:	23e8      	movs	r3, #232	; 0xe8
  401178:	f88d 3007 	strb.w	r3, [sp, #7]
  40117c:	e7f2      	b.n	401164 <ili9488_set_display_direction+0xc>
  40117e:	bf00      	nop
  401180:	00401089 	.word	0x00401089

00401184 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  401184:	b510      	push	{r4, lr}
  401186:	b084      	sub	sp, #16
	uint32_t cnt = 0;
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	col_start  =  x ;
  401188:	f8ad 000e 	strh.w	r0, [sp, #14]
	col_end    =  width + x - 1;
  40118c:	3a01      	subs	r2, #1
  40118e:	4402      	add	r2, r0
  401190:	f8ad 200c 	strh.w	r2, [sp, #12]

	row_start = y ;
  401194:	f8ad 100a 	strh.w	r1, [sp, #10]
	row_end   = height + y - 1;
  401198:	3b01      	subs	r3, #1
  40119a:	4419      	add	r1, r3
  40119c:	f8ad 1008 	strh.w	r1, [sp, #8]

	buf[0] = get_8b_to_16b(col_start);
  4011a0:	0a03      	lsrs	r3, r0, #8
  4011a2:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(col_start);
  4011a6:	f88d 0005 	strb.w	r0, [sp, #5]
	buf[2] = get_8b_to_16b(col_end);
  4011aa:	f3c2 2307 	ubfx	r3, r2, #8, #8
  4011ae:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(col_end);
  4011b2:	f88d 2007 	strb.w	r2, [sp, #7]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  4011b6:	2204      	movs	r2, #4
  4011b8:	eb0d 0102 	add.w	r1, sp, r2
  4011bc:	202a      	movs	r0, #42	; 0x2a
  4011be:	4c10      	ldr	r4, [pc, #64]	; (401200 <ili9488_set_window+0x7c>)
  4011c0:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  4011c2:	2200      	movs	r2, #0
  4011c4:	4611      	mov	r1, r2
  4011c6:	4610      	mov	r0, r2
  4011c8:	47a0      	blx	r4

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  4011ca:	f89d 300b 	ldrb.w	r3, [sp, #11]
  4011ce:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(row_start);
  4011d2:	f89d 300a 	ldrb.w	r3, [sp, #10]
  4011d6:	f88d 3005 	strb.w	r3, [sp, #5]
	buf[2] = get_8b_to_16b(row_end);
  4011da:	f89d 3009 	ldrb.w	r3, [sp, #9]
  4011de:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(row_end);
  4011e2:	f89d 3008 	ldrb.w	r3, [sp, #8]
  4011e6:	f88d 3007 	strb.w	r3, [sp, #7]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  4011ea:	2204      	movs	r2, #4
  4011ec:	eb0d 0102 	add.w	r1, sp, r2
  4011f0:	202b      	movs	r0, #43	; 0x2b
  4011f2:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  4011f4:	2200      	movs	r2, #0
  4011f6:	4611      	mov	r1, r2
  4011f8:	4610      	mov	r0, r2
  4011fa:	47a0      	blx	r4
}
  4011fc:	b004      	add	sp, #16
  4011fe:	bd10      	pop	{r4, pc}
  401200:	00401089 	.word	0x00401089

00401204 <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  401204:	b508      	push	{r3, lr}
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  401206:	2200      	movs	r2, #0
  401208:	4611      	mov	r1, r2
  40120a:	2029      	movs	r0, #41	; 0x29
  40120c:	4b01      	ldr	r3, [pc, #4]	; (401214 <ili9488_display_on+0x10>)
  40120e:	4798      	blx	r3
  401210:	bd08      	pop	{r3, pc}
  401212:	bf00      	nop
  401214:	00401089 	.word	0x00401089

00401218 <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  401218:	b410      	push	{r4}
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  40121a:	f3c0 4407 	ubfx	r4, r0, #16, #8
		g_ul_pixel_cache[i++] = ul_color>>8;
  40121e:	f3c0 2107 	ubfx	r1, r0, #8, #8
  401222:	4b06      	ldr	r3, [pc, #24]	; (40123c <ili9488_set_foreground_color+0x24>)
  401224:	f503 7270 	add.w	r2, r3, #960	; 0x3c0
		g_ul_pixel_cache[i++] = ul_color>>16;
  401228:	701c      	strb	r4, [r3, #0]
		g_ul_pixel_cache[i++] = ul_color>>8;
  40122a:	7059      	strb	r1, [r3, #1]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  40122c:	7098      	strb	r0, [r3, #2]
  40122e:	3303      	adds	r3, #3
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  401230:	4293      	cmp	r3, r2
  401232:	d1f9      	bne.n	401228 <ili9488_set_foreground_color+0x10>
	}
#endif
}
  401234:	f85d 4b04 	ldr.w	r4, [sp], #4
  401238:	4770      	bx	lr
  40123a:	bf00      	nop
  40123c:	204009dc 	.word	0x204009dc

00401240 <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  401240:	b510      	push	{r4, lr}
  401242:	b084      	sub	sp, #16
  401244:	f8ad 0006 	strh.w	r0, [sp, #6]
  401248:	f8ad 1004 	strh.w	r1, [sp, #4]
	uint32_t cnt = 0;

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	buf[0] = get_8b_to_16b(x);
  40124c:	0a03      	lsrs	r3, r0, #8
  40124e:	f88d 300c 	strb.w	r3, [sp, #12]
	buf[1] = get_0b_to_8b(x);
  401252:	b2c0      	uxtb	r0, r0
  401254:	f88d 000d 	strb.w	r0, [sp, #13]
	buf[2] = get_8b_to_16b(x);
  401258:	f88d 300e 	strb.w	r3, [sp, #14]
	buf[3] = get_0b_to_8b(x);
  40125c:	f88d 000f 	strb.w	r0, [sp, #15]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  401260:	2204      	movs	r2, #4
  401262:	a903      	add	r1, sp, #12
  401264:	202a      	movs	r0, #42	; 0x2a
  401266:	4c0e      	ldr	r4, [pc, #56]	; (4012a0 <ili9488_set_cursor_position+0x60>)
  401268:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  40126a:	2200      	movs	r2, #0
  40126c:	4611      	mov	r1, r2
  40126e:	4610      	mov	r0, r2
  401270:	47a0      	blx	r4


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  401272:	f89d 2005 	ldrb.w	r2, [sp, #5]
  401276:	f88d 200c 	strb.w	r2, [sp, #12]
	buf[1] = get_0b_to_8b(y);
  40127a:	f89d 3004 	ldrb.w	r3, [sp, #4]
  40127e:	f88d 300d 	strb.w	r3, [sp, #13]
	buf[2] = get_8b_to_16b(y);
  401282:	f88d 200e 	strb.w	r2, [sp, #14]
	buf[3] = get_0b_to_8b(y);
  401286:	f88d 300f 	strb.w	r3, [sp, #15]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  40128a:	2204      	movs	r2, #4
  40128c:	a903      	add	r1, sp, #12
  40128e:	202b      	movs	r0, #43	; 0x2b
  401290:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  401292:	2200      	movs	r2, #0
  401294:	4611      	mov	r1, r2
  401296:	4610      	mov	r0, r2
  401298:	47a0      	blx	r4
}
  40129a:	b004      	add	sp, #16
  40129c:	bd10      	pop	{r4, pc}
  40129e:	bf00      	nop
  4012a0:	00401089 	.word	0x00401089

004012a4 <ili9488_init>:
{
  4012a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4012a8:	b087      	sub	sp, #28
  4012aa:	4681      	mov	r9, r0
	struct spi_device ILI9488_SPI_DEVICE = {
  4012ac:	2703      	movs	r7, #3
  4012ae:	ae06      	add	r6, sp, #24
  4012b0:	f846 7d08 	str.w	r7, [r6, #-8]!
	spi_master_init(BOARD_ILI9488_SPI);
  4012b4:	4d5d      	ldr	r5, [pc, #372]	; (40142c <ili9488_init+0x188>)
  4012b6:	4628      	mov	r0, r5
  4012b8:	4b5d      	ldr	r3, [pc, #372]	; (401430 <ili9488_init+0x18c>)
  4012ba:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  4012bc:	2400      	movs	r4, #0
  4012be:	9400      	str	r4, [sp, #0]
  4012c0:	4b5c      	ldr	r3, [pc, #368]	; (401434 <ili9488_init+0x190>)
  4012c2:	463a      	mov	r2, r7
  4012c4:	4631      	mov	r1, r6
  4012c6:	4628      	mov	r0, r5
  4012c8:	f8df 8198 	ldr.w	r8, [pc, #408]	; 401464 <ili9488_init+0x1c0>
  4012cc:	47c0      	blx	r8
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  4012ce:	4622      	mov	r2, r4
  4012d0:	4639      	mov	r1, r7
  4012d2:	4628      	mov	r0, r5
  4012d4:	4b58      	ldr	r3, [pc, #352]	; (401438 <ili9488_init+0x194>)
  4012d6:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  4012d8:	4631      	mov	r1, r6
  4012da:	4628      	mov	r0, r5
  4012dc:	4b57      	ldr	r3, [pc, #348]	; (40143c <ili9488_init+0x198>)
  4012de:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4012e0:	2001      	movs	r0, #1
  4012e2:	6028      	str	r0, [r5, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  4012e4:	6168      	str	r0, [r5, #20]
	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  4012e6:	4622      	mov	r2, r4
  4012e8:	4621      	mov	r1, r4
  4012ea:	4e55      	ldr	r6, [pc, #340]	; (401440 <ili9488_init+0x19c>)
  4012ec:	47b0      	blx	r6
	ili9488_delay(200);
  4012ee:	20c8      	movs	r0, #200	; 0xc8
  4012f0:	4d54      	ldr	r5, [pc, #336]	; (401444 <ili9488_init+0x1a0>)
  4012f2:	47a8      	blx	r5
	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  4012f4:	4622      	mov	r2, r4
  4012f6:	4621      	mov	r1, r4
  4012f8:	2011      	movs	r0, #17
  4012fa:	47b0      	blx	r6
	ili9488_delay(200);
  4012fc:	20c8      	movs	r0, #200	; 0xc8
  4012fe:	47a8      	blx	r5
	reg = 0x81;
  401300:	2381      	movs	r3, #129	; 0x81
  401302:	f88d 300a 	strb.w	r3, [sp, #10]
	param = 0x0;
  401306:	f88d 400b 	strb.w	r4, [sp, #11]
  40130a:	2610      	movs	r6, #16
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  40130c:	f04f 0801 	mov.w	r8, #1
  401310:	4f4b      	ldr	r7, [pc, #300]	; (401440 <ili9488_init+0x19c>)
		for(j = 0; j < 0xFF; j++);
  401312:	4625      	mov	r5, r4
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  401314:	4642      	mov	r2, r8
  401316:	f10d 010a 	add.w	r1, sp, #10
  40131a:	20fb      	movs	r0, #251	; 0xfb
  40131c:	47b8      	blx	r7
		reg++;
  40131e:	f89d 300a 	ldrb.w	r3, [sp, #10]
  401322:	3301      	adds	r3, #1
  401324:	f88d 300a 	strb.w	r3, [sp, #10]
		for(j = 0; j < 0xFF; j++);
  401328:	9503      	str	r5, [sp, #12]
  40132a:	9b03      	ldr	r3, [sp, #12]
  40132c:	2bfe      	cmp	r3, #254	; 0xfe
  40132e:	d805      	bhi.n	40133c <ili9488_init+0x98>
  401330:	9b03      	ldr	r3, [sp, #12]
  401332:	3301      	adds	r3, #1
  401334:	9303      	str	r3, [sp, #12]
  401336:	9b03      	ldr	r3, [sp, #12]
  401338:	2bfe      	cmp	r3, #254	; 0xfe
  40133a:	d9f9      	bls.n	401330 <ili9488_init+0x8c>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  40133c:	462a      	mov	r2, r5
  40133e:	4629      	mov	r1, r5
  401340:	20d3      	movs	r0, #211	; 0xd3
  401342:	47b8      	blx	r7
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  401344:	2006      	movs	r0, #6
  401346:	4b40      	ldr	r3, [pc, #256]	; (401448 <ili9488_init+0x1a4>)
  401348:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  40134a:	4642      	mov	r2, r8
  40134c:	f10d 0109 	add.w	r1, sp, #9
  401350:	4836      	ldr	r0, [pc, #216]	; (40142c <ili9488_init+0x188>)
  401352:	4b3e      	ldr	r3, [pc, #248]	; (40144c <ili9488_init+0x1a8>)
  401354:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  401356:	9503      	str	r5, [sp, #12]
  401358:	9b03      	ldr	r3, [sp, #12]
  40135a:	2bfe      	cmp	r3, #254	; 0xfe
  40135c:	d805      	bhi.n	40136a <ili9488_init+0xc6>
  40135e:	9b03      	ldr	r3, [sp, #12]
  401360:	3301      	adds	r3, #1
  401362:	9303      	str	r3, [sp, #12]
  401364:	9b03      	ldr	r3, [sp, #12]
  401366:	2bfe      	cmp	r3, #254	; 0xfe
  401368:	d9f9      	bls.n	40135e <ili9488_init+0xba>
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  40136a:	f89d 3009 	ldrb.w	r3, [sp, #9]
  40136e:	40b3      	lsls	r3, r6
  401370:	431c      	orrs	r4, r3
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  401372:	4642      	mov	r2, r8
  401374:	f10d 010b 	add.w	r1, sp, #11
  401378:	20fb      	movs	r0, #251	; 0xfb
  40137a:	47b8      	blx	r7
		for(j = 0; j < 0xFFF; j++);
  40137c:	9503      	str	r5, [sp, #12]
  40137e:	9a03      	ldr	r2, [sp, #12]
  401380:	f640 73fe 	movw	r3, #4094	; 0xffe
  401384:	429a      	cmp	r2, r3
  401386:	d806      	bhi.n	401396 <ili9488_init+0xf2>
  401388:	461a      	mov	r2, r3
  40138a:	9b03      	ldr	r3, [sp, #12]
  40138c:	3301      	adds	r3, #1
  40138e:	9303      	str	r3, [sp, #12]
  401390:	9b03      	ldr	r3, [sp, #12]
  401392:	4293      	cmp	r3, r2
  401394:	d9f9      	bls.n	40138a <ili9488_init+0xe6>
  401396:	3e08      	subs	r6, #8
	for (i = 3; i > 0; i--) {
  401398:	f116 0f08 	cmn.w	r6, #8
  40139c:	d1ba      	bne.n	401314 <ili9488_init+0x70>
	if (chipid != ILI9488_DEVICE_CODE) {
  40139e:	f249 4388 	movw	r3, #38024	; 0x9488
  4013a2:	429c      	cmp	r4, r3
  4013a4:	d003      	beq.n	4013ae <ili9488_init+0x10a>
		return 1;
  4013a6:	2001      	movs	r0, #1
}
  4013a8:	b007      	add	sp, #28
  4013aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	param = 0x48;
  4013ae:	ad06      	add	r5, sp, #24
  4013b0:	2348      	movs	r3, #72	; 0x48
  4013b2:	f805 3d01 	strb.w	r3, [r5, #-1]!
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  4013b6:	2201      	movs	r2, #1
  4013b8:	4629      	mov	r1, r5
  4013ba:	2036      	movs	r0, #54	; 0x36
  4013bc:	4e20      	ldr	r6, [pc, #128]	; (401440 <ili9488_init+0x19c>)
  4013be:	47b0      	blx	r6
	ili9488_delay(100);
  4013c0:	2064      	movs	r0, #100	; 0x64
  4013c2:	4c20      	ldr	r4, [pc, #128]	; (401444 <ili9488_init+0x1a0>)
  4013c4:	47a0      	blx	r4
	param = 0x04;
  4013c6:	2304      	movs	r3, #4
  4013c8:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  4013cc:	2201      	movs	r2, #1
  4013ce:	4629      	mov	r1, r5
  4013d0:	20cf      	movs	r0, #207	; 0xcf
  4013d2:	47b0      	blx	r6
	ili9488_delay(100);
  4013d4:	2064      	movs	r0, #100	; 0x64
  4013d6:	47a0      	blx	r4
	param = 0x06;
  4013d8:	2306      	movs	r3, #6
  4013da:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  4013de:	2201      	movs	r2, #1
  4013e0:	4629      	mov	r1, r5
  4013e2:	203a      	movs	r0, #58	; 0x3a
  4013e4:	47b0      	blx	r6
	ili9488_delay(100);
  4013e6:	2064      	movs	r0, #100	; 0x64
  4013e8:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  4013ea:	2200      	movs	r2, #0
  4013ec:	4611      	mov	r1, r2
  4013ee:	2013      	movs	r0, #19
  4013f0:	47b0      	blx	r6
	ili9488_delay(100);
  4013f2:	2064      	movs	r0, #100	; 0x64
  4013f4:	47a0      	blx	r4
	ili9488_display_on();
  4013f6:	4b16      	ldr	r3, [pc, #88]	; (401450 <ili9488_init+0x1ac>)
  4013f8:	4798      	blx	r3
	ili9488_delay(100);
  4013fa:	2064      	movs	r0, #100	; 0x64
  4013fc:	47a0      	blx	r4
	ili9488_set_display_direction(LANDSCAPE);
  4013fe:	2000      	movs	r0, #0
  401400:	4b14      	ldr	r3, [pc, #80]	; (401454 <ili9488_init+0x1b0>)
  401402:	4798      	blx	r3
	ili9488_delay(100);
  401404:	2064      	movs	r0, #100	; 0x64
  401406:	47a0      	blx	r4
	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  401408:	f8b9 3004 	ldrh.w	r3, [r9, #4]
  40140c:	f8b9 2000 	ldrh.w	r2, [r9]
  401410:	2100      	movs	r1, #0
  401412:	4608      	mov	r0, r1
  401414:	4c10      	ldr	r4, [pc, #64]	; (401458 <ili9488_init+0x1b4>)
  401416:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  401418:	f8d9 0008 	ldr.w	r0, [r9, #8]
  40141c:	4b0f      	ldr	r3, [pc, #60]	; (40145c <ili9488_init+0x1b8>)
  40141e:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  401420:	2100      	movs	r1, #0
  401422:	4608      	mov	r0, r1
  401424:	4b0e      	ldr	r3, [pc, #56]	; (401460 <ili9488_init+0x1bc>)
  401426:	4798      	blx	r3
	return 0;
  401428:	2000      	movs	r0, #0
  40142a:	e7bd      	b.n	4013a8 <ili9488_init+0x104>
  40142c:	40008000 	.word	0x40008000
  401430:	00400b1d 	.word	0x00400b1d
  401434:	01312d00 	.word	0x01312d00
  401438:	00401b49 	.word	0x00401b49
  40143c:	00400bf1 	.word	0x00400bf1
  401440:	00401089 	.word	0x00401089
  401444:	0040113d 	.word	0x0040113d
  401448:	00401729 	.word	0x00401729
  40144c:	00400c57 	.word	0x00400c57
  401450:	00401205 	.word	0x00401205
  401454:	00401159 	.word	0x00401159
  401458:	00401185 	.word	0x00401185
  40145c:	00401219 	.word	0x00401219
  401460:	00401241 	.word	0x00401241
  401464:	00400b71 	.word	0x00400b71

00401468 <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  401468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40146c:	b084      	sub	sp, #16
  40146e:	9003      	str	r0, [sp, #12]
  401470:	9102      	str	r1, [sp, #8]
  401472:	9201      	str	r2, [sp, #4]
  401474:	aa04      	add	r2, sp, #16
  401476:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40147a:	4613      	mov	r3, r2
  40147c:	aa01      	add	r2, sp, #4
  40147e:	a902      	add	r1, sp, #8
  401480:	a803      	add	r0, sp, #12
  401482:	4c22      	ldr	r4, [pc, #136]	; (40150c <ili9488_draw_filled_rectangle+0xa4>)
  401484:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  401486:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  40148a:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  40148e:	9b00      	ldr	r3, [sp, #0]
  401490:	3301      	adds	r3, #1
  401492:	1a5b      	subs	r3, r3, r1
  401494:	9a01      	ldr	r2, [sp, #4]
  401496:	3201      	adds	r2, #1
  401498:	1a12      	subs	r2, r2, r0
  40149a:	b29b      	uxth	r3, r3
  40149c:	b292      	uxth	r2, r2
  40149e:	4c1c      	ldr	r4, [pc, #112]	; (401510 <ili9488_draw_filled_rectangle+0xa8>)
  4014a0:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  4014a2:	4b1c      	ldr	r3, [pc, #112]	; (401514 <ili9488_draw_filled_rectangle+0xac>)
  4014a4:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4014a6:	9903      	ldr	r1, [sp, #12]
  4014a8:	9d01      	ldr	r5, [sp, #4]
  4014aa:	1a69      	subs	r1, r5, r1
  4014ac:	9d00      	ldr	r5, [sp, #0]
  4014ae:	3501      	adds	r5, #1
  4014b0:	9b02      	ldr	r3, [sp, #8]
  4014b2:	1aed      	subs	r5, r5, r3
  4014b4:	fb01 5505 	mla	r5, r1, r5, r5
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4014b8:	4b17      	ldr	r3, [pc, #92]	; (401518 <ili9488_draw_filled_rectangle+0xb0>)
  4014ba:	fba3 2305 	umull	r2, r3, r3, r5
  4014be:	0a1b      	lsrs	r3, r3, #8
	while (blocks--) {
  4014c0:	b163      	cbz	r3, 4014dc <ili9488_draw_filled_rectangle+0x74>
  4014c2:	1e5c      	subs	r4, r3, #1
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  4014c4:	f8df 8058 	ldr.w	r8, [pc, #88]	; 401520 <ili9488_draw_filled_rectangle+0xb8>
  4014c8:	f44f 7770 	mov.w	r7, #960	; 0x3c0
  4014cc:	4e13      	ldr	r6, [pc, #76]	; (40151c <ili9488_draw_filled_rectangle+0xb4>)
  4014ce:	4639      	mov	r1, r7
  4014d0:	4640      	mov	r0, r8
  4014d2:	47b0      	blx	r6
	while (blocks--) {
  4014d4:	3c01      	subs	r4, #1
  4014d6:	f1b4 3fff 	cmp.w	r4, #4294967295
  4014da:	d1f8      	bne.n	4014ce <ili9488_draw_filled_rectangle+0x66>
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  4014dc:	490e      	ldr	r1, [pc, #56]	; (401518 <ili9488_draw_filled_rectangle+0xb0>)
  4014de:	fba1 3105 	umull	r3, r1, r1, r5
  4014e2:	0a09      	lsrs	r1, r1, #8
  4014e4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4014e8:	eba5 1181 	sub.w	r1, r5, r1, lsl #6
  4014ec:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  4014f0:	480b      	ldr	r0, [pc, #44]	; (401520 <ili9488_draw_filled_rectangle+0xb8>)
  4014f2:	4b0a      	ldr	r3, [pc, #40]	; (40151c <ili9488_draw_filled_rectangle+0xb4>)
  4014f4:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  4014f6:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  4014fa:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4014fe:	2100      	movs	r1, #0
  401500:	4608      	mov	r0, r1
  401502:	4c03      	ldr	r4, [pc, #12]	; (401510 <ili9488_draw_filled_rectangle+0xa8>)
  401504:	47a0      	blx	r4

}
  401506:	b004      	add	sp, #16
  401508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40150c:	00400ff5 	.word	0x00400ff5
  401510:	00401185 	.word	0x00401185
  401514:	0040104d 	.word	0x0040104d
  401518:	cccccccd 	.word	0xcccccccd
  40151c:	004010fd 	.word	0x004010fd
  401520:	204009dc 	.word	0x204009dc

00401524 <ili9488_draw_pixmap>:
 * \param ul_height height of the picture.
 * \param p_ul_pixmap pixmap of the image.
 */
void ili9488_draw_pixmap(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height, const ili9488_color_t *p_ul_pixmap)
{
  401524:	b510      	push	{r4, lr}
  401526:	b084      	sub	sp, #16
	uint32_t size;
	uint32_t dwX1, dwY1, dwX2, dwY2;
	dwX1 = ul_x;
  401528:	9003      	str	r0, [sp, #12]
	dwY1 = ul_y;
  40152a:	9102      	str	r1, [sp, #8]
	dwX2 = ul_x + ul_width - 1;
  40152c:	3a01      	subs	r2, #1
  40152e:	4410      	add	r0, r2
  401530:	9001      	str	r0, [sp, #4]
	dwY2 = ul_y + ul_height - 1;
  401532:	3b01      	subs	r3, #1
  401534:	4419      	add	r1, r3
  401536:	ab04      	add	r3, sp, #16
  401538:	f843 1d10 	str.w	r1, [r3, #-16]!

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&dwX1, &dwY1, &dwX2, &dwY2);
  40153c:	aa01      	add	r2, sp, #4
  40153e:	a902      	add	r1, sp, #8
  401540:	a803      	add	r0, sp, #12
  401542:	4c13      	ldr	r4, [pc, #76]	; (401590 <ili9488_draw_pixmap+0x6c>)
  401544:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(dwX1, dwY1, (dwX2 - dwX1 + 1), (dwY2 - dwY1 + 1));
  401546:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  40154a:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  40154e:	9b00      	ldr	r3, [sp, #0]
  401550:	3301      	adds	r3, #1
  401552:	1a5b      	subs	r3, r3, r1
  401554:	9a01      	ldr	r2, [sp, #4]
  401556:	3201      	adds	r2, #1
  401558:	1a12      	subs	r2, r2, r0
  40155a:	b29b      	uxth	r3, r3
  40155c:	b292      	uxth	r2, r2
  40155e:	4c0d      	ldr	r4, [pc, #52]	; (401594 <ili9488_draw_pixmap+0x70>)
  401560:	47a0      	blx	r4

	size = (dwX2 - dwX1) * (dwY2 - dwY1);
  401562:	9903      	ldr	r1, [sp, #12]
  401564:	9a01      	ldr	r2, [sp, #4]
  401566:	1a51      	subs	r1, r2, r1
  401568:	9a02      	ldr	r2, [sp, #8]
  40156a:	9b00      	ldr	r3, [sp, #0]
  40156c:	1a9a      	subs	r2, r3, r2
  40156e:	fb02 f201 	mul.w	r2, r2, r1

	ili9488_write_register(ILI9488_CMD_MEMORY_WRITE, p_ul_pixmap, size * LCD_DATA_COLOR_UNIT);
  401572:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  401576:	9906      	ldr	r1, [sp, #24]
  401578:	202c      	movs	r0, #44	; 0x2c
  40157a:	4b07      	ldr	r3, [pc, #28]	; (401598 <ili9488_draw_pixmap+0x74>)
  40157c:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  40157e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  401582:	f44f 72a0 	mov.w	r2, #320	; 0x140
  401586:	2100      	movs	r1, #0
  401588:	4608      	mov	r0, r1
  40158a:	47a0      	blx	r4
}
  40158c:	b004      	add	sp, #16
  40158e:	bd10      	pop	{r4, pc}
  401590:	00400ff5 	.word	0x00400ff5
  401594:	00401185 	.word	0x00401185
  401598:	00401089 	.word	0x00401089

0040159c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40159c:	6301      	str	r1, [r0, #48]	; 0x30
  40159e:	4770      	bx	lr

004015a0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4015a0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4015a2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4015a6:	d03a      	beq.n	40161e <pio_set_peripheral+0x7e>
  4015a8:	d813      	bhi.n	4015d2 <pio_set_peripheral+0x32>
  4015aa:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4015ae:	d025      	beq.n	4015fc <pio_set_peripheral+0x5c>
  4015b0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4015b4:	d10a      	bne.n	4015cc <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4015b6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4015b8:	4313      	orrs	r3, r2
  4015ba:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4015bc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4015be:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4015c0:	400b      	ands	r3, r1
  4015c2:	ea23 0302 	bic.w	r3, r3, r2
  4015c6:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4015c8:	6042      	str	r2, [r0, #4]
  4015ca:	4770      	bx	lr
	switch (ul_type) {
  4015cc:	2900      	cmp	r1, #0
  4015ce:	d1fb      	bne.n	4015c8 <pio_set_peripheral+0x28>
  4015d0:	4770      	bx	lr
  4015d2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4015d6:	d021      	beq.n	40161c <pio_set_peripheral+0x7c>
  4015d8:	d809      	bhi.n	4015ee <pio_set_peripheral+0x4e>
  4015da:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4015de:	d1f3      	bne.n	4015c8 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4015e0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4015e2:	4313      	orrs	r3, r2
  4015e4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4015e6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4015e8:	4313      	orrs	r3, r2
  4015ea:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4015ec:	e7ec      	b.n	4015c8 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4015ee:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4015f2:	d013      	beq.n	40161c <pio_set_peripheral+0x7c>
  4015f4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4015f8:	d010      	beq.n	40161c <pio_set_peripheral+0x7c>
  4015fa:	e7e5      	b.n	4015c8 <pio_set_peripheral+0x28>
{
  4015fc:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4015fe:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401600:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401602:	43d3      	mvns	r3, r2
  401604:	4021      	ands	r1, r4
  401606:	461c      	mov	r4, r3
  401608:	4019      	ands	r1, r3
  40160a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40160c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40160e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401610:	400b      	ands	r3, r1
  401612:	4023      	ands	r3, r4
  401614:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401616:	6042      	str	r2, [r0, #4]
}
  401618:	f85d 4b04 	ldr.w	r4, [sp], #4
  40161c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40161e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401620:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401622:	400b      	ands	r3, r1
  401624:	ea23 0302 	bic.w	r3, r3, r2
  401628:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40162a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40162c:	4313      	orrs	r3, r2
  40162e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401630:	e7ca      	b.n	4015c8 <pio_set_peripheral+0x28>

00401632 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401632:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401634:	f012 0f01 	tst.w	r2, #1
  401638:	d10d      	bne.n	401656 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  40163a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40163c:	f012 0f0a 	tst.w	r2, #10
  401640:	d00b      	beq.n	40165a <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401642:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401644:	f012 0f02 	tst.w	r2, #2
  401648:	d109      	bne.n	40165e <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40164a:	f012 0f08 	tst.w	r2, #8
  40164e:	d008      	beq.n	401662 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401650:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401654:	e005      	b.n	401662 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  401656:	6641      	str	r1, [r0, #100]	; 0x64
  401658:	e7f0      	b.n	40163c <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  40165a:	6241      	str	r1, [r0, #36]	; 0x24
  40165c:	e7f2      	b.n	401644 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  40165e:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401662:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401664:	6001      	str	r1, [r0, #0]
  401666:	4770      	bx	lr

00401668 <pio_set_output>:
{
  401668:	b410      	push	{r4}
  40166a:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  40166c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40166e:	b94c      	cbnz	r4, 401684 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401670:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401672:	b14b      	cbz	r3, 401688 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401674:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401676:	b94a      	cbnz	r2, 40168c <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401678:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40167a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40167c:	6001      	str	r1, [r0, #0]
}
  40167e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401682:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401684:	6641      	str	r1, [r0, #100]	; 0x64
  401686:	e7f4      	b.n	401672 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401688:	6541      	str	r1, [r0, #84]	; 0x54
  40168a:	e7f4      	b.n	401676 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  40168c:	6301      	str	r1, [r0, #48]	; 0x30
  40168e:	e7f4      	b.n	40167a <pio_set_output+0x12>

00401690 <pio_configure>:
{
  401690:	b570      	push	{r4, r5, r6, lr}
  401692:	b082      	sub	sp, #8
  401694:	4605      	mov	r5, r0
  401696:	4616      	mov	r6, r2
  401698:	461c      	mov	r4, r3
	switch (ul_type) {
  40169a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40169e:	d014      	beq.n	4016ca <pio_configure+0x3a>
  4016a0:	d90a      	bls.n	4016b8 <pio_configure+0x28>
  4016a2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4016a6:	d024      	beq.n	4016f2 <pio_configure+0x62>
  4016a8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4016ac:	d021      	beq.n	4016f2 <pio_configure+0x62>
  4016ae:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4016b2:	d017      	beq.n	4016e4 <pio_configure+0x54>
		return 0;
  4016b4:	2000      	movs	r0, #0
  4016b6:	e01a      	b.n	4016ee <pio_configure+0x5e>
	switch (ul_type) {
  4016b8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4016bc:	d005      	beq.n	4016ca <pio_configure+0x3a>
  4016be:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4016c2:	d002      	beq.n	4016ca <pio_configure+0x3a>
  4016c4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4016c8:	d1f4      	bne.n	4016b4 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4016ca:	4632      	mov	r2, r6
  4016cc:	4628      	mov	r0, r5
  4016ce:	4b11      	ldr	r3, [pc, #68]	; (401714 <pio_configure+0x84>)
  4016d0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4016d2:	f014 0f01 	tst.w	r4, #1
  4016d6:	d102      	bne.n	4016de <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4016d8:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4016da:	2001      	movs	r0, #1
  4016dc:	e007      	b.n	4016ee <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4016de:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4016e0:	2001      	movs	r0, #1
  4016e2:	e004      	b.n	4016ee <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4016e4:	461a      	mov	r2, r3
  4016e6:	4631      	mov	r1, r6
  4016e8:	4b0b      	ldr	r3, [pc, #44]	; (401718 <pio_configure+0x88>)
  4016ea:	4798      	blx	r3
	return 1;
  4016ec:	2001      	movs	r0, #1
}
  4016ee:	b002      	add	sp, #8
  4016f0:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4016f2:	f004 0301 	and.w	r3, r4, #1
  4016f6:	9300      	str	r3, [sp, #0]
  4016f8:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4016fc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401700:	bf14      	ite	ne
  401702:	2200      	movne	r2, #0
  401704:	2201      	moveq	r2, #1
  401706:	4631      	mov	r1, r6
  401708:	4628      	mov	r0, r5
  40170a:	4c04      	ldr	r4, [pc, #16]	; (40171c <pio_configure+0x8c>)
  40170c:	47a0      	blx	r4
	return 1;
  40170e:	2001      	movs	r0, #1
		break;
  401710:	e7ed      	b.n	4016ee <pio_configure+0x5e>
  401712:	bf00      	nop
  401714:	004015a1 	.word	0x004015a1
  401718:	00401633 	.word	0x00401633
  40171c:	00401669 	.word	0x00401669

00401720 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401720:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401722:	4770      	bx	lr

00401724 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401724:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401726:	4770      	bx	lr

00401728 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401728:	4b05      	ldr	r3, [pc, #20]	; (401740 <pio_set_pin_high+0x18>)
  40172a:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  40172e:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401730:	f000 001f 	and.w	r0, r0, #31
  401734:	2201      	movs	r2, #1
  401736:	fa02 f000 	lsl.w	r0, r2, r0
  40173a:	6318      	str	r0, [r3, #48]	; 0x30
  40173c:	4770      	bx	lr
  40173e:	bf00      	nop
  401740:	00200707 	.word	0x00200707

00401744 <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401744:	4b05      	ldr	r3, [pc, #20]	; (40175c <pio_set_pin_low+0x18>)
  401746:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  40174a:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40174c:	f000 001f 	and.w	r0, r0, #31
  401750:	2201      	movs	r2, #1
  401752:	fa02 f000 	lsl.w	r0, r2, r0
  401756:	6358      	str	r0, [r3, #52]	; 0x34
  401758:	4770      	bx	lr
  40175a:	bf00      	nop
  40175c:	00200707 	.word	0x00200707

00401760 <pio_configure_pin>:
{
  401760:	b570      	push	{r4, r5, r6, lr}
  401762:	b082      	sub	sp, #8
  401764:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401766:	4c46      	ldr	r4, [pc, #280]	; (401880 <pio_configure_pin+0x120>)
  401768:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  40176c:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  40176e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  401772:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401776:	d059      	beq.n	40182c <pio_configure_pin+0xcc>
  401778:	d80a      	bhi.n	401790 <pio_configure_pin+0x30>
  40177a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40177e:	d02f      	beq.n	4017e0 <pio_configure_pin+0x80>
  401780:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401784:	d03f      	beq.n	401806 <pio_configure_pin+0xa6>
  401786:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40178a:	d016      	beq.n	4017ba <pio_configure_pin+0x5a>
		return 0;
  40178c:	2000      	movs	r0, #0
  40178e:	e012      	b.n	4017b6 <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  401790:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401794:	d05d      	beq.n	401852 <pio_configure_pin+0xf2>
  401796:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40179a:	d05a      	beq.n	401852 <pio_configure_pin+0xf2>
  40179c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4017a0:	d1f4      	bne.n	40178c <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4017a2:	f000 011f 	and.w	r1, r0, #31
  4017a6:	2601      	movs	r6, #1
  4017a8:	462a      	mov	r2, r5
  4017aa:	fa06 f101 	lsl.w	r1, r6, r1
  4017ae:	4620      	mov	r0, r4
  4017b0:	4b34      	ldr	r3, [pc, #208]	; (401884 <pio_configure_pin+0x124>)
  4017b2:	4798      	blx	r3
	return 1;
  4017b4:	4630      	mov	r0, r6
}
  4017b6:	b002      	add	sp, #8
  4017b8:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4017ba:	f000 001f 	and.w	r0, r0, #31
  4017be:	2601      	movs	r6, #1
  4017c0:	4086      	lsls	r6, r0
  4017c2:	4632      	mov	r2, r6
  4017c4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4017c8:	4620      	mov	r0, r4
  4017ca:	4b2f      	ldr	r3, [pc, #188]	; (401888 <pio_configure_pin+0x128>)
  4017cc:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4017ce:	f015 0f01 	tst.w	r5, #1
  4017d2:	d102      	bne.n	4017da <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  4017d4:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4017d6:	2001      	movs	r0, #1
  4017d8:	e7ed      	b.n	4017b6 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4017da:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4017dc:	2001      	movs	r0, #1
  4017de:	e7ea      	b.n	4017b6 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4017e0:	f000 001f 	and.w	r0, r0, #31
  4017e4:	2601      	movs	r6, #1
  4017e6:	4086      	lsls	r6, r0
  4017e8:	4632      	mov	r2, r6
  4017ea:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017ee:	4620      	mov	r0, r4
  4017f0:	4b25      	ldr	r3, [pc, #148]	; (401888 <pio_configure_pin+0x128>)
  4017f2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4017f4:	f015 0f01 	tst.w	r5, #1
  4017f8:	d102      	bne.n	401800 <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  4017fa:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4017fc:	2001      	movs	r0, #1
  4017fe:	e7da      	b.n	4017b6 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401800:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401802:	2001      	movs	r0, #1
  401804:	e7d7      	b.n	4017b6 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401806:	f000 001f 	and.w	r0, r0, #31
  40180a:	2601      	movs	r6, #1
  40180c:	4086      	lsls	r6, r0
  40180e:	4632      	mov	r2, r6
  401810:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401814:	4620      	mov	r0, r4
  401816:	4b1c      	ldr	r3, [pc, #112]	; (401888 <pio_configure_pin+0x128>)
  401818:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40181a:	f015 0f01 	tst.w	r5, #1
  40181e:	d102      	bne.n	401826 <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  401820:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401822:	2001      	movs	r0, #1
  401824:	e7c7      	b.n	4017b6 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401826:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401828:	2001      	movs	r0, #1
  40182a:	e7c4      	b.n	4017b6 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40182c:	f000 001f 	and.w	r0, r0, #31
  401830:	2601      	movs	r6, #1
  401832:	4086      	lsls	r6, r0
  401834:	4632      	mov	r2, r6
  401836:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40183a:	4620      	mov	r0, r4
  40183c:	4b12      	ldr	r3, [pc, #72]	; (401888 <pio_configure_pin+0x128>)
  40183e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401840:	f015 0f01 	tst.w	r5, #1
  401844:	d102      	bne.n	40184c <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  401846:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401848:	2001      	movs	r0, #1
  40184a:	e7b4      	b.n	4017b6 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  40184c:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  40184e:	2001      	movs	r0, #1
  401850:	e7b1      	b.n	4017b6 <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401852:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401856:	f000 011f 	and.w	r1, r0, #31
  40185a:	2601      	movs	r6, #1
  40185c:	ea05 0306 	and.w	r3, r5, r6
  401860:	9300      	str	r3, [sp, #0]
  401862:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401866:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40186a:	bf14      	ite	ne
  40186c:	2200      	movne	r2, #0
  40186e:	2201      	moveq	r2, #1
  401870:	fa06 f101 	lsl.w	r1, r6, r1
  401874:	4620      	mov	r0, r4
  401876:	4c05      	ldr	r4, [pc, #20]	; (40188c <pio_configure_pin+0x12c>)
  401878:	47a0      	blx	r4
	return 1;
  40187a:	4630      	mov	r0, r6
		break;
  40187c:	e79b      	b.n	4017b6 <pio_configure_pin+0x56>
  40187e:	bf00      	nop
  401880:	00200707 	.word	0x00200707
  401884:	00401633 	.word	0x00401633
  401888:	004015a1 	.word	0x004015a1
  40188c:	00401669 	.word	0x00401669

00401890 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401894:	4604      	mov	r4, r0
  401896:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401898:	4b0e      	ldr	r3, [pc, #56]	; (4018d4 <pio_handler_process+0x44>)
  40189a:	4798      	blx	r3
  40189c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40189e:	4620      	mov	r0, r4
  4018a0:	4b0d      	ldr	r3, [pc, #52]	; (4018d8 <pio_handler_process+0x48>)
  4018a2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4018a4:	4005      	ands	r5, r0
  4018a6:	d013      	beq.n	4018d0 <pio_handler_process+0x40>
  4018a8:	4c0c      	ldr	r4, [pc, #48]	; (4018dc <pio_handler_process+0x4c>)
  4018aa:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4018ae:	e003      	b.n	4018b8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4018b0:	42b4      	cmp	r4, r6
  4018b2:	d00d      	beq.n	4018d0 <pio_handler_process+0x40>
  4018b4:	3410      	adds	r4, #16
		while (status != 0) {
  4018b6:	b15d      	cbz	r5, 4018d0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4018b8:	6820      	ldr	r0, [r4, #0]
  4018ba:	4540      	cmp	r0, r8
  4018bc:	d1f8      	bne.n	4018b0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4018be:	6861      	ldr	r1, [r4, #4]
  4018c0:	4229      	tst	r1, r5
  4018c2:	d0f5      	beq.n	4018b0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4018c4:	68e3      	ldr	r3, [r4, #12]
  4018c6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4018c8:	6863      	ldr	r3, [r4, #4]
  4018ca:	ea25 0503 	bic.w	r5, r5, r3
  4018ce:	e7ef      	b.n	4018b0 <pio_handler_process+0x20>
  4018d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4018d4:	00401721 	.word	0x00401721
  4018d8:	00401725 	.word	0x00401725
  4018dc:	20400d9c 	.word	0x20400d9c

004018e0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4018e0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4018e2:	210a      	movs	r1, #10
  4018e4:	4801      	ldr	r0, [pc, #4]	; (4018ec <PIOA_Handler+0xc>)
  4018e6:	4b02      	ldr	r3, [pc, #8]	; (4018f0 <PIOA_Handler+0x10>)
  4018e8:	4798      	blx	r3
  4018ea:	bd08      	pop	{r3, pc}
  4018ec:	400e0e00 	.word	0x400e0e00
  4018f0:	00401891 	.word	0x00401891

004018f4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4018f4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4018f6:	210b      	movs	r1, #11
  4018f8:	4801      	ldr	r0, [pc, #4]	; (401900 <PIOB_Handler+0xc>)
  4018fa:	4b02      	ldr	r3, [pc, #8]	; (401904 <PIOB_Handler+0x10>)
  4018fc:	4798      	blx	r3
  4018fe:	bd08      	pop	{r3, pc}
  401900:	400e1000 	.word	0x400e1000
  401904:	00401891 	.word	0x00401891

00401908 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401908:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40190a:	210c      	movs	r1, #12
  40190c:	4801      	ldr	r0, [pc, #4]	; (401914 <PIOC_Handler+0xc>)
  40190e:	4b02      	ldr	r3, [pc, #8]	; (401918 <PIOC_Handler+0x10>)
  401910:	4798      	blx	r3
  401912:	bd08      	pop	{r3, pc}
  401914:	400e1200 	.word	0x400e1200
  401918:	00401891 	.word	0x00401891

0040191c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40191c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40191e:	2110      	movs	r1, #16
  401920:	4801      	ldr	r0, [pc, #4]	; (401928 <PIOD_Handler+0xc>)
  401922:	4b02      	ldr	r3, [pc, #8]	; (40192c <PIOD_Handler+0x10>)
  401924:	4798      	blx	r3
  401926:	bd08      	pop	{r3, pc}
  401928:	400e1400 	.word	0x400e1400
  40192c:	00401891 	.word	0x00401891

00401930 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401930:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401932:	2111      	movs	r1, #17
  401934:	4801      	ldr	r0, [pc, #4]	; (40193c <PIOE_Handler+0xc>)
  401936:	4b02      	ldr	r3, [pc, #8]	; (401940 <PIOE_Handler+0x10>)
  401938:	4798      	blx	r3
  40193a:	bd08      	pop	{r3, pc}
  40193c:	400e1600 	.word	0x400e1600
  401940:	00401891 	.word	0x00401891

00401944 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401944:	2803      	cmp	r0, #3
  401946:	d011      	beq.n	40196c <pmc_mck_set_division+0x28>
  401948:	2804      	cmp	r0, #4
  40194a:	d012      	beq.n	401972 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40194c:	2802      	cmp	r0, #2
  40194e:	bf0c      	ite	eq
  401950:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401954:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401956:	4a08      	ldr	r2, [pc, #32]	; (401978 <pmc_mck_set_division+0x34>)
  401958:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40195a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40195e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401960:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401962:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401964:	f013 0f08 	tst.w	r3, #8
  401968:	d0fb      	beq.n	401962 <pmc_mck_set_division+0x1e>
}
  40196a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40196c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401970:	e7f1      	b.n	401956 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401972:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401976:	e7ee      	b.n	401956 <pmc_mck_set_division+0x12>
  401978:	400e0600 	.word	0x400e0600

0040197c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40197c:	4a17      	ldr	r2, [pc, #92]	; (4019dc <pmc_switch_mck_to_pllack+0x60>)
  40197e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401980:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401984:	4318      	orrs	r0, r3
  401986:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401988:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40198a:	f013 0f08 	tst.w	r3, #8
  40198e:	d10a      	bne.n	4019a6 <pmc_switch_mck_to_pllack+0x2a>
  401990:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401994:	4911      	ldr	r1, [pc, #68]	; (4019dc <pmc_switch_mck_to_pllack+0x60>)
  401996:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401998:	f012 0f08 	tst.w	r2, #8
  40199c:	d103      	bne.n	4019a6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40199e:	3b01      	subs	r3, #1
  4019a0:	d1f9      	bne.n	401996 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4019a2:	2001      	movs	r0, #1
  4019a4:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4019a6:	4a0d      	ldr	r2, [pc, #52]	; (4019dc <pmc_switch_mck_to_pllack+0x60>)
  4019a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4019aa:	f023 0303 	bic.w	r3, r3, #3
  4019ae:	f043 0302 	orr.w	r3, r3, #2
  4019b2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4019b4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4019b6:	f013 0f08 	tst.w	r3, #8
  4019ba:	d10a      	bne.n	4019d2 <pmc_switch_mck_to_pllack+0x56>
  4019bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4019c0:	4906      	ldr	r1, [pc, #24]	; (4019dc <pmc_switch_mck_to_pllack+0x60>)
  4019c2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4019c4:	f012 0f08 	tst.w	r2, #8
  4019c8:	d105      	bne.n	4019d6 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4019ca:	3b01      	subs	r3, #1
  4019cc:	d1f9      	bne.n	4019c2 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4019ce:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4019d0:	4770      	bx	lr
	return 0;
  4019d2:	2000      	movs	r0, #0
  4019d4:	4770      	bx	lr
  4019d6:	2000      	movs	r0, #0
  4019d8:	4770      	bx	lr
  4019da:	bf00      	nop
  4019dc:	400e0600 	.word	0x400e0600

004019e0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4019e0:	b9a0      	cbnz	r0, 401a0c <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4019e2:	480e      	ldr	r0, [pc, #56]	; (401a1c <pmc_switch_mainck_to_xtal+0x3c>)
  4019e4:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4019e6:	0209      	lsls	r1, r1, #8
  4019e8:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4019ea:	4a0d      	ldr	r2, [pc, #52]	; (401a20 <pmc_switch_mainck_to_xtal+0x40>)
  4019ec:	401a      	ands	r2, r3
  4019ee:	4b0d      	ldr	r3, [pc, #52]	; (401a24 <pmc_switch_mainck_to_xtal+0x44>)
  4019f0:	4313      	orrs	r3, r2
  4019f2:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4019f4:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4019f6:	4602      	mov	r2, r0
  4019f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4019fa:	f013 0f01 	tst.w	r3, #1
  4019fe:	d0fb      	beq.n	4019f8 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401a00:	4a06      	ldr	r2, [pc, #24]	; (401a1c <pmc_switch_mainck_to_xtal+0x3c>)
  401a02:	6a11      	ldr	r1, [r2, #32]
  401a04:	4b08      	ldr	r3, [pc, #32]	; (401a28 <pmc_switch_mainck_to_xtal+0x48>)
  401a06:	430b      	orrs	r3, r1
  401a08:	6213      	str	r3, [r2, #32]
  401a0a:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401a0c:	4903      	ldr	r1, [pc, #12]	; (401a1c <pmc_switch_mainck_to_xtal+0x3c>)
  401a0e:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401a10:	4a06      	ldr	r2, [pc, #24]	; (401a2c <pmc_switch_mainck_to_xtal+0x4c>)
  401a12:	401a      	ands	r2, r3
  401a14:	4b06      	ldr	r3, [pc, #24]	; (401a30 <pmc_switch_mainck_to_xtal+0x50>)
  401a16:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401a18:	620b      	str	r3, [r1, #32]
  401a1a:	4770      	bx	lr
  401a1c:	400e0600 	.word	0x400e0600
  401a20:	ffc8fffc 	.word	0xffc8fffc
  401a24:	00370001 	.word	0x00370001
  401a28:	01370000 	.word	0x01370000
  401a2c:	fec8fffc 	.word	0xfec8fffc
  401a30:	01370002 	.word	0x01370002

00401a34 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401a34:	4b02      	ldr	r3, [pc, #8]	; (401a40 <pmc_osc_is_ready_mainck+0xc>)
  401a36:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401a38:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401a3c:	4770      	bx	lr
  401a3e:	bf00      	nop
  401a40:	400e0600 	.word	0x400e0600

00401a44 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401a44:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401a48:	4b01      	ldr	r3, [pc, #4]	; (401a50 <pmc_disable_pllack+0xc>)
  401a4a:	629a      	str	r2, [r3, #40]	; 0x28
  401a4c:	4770      	bx	lr
  401a4e:	bf00      	nop
  401a50:	400e0600 	.word	0x400e0600

00401a54 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401a54:	4b02      	ldr	r3, [pc, #8]	; (401a60 <pmc_is_locked_pllack+0xc>)
  401a56:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401a58:	f000 0002 	and.w	r0, r0, #2
  401a5c:	4770      	bx	lr
  401a5e:	bf00      	nop
  401a60:	400e0600 	.word	0x400e0600

00401a64 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  401a64:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  401a68:	4b05      	ldr	r3, [pc, #20]	; (401a80 <pmc_enable_periph_clk+0x1c>)
  401a6a:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  401a6e:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  401a72:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  401a76:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  401a7a:	2000      	movs	r0, #0
  401a7c:	4770      	bx	lr
  401a7e:	bf00      	nop
  401a80:	400e0600 	.word	0x400e0600

00401a84 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  401a84:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  401a86:	4b07      	ldr	r3, [pc, #28]	; (401aa4 <spi_enable_clock+0x20>)
  401a88:	4298      	cmp	r0, r3
  401a8a:	d003      	beq.n	401a94 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  401a8c:	4b06      	ldr	r3, [pc, #24]	; (401aa8 <spi_enable_clock+0x24>)
  401a8e:	4298      	cmp	r0, r3
  401a90:	d004      	beq.n	401a9c <spi_enable_clock+0x18>
  401a92:	bd08      	pop	{r3, pc}
  401a94:	2015      	movs	r0, #21
  401a96:	4b05      	ldr	r3, [pc, #20]	; (401aac <spi_enable_clock+0x28>)
  401a98:	4798      	blx	r3
  401a9a:	bd08      	pop	{r3, pc}
  401a9c:	202a      	movs	r0, #42	; 0x2a
  401a9e:	4b03      	ldr	r3, [pc, #12]	; (401aac <spi_enable_clock+0x28>)
  401aa0:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  401aa2:	e7f6      	b.n	401a92 <spi_enable_clock+0xe>
  401aa4:	40008000 	.word	0x40008000
  401aa8:	40058000 	.word	0x40058000
  401aac:	00401a65 	.word	0x00401a65

00401ab0 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  401ab0:	6843      	ldr	r3, [r0, #4]
  401ab2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  401ab6:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  401ab8:	6843      	ldr	r3, [r0, #4]
  401aba:	0409      	lsls	r1, r1, #16
  401abc:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  401ac0:	4319      	orrs	r1, r3
  401ac2:	6041      	str	r1, [r0, #4]
  401ac4:	4770      	bx	lr

00401ac6 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  401ac6:	6843      	ldr	r3, [r0, #4]
  401ac8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401acc:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  401ace:	6843      	ldr	r3, [r0, #4]
  401ad0:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  401ad4:	6041      	str	r1, [r0, #4]
  401ad6:	4770      	bx	lr

00401ad8 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  401ad8:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  401ada:	f643 2499 	movw	r4, #15001	; 0x3a99
  401ade:	6905      	ldr	r5, [r0, #16]
  401ae0:	f015 0f02 	tst.w	r5, #2
  401ae4:	d103      	bne.n	401aee <spi_write+0x16>
		if (!timeout--) {
  401ae6:	3c01      	subs	r4, #1
  401ae8:	d1f9      	bne.n	401ade <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  401aea:	2001      	movs	r0, #1
  401aec:	e00c      	b.n	401b08 <spi_write+0x30>
	if (p_spi->SPI_MR & SPI_MR_PS) {
  401aee:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  401af0:	f014 0f02 	tst.w	r4, #2
  401af4:	d006      	beq.n	401b04 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  401af6:	0412      	lsls	r2, r2, #16
  401af8:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  401afc:	4311      	orrs	r1, r2
		if (uc_last) {
  401afe:	b10b      	cbz	r3, 401b04 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  401b00:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  401b04:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  401b06:	2000      	movs	r0, #0
}
  401b08:	bc30      	pop	{r4, r5}
  401b0a:	4770      	bx	lr

00401b0c <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  401b0c:	b932      	cbnz	r2, 401b1c <spi_set_clock_polarity+0x10>
  401b0e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  401b12:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401b14:	f023 0301 	bic.w	r3, r3, #1
  401b18:	6303      	str	r3, [r0, #48]	; 0x30
  401b1a:	4770      	bx	lr
  401b1c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  401b20:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401b22:	f043 0301 	orr.w	r3, r3, #1
  401b26:	6303      	str	r3, [r0, #48]	; 0x30
  401b28:	4770      	bx	lr

00401b2a <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  401b2a:	b932      	cbnz	r2, 401b3a <spi_set_clock_phase+0x10>
  401b2c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  401b30:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401b32:	f023 0302 	bic.w	r3, r3, #2
  401b36:	6303      	str	r3, [r0, #48]	; 0x30
  401b38:	4770      	bx	lr
  401b3a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  401b3e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401b40:	f043 0302 	orr.w	r3, r3, #2
  401b44:	6303      	str	r3, [r0, #48]	; 0x30
  401b46:	4770      	bx	lr

00401b48 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  401b48:	2a04      	cmp	r2, #4
  401b4a:	d003      	beq.n	401b54 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  401b4c:	b16a      	cbz	r2, 401b6a <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  401b4e:	2a08      	cmp	r2, #8
  401b50:	d016      	beq.n	401b80 <spi_configure_cs_behavior+0x38>
  401b52:	4770      	bx	lr
  401b54:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401b58:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401b5a:	f023 0308 	bic.w	r3, r3, #8
  401b5e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  401b60:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401b62:	f043 0304 	orr.w	r3, r3, #4
  401b66:	6303      	str	r3, [r0, #48]	; 0x30
  401b68:	4770      	bx	lr
  401b6a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401b6e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401b70:	f023 0308 	bic.w	r3, r3, #8
  401b74:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  401b76:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401b78:	f023 0304 	bic.w	r3, r3, #4
  401b7c:	6303      	str	r3, [r0, #48]	; 0x30
  401b7e:	4770      	bx	lr
  401b80:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  401b84:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401b86:	f043 0308 	orr.w	r3, r3, #8
  401b8a:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  401b8c:	e7e1      	b.n	401b52 <spi_configure_cs_behavior+0xa>

00401b8e <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  401b8e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  401b92:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401b94:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  401b98:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  401b9a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401b9c:	431a      	orrs	r2, r3
  401b9e:	630a      	str	r2, [r1, #48]	; 0x30
  401ba0:	4770      	bx	lr

00401ba2 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  401ba2:	1e43      	subs	r3, r0, #1
  401ba4:	4419      	add	r1, r3
  401ba6:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  401baa:	1e43      	subs	r3, r0, #1
  401bac:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  401bae:	bf94      	ite	ls
  401bb0:	b200      	sxthls	r0, r0
		return -1;
  401bb2:	f04f 30ff 	movhi.w	r0, #4294967295
}
  401bb6:	4770      	bx	lr

00401bb8 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  401bb8:	b17a      	cbz	r2, 401bda <spi_set_baudrate_div+0x22>
{
  401bba:	b410      	push	{r4}
  401bbc:	4614      	mov	r4, r2
  401bbe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  401bc2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401bc4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  401bc8:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  401bca:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  401bcc:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  401bd0:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  401bd2:	2000      	movs	r0, #0
}
  401bd4:	f85d 4b04 	ldr.w	r4, [sp], #4
  401bd8:	4770      	bx	lr
        return -1;
  401bda:	f04f 30ff 	mov.w	r0, #4294967295
  401bde:	4770      	bx	lr

00401be0 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  401be0:	b410      	push	{r4}
  401be2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  401be6:	6b08      	ldr	r0, [r1, #48]	; 0x30
  401be8:	b280      	uxth	r0, r0
  401bea:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  401bec:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  401bee:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  401bf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  401bf6:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  401bf8:	f85d 4b04 	ldr.w	r4, [sp], #4
  401bfc:	4770      	bx	lr
	...

00401c00 <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401c00:	4b28      	ldr	r3, [pc, #160]	; (401ca4 <twihs_set_speed+0xa4>)
  401c02:	4299      	cmp	r1, r3
  401c04:	d84b      	bhi.n	401c9e <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401c06:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  401c0a:	4299      	cmp	r1, r3
  401c0c:	d92d      	bls.n	401c6a <twihs_set_speed+0x6a>
{
  401c0e:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401c10:	4c25      	ldr	r4, [pc, #148]	; (401ca8 <twihs_set_speed+0xa8>)
  401c12:	fba4 3402 	umull	r3, r4, r4, r2
  401c16:	0ba4      	lsrs	r4, r4, #14
  401c18:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401c1a:	4b24      	ldr	r3, [pc, #144]	; (401cac <twihs_set_speed+0xac>)
  401c1c:	440b      	add	r3, r1
  401c1e:	009b      	lsls	r3, r3, #2
  401c20:	fbb2 f2f3 	udiv	r2, r2, r3
  401c24:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401c26:	2cff      	cmp	r4, #255	; 0xff
  401c28:	d91d      	bls.n	401c66 <twihs_set_speed+0x66>
  401c2a:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  401c2c:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401c2e:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401c30:	2cff      	cmp	r4, #255	; 0xff
  401c32:	d901      	bls.n	401c38 <twihs_set_speed+0x38>
  401c34:	2906      	cmp	r1, #6
  401c36:	d9f9      	bls.n	401c2c <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401c38:	2aff      	cmp	r2, #255	; 0xff
  401c3a:	d907      	bls.n	401c4c <twihs_set_speed+0x4c>
  401c3c:	2906      	cmp	r1, #6
  401c3e:	d805      	bhi.n	401c4c <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  401c40:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  401c42:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401c44:	2aff      	cmp	r2, #255	; 0xff
  401c46:	d901      	bls.n	401c4c <twihs_set_speed+0x4c>
  401c48:	2906      	cmp	r1, #6
  401c4a:	d9f9      	bls.n	401c40 <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401c4c:	0213      	lsls	r3, r2, #8
  401c4e:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401c50:	0409      	lsls	r1, r1, #16
  401c52:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401c56:	430b      	orrs	r3, r1
  401c58:	b2e4      	uxtb	r4, r4
  401c5a:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  401c5c:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  401c5e:	2000      	movs	r0, #0
}
  401c60:	f85d 4b04 	ldr.w	r4, [sp], #4
  401c64:	4770      	bx	lr
	uint32_t ckdiv = 0;
  401c66:	2100      	movs	r1, #0
  401c68:	e7e6      	b.n	401c38 <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401c6a:	0049      	lsls	r1, r1, #1
  401c6c:	fbb2 f2f1 	udiv	r2, r2, r1
  401c70:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401c72:	2aff      	cmp	r2, #255	; 0xff
  401c74:	d911      	bls.n	401c9a <twihs_set_speed+0x9a>
  401c76:	2300      	movs	r3, #0
			ckdiv++;
  401c78:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  401c7a:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401c7c:	2aff      	cmp	r2, #255	; 0xff
  401c7e:	d901      	bls.n	401c84 <twihs_set_speed+0x84>
  401c80:	2b06      	cmp	r3, #6
  401c82:	d9f9      	bls.n	401c78 <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401c84:	0211      	lsls	r1, r2, #8
  401c86:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  401c88:	041b      	lsls	r3, r3, #16
  401c8a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401c8e:	430b      	orrs	r3, r1
  401c90:	b2d2      	uxtb	r2, r2
  401c92:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401c94:	6102      	str	r2, [r0, #16]
	return PASS;
  401c96:	2000      	movs	r0, #0
  401c98:	4770      	bx	lr
	uint32_t ckdiv = 0;
  401c9a:	2300      	movs	r3, #0
  401c9c:	e7f2      	b.n	401c84 <twihs_set_speed+0x84>
		return FAIL;
  401c9e:	2001      	movs	r0, #1
  401ca0:	4770      	bx	lr
  401ca2:	bf00      	nop
  401ca4:	00061a80 	.word	0x00061a80
  401ca8:	057619f1 	.word	0x057619f1
  401cac:	3ffd1200 	.word	0x3ffd1200

00401cb0 <twihs_master_init>:
{
  401cb0:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  401cb2:	f04f 32ff 	mov.w	r2, #4294967295
  401cb6:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  401cb8:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401cba:	2280      	movs	r2, #128	; 0x80
  401cbc:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  401cbe:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401cc0:	2208      	movs	r2, #8
  401cc2:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  401cc4:	2220      	movs	r2, #32
  401cc6:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401cc8:	2204      	movs	r2, #4
  401cca:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401ccc:	680a      	ldr	r2, [r1, #0]
  401cce:	6849      	ldr	r1, [r1, #4]
  401cd0:	4b03      	ldr	r3, [pc, #12]	; (401ce0 <twihs_master_init+0x30>)
  401cd2:	4798      	blx	r3
}
  401cd4:	2801      	cmp	r0, #1
  401cd6:	bf14      	ite	ne
  401cd8:	2000      	movne	r0, #0
  401cda:	2001      	moveq	r0, #1
  401cdc:	bd08      	pop	{r3, pc}
  401cde:	bf00      	nop
  401ce0:	00401c01 	.word	0x00401c01

00401ce4 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  401ce4:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  401ce6:	2a00      	cmp	r2, #0
  401ce8:	d04c      	beq.n	401d84 <twihs_master_read+0xa0>
{
  401cea:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  401cec:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401cee:	2600      	movs	r6, #0
  401cf0:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401cf2:	684b      	ldr	r3, [r1, #4]
  401cf4:	021b      	lsls	r3, r3, #8
  401cf6:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401cfa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  401cfe:	7c0d      	ldrb	r5, [r1, #16]
  401d00:	042d      	lsls	r5, r5, #16
  401d02:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  401d06:	432b      	orrs	r3, r5
  401d08:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401d0a:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401d0c:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401d0e:	b15d      	cbz	r5, 401d28 <twihs_master_read+0x44>
	val = addr[0];
  401d10:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  401d12:	2d01      	cmp	r5, #1
  401d14:	dd02      	ble.n	401d1c <twihs_master_read+0x38>
		val |= addr[1];
  401d16:	784e      	ldrb	r6, [r1, #1]
  401d18:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  401d1c:	2d02      	cmp	r5, #2
  401d1e:	dd04      	ble.n	401d2a <twihs_master_read+0x46>
		val |= addr[2];
  401d20:	7889      	ldrb	r1, [r1, #2]
  401d22:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  401d26:	e000      	b.n	401d2a <twihs_master_read+0x46>
		return 0;
  401d28:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401d2a:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401d2c:	2301      	movs	r3, #1
  401d2e:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401d30:	2502      	movs	r5, #2
  401d32:	e012      	b.n	401d5a <twihs_master_read+0x76>
  401d34:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  401d36:	f013 0f02 	tst.w	r3, #2
  401d3a:	d01b      	beq.n	401d74 <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  401d3c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401d3e:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401d40:	6a03      	ldr	r3, [r0, #32]
  401d42:	f013 0f01 	tst.w	r3, #1
  401d46:	d0fb      	beq.n	401d40 <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  401d48:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  401d4a:	2000      	movs	r0, #0
}
  401d4c:	bc70      	pop	{r4, r5, r6}
  401d4e:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  401d50:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401d52:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  401d56:	3a01      	subs	r2, #1
  401d58:	d0f2      	beq.n	401d40 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401d5a:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401d5c:	f413 7f80 	tst.w	r3, #256	; 0x100
  401d60:	d114      	bne.n	401d8c <twihs_master_read+0xa8>
  401d62:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  401d66:	2a01      	cmp	r2, #1
  401d68:	d0e4      	beq.n	401d34 <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  401d6a:	f013 0f02 	tst.w	r3, #2
  401d6e:	d1ef      	bne.n	401d50 <twihs_master_read+0x6c>
	while (cnt > 0) {
  401d70:	2a00      	cmp	r2, #0
  401d72:	d0e5      	beq.n	401d40 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401d74:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401d76:	f413 7f80 	tst.w	r3, #256	; 0x100
  401d7a:	d105      	bne.n	401d88 <twihs_master_read+0xa4>
		if (!timeout--) {
  401d7c:	3901      	subs	r1, #1
  401d7e:	d1f2      	bne.n	401d66 <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  401d80:	2009      	movs	r0, #9
  401d82:	e7e3      	b.n	401d4c <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  401d84:	2001      	movs	r0, #1
  401d86:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401d88:	2005      	movs	r0, #5
  401d8a:	e7df      	b.n	401d4c <twihs_master_read+0x68>
  401d8c:	2005      	movs	r0, #5
  401d8e:	e7dd      	b.n	401d4c <twihs_master_read+0x68>

00401d90 <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  401d90:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  401d92:	2b00      	cmp	r3, #0
  401d94:	d043      	beq.n	401e1e <twihs_master_write+0x8e>
{
  401d96:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  401d98:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401d9a:	2600      	movs	r6, #0
  401d9c:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401d9e:	7c0a      	ldrb	r2, [r1, #16]
  401da0:	0412      	lsls	r2, r2, #16
  401da2:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401da6:	684d      	ldr	r5, [r1, #4]
  401da8:	022d      	lsls	r5, r5, #8
  401daa:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401dae:	432a      	orrs	r2, r5
  401db0:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401db2:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401db4:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401db6:	b15d      	cbz	r5, 401dd0 <twihs_master_write+0x40>
	val = addr[0];
  401db8:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  401dba:	2d01      	cmp	r5, #1
  401dbc:	dd02      	ble.n	401dc4 <twihs_master_write+0x34>
		val |= addr[1];
  401dbe:	784e      	ldrb	r6, [r1, #1]
  401dc0:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  401dc4:	2d02      	cmp	r5, #2
  401dc6:	dd04      	ble.n	401dd2 <twihs_master_write+0x42>
		val |= addr[2];
  401dc8:	7889      	ldrb	r1, [r1, #2]
  401dca:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  401dce:	e000      	b.n	401dd2 <twihs_master_write+0x42>
		return 0;
  401dd0:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401dd2:	60c2      	str	r2, [r0, #12]
  401dd4:	e004      	b.n	401de0 <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  401dd6:	f814 2b01 	ldrb.w	r2, [r4], #1
  401dda:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  401ddc:	3b01      	subs	r3, #1
  401dde:	d00f      	beq.n	401e00 <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  401de0:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401de2:	f412 7f80 	tst.w	r2, #256	; 0x100
  401de6:	d11e      	bne.n	401e26 <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  401de8:	f012 0f04 	tst.w	r2, #4
  401dec:	d1f3      	bne.n	401dd6 <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  401dee:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401df0:	f412 7f80 	tst.w	r2, #256	; 0x100
  401df4:	d115      	bne.n	401e22 <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  401df6:	f012 0f04 	tst.w	r2, #4
  401dfa:	d1ec      	bne.n	401dd6 <twihs_master_write+0x46>
	while (cnt > 0) {
  401dfc:	2b00      	cmp	r3, #0
  401dfe:	d1f6      	bne.n	401dee <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  401e00:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401e02:	f413 7f80 	tst.w	r3, #256	; 0x100
  401e06:	d111      	bne.n	401e2c <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  401e08:	f013 0f04 	tst.w	r3, #4
  401e0c:	d0f8      	beq.n	401e00 <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401e0e:	2302      	movs	r3, #2
  401e10:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401e12:	6a03      	ldr	r3, [r0, #32]
  401e14:	f013 0f01 	tst.w	r3, #1
  401e18:	d0fb      	beq.n	401e12 <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  401e1a:	2000      	movs	r0, #0
  401e1c:	e004      	b.n	401e28 <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  401e1e:	2001      	movs	r0, #1
  401e20:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401e22:	2005      	movs	r0, #5
  401e24:	e000      	b.n	401e28 <twihs_master_write+0x98>
  401e26:	2005      	movs	r0, #5
}
  401e28:	bc70      	pop	{r4, r5, r6}
  401e2a:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401e2c:	2005      	movs	r0, #5
  401e2e:	e7fb      	b.n	401e28 <twihs_master_write+0x98>

00401e30 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401e30:	6943      	ldr	r3, [r0, #20]
  401e32:	f013 0f02 	tst.w	r3, #2
  401e36:	d002      	beq.n	401e3e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401e38:	61c1      	str	r1, [r0, #28]
	return 0;
  401e3a:	2000      	movs	r0, #0
  401e3c:	4770      	bx	lr
		return 1;
  401e3e:	2001      	movs	r0, #1
}
  401e40:	4770      	bx	lr

00401e42 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401e42:	6943      	ldr	r3, [r0, #20]
  401e44:	f013 0f01 	tst.w	r3, #1
  401e48:	d003      	beq.n	401e52 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401e4a:	6983      	ldr	r3, [r0, #24]
  401e4c:	700b      	strb	r3, [r1, #0]
	return 0;
  401e4e:	2000      	movs	r0, #0
  401e50:	4770      	bx	lr
		return 1;
  401e52:	2001      	movs	r0, #1
}
  401e54:	4770      	bx	lr

00401e56 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401e56:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401e58:	010b      	lsls	r3, r1, #4
  401e5a:	4293      	cmp	r3, r2
  401e5c:	d914      	bls.n	401e88 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401e5e:	00c9      	lsls	r1, r1, #3
  401e60:	084b      	lsrs	r3, r1, #1
  401e62:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401e66:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401e6a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401e6c:	1e5c      	subs	r4, r3, #1
  401e6e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401e72:	428c      	cmp	r4, r1
  401e74:	d901      	bls.n	401e7a <usart_set_async_baudrate+0x24>
		return 1;
  401e76:	2001      	movs	r0, #1
  401e78:	e017      	b.n	401eaa <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401e7a:	6841      	ldr	r1, [r0, #4]
  401e7c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401e80:	6041      	str	r1, [r0, #4]
  401e82:	e00c      	b.n	401e9e <usart_set_async_baudrate+0x48>
		return 1;
  401e84:	2001      	movs	r0, #1
  401e86:	e010      	b.n	401eaa <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401e88:	0859      	lsrs	r1, r3, #1
  401e8a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401e8e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401e92:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401e94:	1e5c      	subs	r4, r3, #1
  401e96:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401e9a:	428c      	cmp	r4, r1
  401e9c:	d8f2      	bhi.n	401e84 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401e9e:	0412      	lsls	r2, r2, #16
  401ea0:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401ea4:	431a      	orrs	r2, r3
  401ea6:	6202      	str	r2, [r0, #32]

	return 0;
  401ea8:	2000      	movs	r0, #0
}
  401eaa:	f85d 4b04 	ldr.w	r4, [sp], #4
  401eae:	4770      	bx	lr

00401eb0 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401eb0:	4b08      	ldr	r3, [pc, #32]	; (401ed4 <usart_reset+0x24>)
  401eb2:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401eb6:	2300      	movs	r3, #0
  401eb8:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401eba:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401ebc:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401ebe:	2388      	movs	r3, #136	; 0x88
  401ec0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401ec2:	2324      	movs	r3, #36	; 0x24
  401ec4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401ec6:	f44f 7380 	mov.w	r3, #256	; 0x100
  401eca:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401ecc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401ed0:	6003      	str	r3, [r0, #0]
  401ed2:	4770      	bx	lr
  401ed4:	55534100 	.word	0x55534100

00401ed8 <usart_init_rs232>:
{
  401ed8:	b570      	push	{r4, r5, r6, lr}
  401eda:	4605      	mov	r5, r0
  401edc:	460c      	mov	r4, r1
  401ede:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401ee0:	4b0f      	ldr	r3, [pc, #60]	; (401f20 <usart_init_rs232+0x48>)
  401ee2:	4798      	blx	r3
	ul_reg_val = 0;
  401ee4:	2200      	movs	r2, #0
  401ee6:	4b0f      	ldr	r3, [pc, #60]	; (401f24 <usart_init_rs232+0x4c>)
  401ee8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401eea:	b1a4      	cbz	r4, 401f16 <usart_init_rs232+0x3e>
  401eec:	4632      	mov	r2, r6
  401eee:	6821      	ldr	r1, [r4, #0]
  401ef0:	4628      	mov	r0, r5
  401ef2:	4b0d      	ldr	r3, [pc, #52]	; (401f28 <usart_init_rs232+0x50>)
  401ef4:	4798      	blx	r3
  401ef6:	4602      	mov	r2, r0
  401ef8:	b978      	cbnz	r0, 401f1a <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401efa:	6863      	ldr	r3, [r4, #4]
  401efc:	68a1      	ldr	r1, [r4, #8]
  401efe:	430b      	orrs	r3, r1
  401f00:	6921      	ldr	r1, [r4, #16]
  401f02:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401f04:	68e1      	ldr	r1, [r4, #12]
  401f06:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401f08:	4906      	ldr	r1, [pc, #24]	; (401f24 <usart_init_rs232+0x4c>)
  401f0a:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401f0c:	6869      	ldr	r1, [r5, #4]
  401f0e:	430b      	orrs	r3, r1
  401f10:	606b      	str	r3, [r5, #4]
}
  401f12:	4610      	mov	r0, r2
  401f14:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401f16:	2201      	movs	r2, #1
  401f18:	e7fb      	b.n	401f12 <usart_init_rs232+0x3a>
  401f1a:	2201      	movs	r2, #1
  401f1c:	e7f9      	b.n	401f12 <usart_init_rs232+0x3a>
  401f1e:	bf00      	nop
  401f20:	00401eb1 	.word	0x00401eb1
  401f24:	20400e0c 	.word	0x20400e0c
  401f28:	00401e57 	.word	0x00401e57

00401f2c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401f2c:	2340      	movs	r3, #64	; 0x40
  401f2e:	6003      	str	r3, [r0, #0]
  401f30:	4770      	bx	lr

00401f32 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401f32:	2310      	movs	r3, #16
  401f34:	6003      	str	r3, [r0, #0]
  401f36:	4770      	bx	lr

00401f38 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401f38:	6943      	ldr	r3, [r0, #20]
  401f3a:	f013 0f02 	tst.w	r3, #2
  401f3e:	d004      	beq.n	401f4a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401f40:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401f44:	61c1      	str	r1, [r0, #28]
	return 0;
  401f46:	2000      	movs	r0, #0
  401f48:	4770      	bx	lr
		return 1;
  401f4a:	2001      	movs	r0, #1
}
  401f4c:	4770      	bx	lr

00401f4e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401f4e:	6943      	ldr	r3, [r0, #20]
  401f50:	f013 0f01 	tst.w	r3, #1
  401f54:	d005      	beq.n	401f62 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401f56:	6983      	ldr	r3, [r0, #24]
  401f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401f5c:	600b      	str	r3, [r1, #0]
	return 0;
  401f5e:	2000      	movs	r0, #0
  401f60:	4770      	bx	lr
		return 1;
  401f62:	2001      	movs	r0, #1
}
  401f64:	4770      	bx	lr

00401f66 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401f66:	e7fe      	b.n	401f66 <Dummy_Handler>

00401f68 <Reset_Handler>:
{
  401f68:	b500      	push	{lr}
  401f6a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401f6c:	4b25      	ldr	r3, [pc, #148]	; (402004 <Reset_Handler+0x9c>)
  401f6e:	4a26      	ldr	r2, [pc, #152]	; (402008 <Reset_Handler+0xa0>)
  401f70:	429a      	cmp	r2, r3
  401f72:	d010      	beq.n	401f96 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401f74:	4b25      	ldr	r3, [pc, #148]	; (40200c <Reset_Handler+0xa4>)
  401f76:	4a23      	ldr	r2, [pc, #140]	; (402004 <Reset_Handler+0x9c>)
  401f78:	429a      	cmp	r2, r3
  401f7a:	d20c      	bcs.n	401f96 <Reset_Handler+0x2e>
  401f7c:	3b01      	subs	r3, #1
  401f7e:	1a9b      	subs	r3, r3, r2
  401f80:	f023 0303 	bic.w	r3, r3, #3
  401f84:	3304      	adds	r3, #4
  401f86:	4413      	add	r3, r2
  401f88:	491f      	ldr	r1, [pc, #124]	; (402008 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401f8a:	f851 0b04 	ldr.w	r0, [r1], #4
  401f8e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401f92:	429a      	cmp	r2, r3
  401f94:	d1f9      	bne.n	401f8a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401f96:	4b1e      	ldr	r3, [pc, #120]	; (402010 <Reset_Handler+0xa8>)
  401f98:	4a1e      	ldr	r2, [pc, #120]	; (402014 <Reset_Handler+0xac>)
  401f9a:	429a      	cmp	r2, r3
  401f9c:	d20a      	bcs.n	401fb4 <Reset_Handler+0x4c>
  401f9e:	3b01      	subs	r3, #1
  401fa0:	1a9b      	subs	r3, r3, r2
  401fa2:	f023 0303 	bic.w	r3, r3, #3
  401fa6:	3304      	adds	r3, #4
  401fa8:	4413      	add	r3, r2
                *pDest++ = 0;
  401faa:	2100      	movs	r1, #0
  401fac:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401fb0:	4293      	cmp	r3, r2
  401fb2:	d1fb      	bne.n	401fac <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401fb4:	4a18      	ldr	r2, [pc, #96]	; (402018 <Reset_Handler+0xb0>)
  401fb6:	4b19      	ldr	r3, [pc, #100]	; (40201c <Reset_Handler+0xb4>)
  401fb8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401fbc:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401fbe:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401fc2:	fab3 f383 	clz	r3, r3
  401fc6:	095b      	lsrs	r3, r3, #5
  401fc8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401fca:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401fcc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401fd0:	2200      	movs	r2, #0
  401fd2:	4b13      	ldr	r3, [pc, #76]	; (402020 <Reset_Handler+0xb8>)
  401fd4:	701a      	strb	r2, [r3, #0]
	return flags;
  401fd6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401fd8:	4a12      	ldr	r2, [pc, #72]	; (402024 <Reset_Handler+0xbc>)
  401fda:	6813      	ldr	r3, [r2, #0]
  401fdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401fe0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401fe2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401fe6:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  401fea:	b129      	cbz	r1, 401ff8 <Reset_Handler+0x90>
		cpu_irq_enable();
  401fec:	2201      	movs	r2, #1
  401fee:	4b0c      	ldr	r3, [pc, #48]	; (402020 <Reset_Handler+0xb8>)
  401ff0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401ff2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401ff6:	b662      	cpsie	i
        __libc_init_array();
  401ff8:	4b0b      	ldr	r3, [pc, #44]	; (402028 <Reset_Handler+0xc0>)
  401ffa:	4798      	blx	r3
        main();
  401ffc:	4b0b      	ldr	r3, [pc, #44]	; (40202c <Reset_Handler+0xc4>)
  401ffe:	4798      	blx	r3
  402000:	e7fe      	b.n	402000 <Reset_Handler+0x98>
  402002:	bf00      	nop
  402004:	20400000 	.word	0x20400000
  402008:	004239a4 	.word	0x004239a4
  40200c:	204009c0 	.word	0x204009c0
  402010:	2040c8ac 	.word	0x2040c8ac
  402014:	204009c0 	.word	0x204009c0
  402018:	e000ed00 	.word	0xe000ed00
  40201c:	00400000 	.word	0x00400000
  402020:	2040000a 	.word	0x2040000a
  402024:	e000ed88 	.word	0xe000ed88
  402028:	004046a9 	.word	0x004046a9
  40202c:	00404575 	.word	0x00404575

00402030 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402030:	4b3b      	ldr	r3, [pc, #236]	; (402120 <SystemCoreClockUpdate+0xf0>)
  402032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402034:	f003 0303 	and.w	r3, r3, #3
  402038:	2b01      	cmp	r3, #1
  40203a:	d01d      	beq.n	402078 <SystemCoreClockUpdate+0x48>
  40203c:	b183      	cbz	r3, 402060 <SystemCoreClockUpdate+0x30>
  40203e:	2b02      	cmp	r3, #2
  402040:	d036      	beq.n	4020b0 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402042:	4b37      	ldr	r3, [pc, #220]	; (402120 <SystemCoreClockUpdate+0xf0>)
  402044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402046:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40204a:	2b70      	cmp	r3, #112	; 0x70
  40204c:	d05f      	beq.n	40210e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40204e:	4b34      	ldr	r3, [pc, #208]	; (402120 <SystemCoreClockUpdate+0xf0>)
  402050:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402052:	4934      	ldr	r1, [pc, #208]	; (402124 <SystemCoreClockUpdate+0xf4>)
  402054:	f3c2 1202 	ubfx	r2, r2, #4, #3
  402058:	680b      	ldr	r3, [r1, #0]
  40205a:	40d3      	lsrs	r3, r2
  40205c:	600b      	str	r3, [r1, #0]
  40205e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402060:	4b31      	ldr	r3, [pc, #196]	; (402128 <SystemCoreClockUpdate+0xf8>)
  402062:	695b      	ldr	r3, [r3, #20]
  402064:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402068:	bf14      	ite	ne
  40206a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40206e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  402072:	4b2c      	ldr	r3, [pc, #176]	; (402124 <SystemCoreClockUpdate+0xf4>)
  402074:	601a      	str	r2, [r3, #0]
  402076:	e7e4      	b.n	402042 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402078:	4b29      	ldr	r3, [pc, #164]	; (402120 <SystemCoreClockUpdate+0xf0>)
  40207a:	6a1b      	ldr	r3, [r3, #32]
  40207c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402080:	d003      	beq.n	40208a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402082:	4a2a      	ldr	r2, [pc, #168]	; (40212c <SystemCoreClockUpdate+0xfc>)
  402084:	4b27      	ldr	r3, [pc, #156]	; (402124 <SystemCoreClockUpdate+0xf4>)
  402086:	601a      	str	r2, [r3, #0]
  402088:	e7db      	b.n	402042 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40208a:	4a29      	ldr	r2, [pc, #164]	; (402130 <SystemCoreClockUpdate+0x100>)
  40208c:	4b25      	ldr	r3, [pc, #148]	; (402124 <SystemCoreClockUpdate+0xf4>)
  40208e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402090:	4b23      	ldr	r3, [pc, #140]	; (402120 <SystemCoreClockUpdate+0xf0>)
  402092:	6a1b      	ldr	r3, [r3, #32]
  402094:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402098:	2b10      	cmp	r3, #16
  40209a:	d005      	beq.n	4020a8 <SystemCoreClockUpdate+0x78>
  40209c:	2b20      	cmp	r3, #32
  40209e:	d1d0      	bne.n	402042 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4020a0:	4a22      	ldr	r2, [pc, #136]	; (40212c <SystemCoreClockUpdate+0xfc>)
  4020a2:	4b20      	ldr	r3, [pc, #128]	; (402124 <SystemCoreClockUpdate+0xf4>)
  4020a4:	601a      	str	r2, [r3, #0]
          break;
  4020a6:	e7cc      	b.n	402042 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4020a8:	4a22      	ldr	r2, [pc, #136]	; (402134 <SystemCoreClockUpdate+0x104>)
  4020aa:	4b1e      	ldr	r3, [pc, #120]	; (402124 <SystemCoreClockUpdate+0xf4>)
  4020ac:	601a      	str	r2, [r3, #0]
          break;
  4020ae:	e7c8      	b.n	402042 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4020b0:	4b1b      	ldr	r3, [pc, #108]	; (402120 <SystemCoreClockUpdate+0xf0>)
  4020b2:	6a1b      	ldr	r3, [r3, #32]
  4020b4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4020b8:	d016      	beq.n	4020e8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4020ba:	4a1c      	ldr	r2, [pc, #112]	; (40212c <SystemCoreClockUpdate+0xfc>)
  4020bc:	4b19      	ldr	r3, [pc, #100]	; (402124 <SystemCoreClockUpdate+0xf4>)
  4020be:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4020c0:	4b17      	ldr	r3, [pc, #92]	; (402120 <SystemCoreClockUpdate+0xf0>)
  4020c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4020c4:	f003 0303 	and.w	r3, r3, #3
  4020c8:	2b02      	cmp	r3, #2
  4020ca:	d1ba      	bne.n	402042 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4020cc:	4a14      	ldr	r2, [pc, #80]	; (402120 <SystemCoreClockUpdate+0xf0>)
  4020ce:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4020d0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4020d2:	4814      	ldr	r0, [pc, #80]	; (402124 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4020d4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4020d8:	6803      	ldr	r3, [r0, #0]
  4020da:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4020de:	b2d2      	uxtb	r2, r2
  4020e0:	fbb3 f3f2 	udiv	r3, r3, r2
  4020e4:	6003      	str	r3, [r0, #0]
  4020e6:	e7ac      	b.n	402042 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4020e8:	4a11      	ldr	r2, [pc, #68]	; (402130 <SystemCoreClockUpdate+0x100>)
  4020ea:	4b0e      	ldr	r3, [pc, #56]	; (402124 <SystemCoreClockUpdate+0xf4>)
  4020ec:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4020ee:	4b0c      	ldr	r3, [pc, #48]	; (402120 <SystemCoreClockUpdate+0xf0>)
  4020f0:	6a1b      	ldr	r3, [r3, #32]
  4020f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4020f6:	2b10      	cmp	r3, #16
  4020f8:	d005      	beq.n	402106 <SystemCoreClockUpdate+0xd6>
  4020fa:	2b20      	cmp	r3, #32
  4020fc:	d1e0      	bne.n	4020c0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4020fe:	4a0b      	ldr	r2, [pc, #44]	; (40212c <SystemCoreClockUpdate+0xfc>)
  402100:	4b08      	ldr	r3, [pc, #32]	; (402124 <SystemCoreClockUpdate+0xf4>)
  402102:	601a      	str	r2, [r3, #0]
          break;
  402104:	e7dc      	b.n	4020c0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  402106:	4a0b      	ldr	r2, [pc, #44]	; (402134 <SystemCoreClockUpdate+0x104>)
  402108:	4b06      	ldr	r3, [pc, #24]	; (402124 <SystemCoreClockUpdate+0xf4>)
  40210a:	601a      	str	r2, [r3, #0]
          break;
  40210c:	e7d8      	b.n	4020c0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40210e:	4a05      	ldr	r2, [pc, #20]	; (402124 <SystemCoreClockUpdate+0xf4>)
  402110:	6813      	ldr	r3, [r2, #0]
  402112:	4909      	ldr	r1, [pc, #36]	; (402138 <SystemCoreClockUpdate+0x108>)
  402114:	fba1 1303 	umull	r1, r3, r1, r3
  402118:	085b      	lsrs	r3, r3, #1
  40211a:	6013      	str	r3, [r2, #0]
  40211c:	4770      	bx	lr
  40211e:	bf00      	nop
  402120:	400e0600 	.word	0x400e0600
  402124:	2040000c 	.word	0x2040000c
  402128:	400e1810 	.word	0x400e1810
  40212c:	00b71b00 	.word	0x00b71b00
  402130:	003d0900 	.word	0x003d0900
  402134:	007a1200 	.word	0x007a1200
  402138:	aaaaaaab 	.word	0xaaaaaaab

0040213c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40213c:	4b16      	ldr	r3, [pc, #88]	; (402198 <system_init_flash+0x5c>)
  40213e:	4298      	cmp	r0, r3
  402140:	d913      	bls.n	40216a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  402142:	4b16      	ldr	r3, [pc, #88]	; (40219c <system_init_flash+0x60>)
  402144:	4298      	cmp	r0, r3
  402146:	d915      	bls.n	402174 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  402148:	4b15      	ldr	r3, [pc, #84]	; (4021a0 <system_init_flash+0x64>)
  40214a:	4298      	cmp	r0, r3
  40214c:	d916      	bls.n	40217c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40214e:	4b15      	ldr	r3, [pc, #84]	; (4021a4 <system_init_flash+0x68>)
  402150:	4298      	cmp	r0, r3
  402152:	d917      	bls.n	402184 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402154:	4b14      	ldr	r3, [pc, #80]	; (4021a8 <system_init_flash+0x6c>)
  402156:	4298      	cmp	r0, r3
  402158:	d918      	bls.n	40218c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40215a:	4b14      	ldr	r3, [pc, #80]	; (4021ac <system_init_flash+0x70>)
  40215c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40215e:	bf94      	ite	ls
  402160:	4a13      	ldrls	r2, [pc, #76]	; (4021b0 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402162:	4a14      	ldrhi	r2, [pc, #80]	; (4021b4 <system_init_flash+0x78>)
  402164:	4b14      	ldr	r3, [pc, #80]	; (4021b8 <system_init_flash+0x7c>)
  402166:	601a      	str	r2, [r3, #0]
  402168:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40216a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40216e:	4b12      	ldr	r3, [pc, #72]	; (4021b8 <system_init_flash+0x7c>)
  402170:	601a      	str	r2, [r3, #0]
  402172:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402174:	4a11      	ldr	r2, [pc, #68]	; (4021bc <system_init_flash+0x80>)
  402176:	4b10      	ldr	r3, [pc, #64]	; (4021b8 <system_init_flash+0x7c>)
  402178:	601a      	str	r2, [r3, #0]
  40217a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40217c:	4a10      	ldr	r2, [pc, #64]	; (4021c0 <system_init_flash+0x84>)
  40217e:	4b0e      	ldr	r3, [pc, #56]	; (4021b8 <system_init_flash+0x7c>)
  402180:	601a      	str	r2, [r3, #0]
  402182:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402184:	4a0f      	ldr	r2, [pc, #60]	; (4021c4 <system_init_flash+0x88>)
  402186:	4b0c      	ldr	r3, [pc, #48]	; (4021b8 <system_init_flash+0x7c>)
  402188:	601a      	str	r2, [r3, #0]
  40218a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40218c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402190:	4b09      	ldr	r3, [pc, #36]	; (4021b8 <system_init_flash+0x7c>)
  402192:	601a      	str	r2, [r3, #0]
  402194:	4770      	bx	lr
  402196:	bf00      	nop
  402198:	015ef3bf 	.word	0x015ef3bf
  40219c:	02bde77f 	.word	0x02bde77f
  4021a0:	041cdb3f 	.word	0x041cdb3f
  4021a4:	057bceff 	.word	0x057bceff
  4021a8:	06dac2bf 	.word	0x06dac2bf
  4021ac:	0839b67f 	.word	0x0839b67f
  4021b0:	04000500 	.word	0x04000500
  4021b4:	04000600 	.word	0x04000600
  4021b8:	400e0c00 	.word	0x400e0c00
  4021bc:	04000100 	.word	0x04000100
  4021c0:	04000200 	.word	0x04000200
  4021c4:	04000300 	.word	0x04000300

004021c8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4021c8:	4b0a      	ldr	r3, [pc, #40]	; (4021f4 <_sbrk+0x2c>)
  4021ca:	681b      	ldr	r3, [r3, #0]
  4021cc:	b153      	cbz	r3, 4021e4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4021ce:	4b09      	ldr	r3, [pc, #36]	; (4021f4 <_sbrk+0x2c>)
  4021d0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4021d2:	181a      	adds	r2, r3, r0
  4021d4:	4908      	ldr	r1, [pc, #32]	; (4021f8 <_sbrk+0x30>)
  4021d6:	4291      	cmp	r1, r2
  4021d8:	db08      	blt.n	4021ec <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4021da:	4610      	mov	r0, r2
  4021dc:	4a05      	ldr	r2, [pc, #20]	; (4021f4 <_sbrk+0x2c>)
  4021de:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4021e0:	4618      	mov	r0, r3
  4021e2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4021e4:	4a05      	ldr	r2, [pc, #20]	; (4021fc <_sbrk+0x34>)
  4021e6:	4b03      	ldr	r3, [pc, #12]	; (4021f4 <_sbrk+0x2c>)
  4021e8:	601a      	str	r2, [r3, #0]
  4021ea:	e7f0      	b.n	4021ce <_sbrk+0x6>
		return (caddr_t) -1;	
  4021ec:	f04f 30ff 	mov.w	r0, #4294967295
}
  4021f0:	4770      	bx	lr
  4021f2:	bf00      	nop
  4021f4:	20400e10 	.word	0x20400e10
  4021f8:	2045fffc 	.word	0x2045fffc
  4021fc:	2040eab0 	.word	0x2040eab0

00402200 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402200:	f04f 30ff 	mov.w	r0, #4294967295
  402204:	4770      	bx	lr

00402206 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  402206:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40220a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40220c:	2000      	movs	r0, #0
  40220e:	4770      	bx	lr

00402210 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402210:	2001      	movs	r0, #1
  402212:	4770      	bx	lr

00402214 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402214:	2000      	movs	r0, #0
  402216:	4770      	bx	lr

00402218 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  402218:	f100 0308 	add.w	r3, r0, #8
  40221c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40221e:	f04f 32ff 	mov.w	r2, #4294967295
  402222:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  402224:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  402226:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  402228:	2300      	movs	r3, #0
  40222a:	6003      	str	r3, [r0, #0]
  40222c:	4770      	bx	lr

0040222e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  40222e:	2300      	movs	r3, #0
  402230:	6103      	str	r3, [r0, #16]
  402232:	4770      	bx	lr

00402234 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  402234:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  402236:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  402238:	689a      	ldr	r2, [r3, #8]
  40223a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  40223c:	689a      	ldr	r2, [r3, #8]
  40223e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  402240:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  402242:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  402244:	6803      	ldr	r3, [r0, #0]
  402246:	3301      	adds	r3, #1
  402248:	6003      	str	r3, [r0, #0]
  40224a:	4770      	bx	lr

0040224c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  40224c:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  40224e:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  402250:	f1b5 3fff 	cmp.w	r5, #4294967295
  402254:	d002      	beq.n	40225c <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  402256:	f100 0208 	add.w	r2, r0, #8
  40225a:	e002      	b.n	402262 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  40225c:	6902      	ldr	r2, [r0, #16]
  40225e:	e004      	b.n	40226a <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  402260:	461a      	mov	r2, r3
  402262:	6853      	ldr	r3, [r2, #4]
  402264:	681c      	ldr	r4, [r3, #0]
  402266:	42a5      	cmp	r5, r4
  402268:	d2fa      	bcs.n	402260 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40226a:	6853      	ldr	r3, [r2, #4]
  40226c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  40226e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  402270:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  402272:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  402274:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  402276:	6803      	ldr	r3, [r0, #0]
  402278:	3301      	adds	r3, #1
  40227a:	6003      	str	r3, [r0, #0]
}
  40227c:	bc30      	pop	{r4, r5}
  40227e:	4770      	bx	lr

00402280 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  402280:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  402282:	6842      	ldr	r2, [r0, #4]
  402284:	6881      	ldr	r1, [r0, #8]
  402286:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  402288:	6882      	ldr	r2, [r0, #8]
  40228a:	6841      	ldr	r1, [r0, #4]
  40228c:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40228e:	685a      	ldr	r2, [r3, #4]
  402290:	4290      	cmp	r0, r2
  402292:	d005      	beq.n	4022a0 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  402294:	2200      	movs	r2, #0
  402296:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  402298:	6818      	ldr	r0, [r3, #0]
  40229a:	3801      	subs	r0, #1
  40229c:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  40229e:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4022a0:	6882      	ldr	r2, [r0, #8]
  4022a2:	605a      	str	r2, [r3, #4]
  4022a4:	e7f6      	b.n	402294 <uxListRemove+0x14>
	...

004022a8 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  4022a8:	4b0d      	ldr	r3, [pc, #52]	; (4022e0 <prvTaskExitError+0x38>)
  4022aa:	681b      	ldr	r3, [r3, #0]
  4022ac:	f1b3 3fff 	cmp.w	r3, #4294967295
  4022b0:	d00a      	beq.n	4022c8 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4022b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022b6:	b672      	cpsid	i
  4022b8:	f383 8811 	msr	BASEPRI, r3
  4022bc:	f3bf 8f6f 	isb	sy
  4022c0:	f3bf 8f4f 	dsb	sy
  4022c4:	b662      	cpsie	i
  4022c6:	e7fe      	b.n	4022c6 <prvTaskExitError+0x1e>
  4022c8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022cc:	b672      	cpsid	i
  4022ce:	f383 8811 	msr	BASEPRI, r3
  4022d2:	f3bf 8f6f 	isb	sy
  4022d6:	f3bf 8f4f 	dsb	sy
  4022da:	b662      	cpsie	i
  4022dc:	e7fe      	b.n	4022dc <prvTaskExitError+0x34>
  4022de:	bf00      	nop
  4022e0:	20400010 	.word	0x20400010

004022e4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4022e4:	4806      	ldr	r0, [pc, #24]	; (402300 <prvPortStartFirstTask+0x1c>)
  4022e6:	6800      	ldr	r0, [r0, #0]
  4022e8:	6800      	ldr	r0, [r0, #0]
  4022ea:	f380 8808 	msr	MSP, r0
  4022ee:	b662      	cpsie	i
  4022f0:	b661      	cpsie	f
  4022f2:	f3bf 8f4f 	dsb	sy
  4022f6:	f3bf 8f6f 	isb	sy
  4022fa:	df00      	svc	0
  4022fc:	bf00      	nop
  4022fe:	0000      	.short	0x0000
  402300:	e000ed08 	.word	0xe000ed08

00402304 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  402304:	f8df 000c 	ldr.w	r0, [pc, #12]	; 402314 <vPortEnableVFP+0x10>
  402308:	6801      	ldr	r1, [r0, #0]
  40230a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40230e:	6001      	str	r1, [r0, #0]
  402310:	4770      	bx	lr
  402312:	0000      	.short	0x0000
  402314:	e000ed88 	.word	0xe000ed88

00402318 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  402318:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  40231c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  402320:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  402324:	4b05      	ldr	r3, [pc, #20]	; (40233c <pxPortInitialiseStack+0x24>)
  402326:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  40232a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  40232e:	f06f 0302 	mvn.w	r3, #2
  402332:	f840 3c24 	str.w	r3, [r0, #-36]
}
  402336:	3844      	subs	r0, #68	; 0x44
  402338:	4770      	bx	lr
  40233a:	bf00      	nop
  40233c:	004022a9 	.word	0x004022a9

00402340 <SVC_Handler>:
	__asm volatile (
  402340:	4b06      	ldr	r3, [pc, #24]	; (40235c <pxCurrentTCBConst2>)
  402342:	6819      	ldr	r1, [r3, #0]
  402344:	6808      	ldr	r0, [r1, #0]
  402346:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40234a:	f380 8809 	msr	PSP, r0
  40234e:	f3bf 8f6f 	isb	sy
  402352:	f04f 0000 	mov.w	r0, #0
  402356:	f380 8811 	msr	BASEPRI, r0
  40235a:	4770      	bx	lr

0040235c <pxCurrentTCBConst2>:
  40235c:	2040c624 	.word	0x2040c624
  402360:	4770      	bx	lr
  402362:	bf00      	nop

00402364 <vPortEnterCritical>:
  402364:	f04f 0380 	mov.w	r3, #128	; 0x80
  402368:	b672      	cpsid	i
  40236a:	f383 8811 	msr	BASEPRI, r3
  40236e:	f3bf 8f6f 	isb	sy
  402372:	f3bf 8f4f 	dsb	sy
  402376:	b662      	cpsie	i
	uxCriticalNesting++;
  402378:	4a0b      	ldr	r2, [pc, #44]	; (4023a8 <vPortEnterCritical+0x44>)
  40237a:	6813      	ldr	r3, [r2, #0]
  40237c:	3301      	adds	r3, #1
  40237e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  402380:	2b01      	cmp	r3, #1
  402382:	d10f      	bne.n	4023a4 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  402384:	4b09      	ldr	r3, [pc, #36]	; (4023ac <vPortEnterCritical+0x48>)
  402386:	681b      	ldr	r3, [r3, #0]
  402388:	f013 0fff 	tst.w	r3, #255	; 0xff
  40238c:	d00a      	beq.n	4023a4 <vPortEnterCritical+0x40>
  40238e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402392:	b672      	cpsid	i
  402394:	f383 8811 	msr	BASEPRI, r3
  402398:	f3bf 8f6f 	isb	sy
  40239c:	f3bf 8f4f 	dsb	sy
  4023a0:	b662      	cpsie	i
  4023a2:	e7fe      	b.n	4023a2 <vPortEnterCritical+0x3e>
  4023a4:	4770      	bx	lr
  4023a6:	bf00      	nop
  4023a8:	20400010 	.word	0x20400010
  4023ac:	e000ed04 	.word	0xe000ed04

004023b0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  4023b0:	4b0a      	ldr	r3, [pc, #40]	; (4023dc <vPortExitCritical+0x2c>)
  4023b2:	681b      	ldr	r3, [r3, #0]
  4023b4:	b953      	cbnz	r3, 4023cc <vPortExitCritical+0x1c>
  4023b6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4023ba:	b672      	cpsid	i
  4023bc:	f383 8811 	msr	BASEPRI, r3
  4023c0:	f3bf 8f6f 	isb	sy
  4023c4:	f3bf 8f4f 	dsb	sy
  4023c8:	b662      	cpsie	i
  4023ca:	e7fe      	b.n	4023ca <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  4023cc:	3b01      	subs	r3, #1
  4023ce:	4a03      	ldr	r2, [pc, #12]	; (4023dc <vPortExitCritical+0x2c>)
  4023d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4023d2:	b90b      	cbnz	r3, 4023d8 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4023d4:	f383 8811 	msr	BASEPRI, r3
  4023d8:	4770      	bx	lr
  4023da:	bf00      	nop
  4023dc:	20400010 	.word	0x20400010

004023e0 <PendSV_Handler>:
	__asm volatile
  4023e0:	f3ef 8009 	mrs	r0, PSP
  4023e4:	f3bf 8f6f 	isb	sy
  4023e8:	4b15      	ldr	r3, [pc, #84]	; (402440 <pxCurrentTCBConst>)
  4023ea:	681a      	ldr	r2, [r3, #0]
  4023ec:	f01e 0f10 	tst.w	lr, #16
  4023f0:	bf08      	it	eq
  4023f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  4023f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4023fa:	6010      	str	r0, [r2, #0]
  4023fc:	f84d 3d04 	str.w	r3, [sp, #-4]!
  402400:	f04f 0080 	mov.w	r0, #128	; 0x80
  402404:	b672      	cpsid	i
  402406:	f380 8811 	msr	BASEPRI, r0
  40240a:	f3bf 8f4f 	dsb	sy
  40240e:	f3bf 8f6f 	isb	sy
  402412:	b662      	cpsie	i
  402414:	f001 f976 	bl	403704 <vTaskSwitchContext>
  402418:	f04f 0000 	mov.w	r0, #0
  40241c:	f380 8811 	msr	BASEPRI, r0
  402420:	bc08      	pop	{r3}
  402422:	6819      	ldr	r1, [r3, #0]
  402424:	6808      	ldr	r0, [r1, #0]
  402426:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40242a:	f01e 0f10 	tst.w	lr, #16
  40242e:	bf08      	it	eq
  402430:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  402434:	f380 8809 	msr	PSP, r0
  402438:	f3bf 8f6f 	isb	sy
  40243c:	4770      	bx	lr
  40243e:	bf00      	nop

00402440 <pxCurrentTCBConst>:
  402440:	2040c624 	.word	0x2040c624
  402444:	4770      	bx	lr
  402446:	bf00      	nop

00402448 <SysTick_Handler>:
{
  402448:	b508      	push	{r3, lr}
	__asm volatile
  40244a:	f3ef 8311 	mrs	r3, BASEPRI
  40244e:	f04f 0280 	mov.w	r2, #128	; 0x80
  402452:	b672      	cpsid	i
  402454:	f382 8811 	msr	BASEPRI, r2
  402458:	f3bf 8f6f 	isb	sy
  40245c:	f3bf 8f4f 	dsb	sy
  402460:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  402462:	4b05      	ldr	r3, [pc, #20]	; (402478 <SysTick_Handler+0x30>)
  402464:	4798      	blx	r3
  402466:	b118      	cbz	r0, 402470 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  402468:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40246c:	4b03      	ldr	r3, [pc, #12]	; (40247c <SysTick_Handler+0x34>)
  40246e:	601a      	str	r2, [r3, #0]
	__asm volatile
  402470:	2300      	movs	r3, #0
  402472:	f383 8811 	msr	BASEPRI, r3
  402476:	bd08      	pop	{r3, pc}
  402478:	00403371 	.word	0x00403371
  40247c:	e000ed04 	.word	0xe000ed04

00402480 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  402480:	4a03      	ldr	r2, [pc, #12]	; (402490 <vPortSetupTimerInterrupt+0x10>)
  402482:	4b04      	ldr	r3, [pc, #16]	; (402494 <vPortSetupTimerInterrupt+0x14>)
  402484:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  402486:	2207      	movs	r2, #7
  402488:	3b04      	subs	r3, #4
  40248a:	601a      	str	r2, [r3, #0]
  40248c:	4770      	bx	lr
  40248e:	bf00      	nop
  402490:	0003a97f 	.word	0x0003a97f
  402494:	e000e014 	.word	0xe000e014

00402498 <xPortStartScheduler>:
{
  402498:	b500      	push	{lr}
  40249a:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  40249c:	4b25      	ldr	r3, [pc, #148]	; (402534 <xPortStartScheduler+0x9c>)
  40249e:	781a      	ldrb	r2, [r3, #0]
  4024a0:	b2d2      	uxtb	r2, r2
  4024a2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  4024a4:	22ff      	movs	r2, #255	; 0xff
  4024a6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  4024a8:	781b      	ldrb	r3, [r3, #0]
  4024aa:	b2db      	uxtb	r3, r3
  4024ac:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  4024b0:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4024b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4024b8:	4a1f      	ldr	r2, [pc, #124]	; (402538 <xPortStartScheduler+0xa0>)
  4024ba:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  4024bc:	2207      	movs	r2, #7
  4024be:	4b1f      	ldr	r3, [pc, #124]	; (40253c <xPortStartScheduler+0xa4>)
  4024c0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4024c2:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4024c6:	f013 0f80 	tst.w	r3, #128	; 0x80
  4024ca:	d010      	beq.n	4024ee <xPortStartScheduler+0x56>
  4024cc:	2206      	movs	r2, #6
  4024ce:	e000      	b.n	4024d2 <xPortStartScheduler+0x3a>
  4024d0:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  4024d2:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4024d6:	005b      	lsls	r3, r3, #1
  4024d8:	b2db      	uxtb	r3, r3
  4024da:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4024de:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4024e2:	1e51      	subs	r1, r2, #1
  4024e4:	f013 0f80 	tst.w	r3, #128	; 0x80
  4024e8:	d1f2      	bne.n	4024d0 <xPortStartScheduler+0x38>
  4024ea:	4b14      	ldr	r3, [pc, #80]	; (40253c <xPortStartScheduler+0xa4>)
  4024ec:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4024ee:	4a13      	ldr	r2, [pc, #76]	; (40253c <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  4024f0:	6813      	ldr	r3, [r2, #0]
  4024f2:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4024f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4024f8:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  4024fa:	9b01      	ldr	r3, [sp, #4]
  4024fc:	b2db      	uxtb	r3, r3
  4024fe:	4a0d      	ldr	r2, [pc, #52]	; (402534 <xPortStartScheduler+0x9c>)
  402500:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  402502:	4b0f      	ldr	r3, [pc, #60]	; (402540 <xPortStartScheduler+0xa8>)
  402504:	681a      	ldr	r2, [r3, #0]
  402506:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  40250a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  40250c:	681a      	ldr	r2, [r3, #0]
  40250e:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  402512:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  402514:	4b0b      	ldr	r3, [pc, #44]	; (402544 <xPortStartScheduler+0xac>)
  402516:	4798      	blx	r3
	uxCriticalNesting = 0;
  402518:	2200      	movs	r2, #0
  40251a:	4b0b      	ldr	r3, [pc, #44]	; (402548 <xPortStartScheduler+0xb0>)
  40251c:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  40251e:	4b0b      	ldr	r3, [pc, #44]	; (40254c <xPortStartScheduler+0xb4>)
  402520:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  402522:	4a0b      	ldr	r2, [pc, #44]	; (402550 <xPortStartScheduler+0xb8>)
  402524:	6813      	ldr	r3, [r2, #0]
  402526:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  40252a:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  40252c:	4b09      	ldr	r3, [pc, #36]	; (402554 <xPortStartScheduler+0xbc>)
  40252e:	4798      	blx	r3
	prvTaskExitError();
  402530:	4b09      	ldr	r3, [pc, #36]	; (402558 <xPortStartScheduler+0xc0>)
  402532:	4798      	blx	r3
  402534:	e000e400 	.word	0xe000e400
  402538:	20400e14 	.word	0x20400e14
  40253c:	20400e18 	.word	0x20400e18
  402540:	e000ed20 	.word	0xe000ed20
  402544:	00402481 	.word	0x00402481
  402548:	20400010 	.word	0x20400010
  40254c:	00402305 	.word	0x00402305
  402550:	e000ef34 	.word	0xe000ef34
  402554:	004022e5 	.word	0x004022e5
  402558:	004022a9 	.word	0x004022a9

0040255c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  40255c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  402560:	2b0f      	cmp	r3, #15
  402562:	d911      	bls.n	402588 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  402564:	4a12      	ldr	r2, [pc, #72]	; (4025b0 <vPortValidateInterruptPriority+0x54>)
  402566:	5c9b      	ldrb	r3, [r3, r2]
  402568:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  40256a:	4a12      	ldr	r2, [pc, #72]	; (4025b4 <vPortValidateInterruptPriority+0x58>)
  40256c:	7812      	ldrb	r2, [r2, #0]
  40256e:	429a      	cmp	r2, r3
  402570:	d90a      	bls.n	402588 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  402572:	f04f 0380 	mov.w	r3, #128	; 0x80
  402576:	b672      	cpsid	i
  402578:	f383 8811 	msr	BASEPRI, r3
  40257c:	f3bf 8f6f 	isb	sy
  402580:	f3bf 8f4f 	dsb	sy
  402584:	b662      	cpsie	i
  402586:	e7fe      	b.n	402586 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  402588:	4b0b      	ldr	r3, [pc, #44]	; (4025b8 <vPortValidateInterruptPriority+0x5c>)
  40258a:	681b      	ldr	r3, [r3, #0]
  40258c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  402590:	4a0a      	ldr	r2, [pc, #40]	; (4025bc <vPortValidateInterruptPriority+0x60>)
  402592:	6812      	ldr	r2, [r2, #0]
  402594:	4293      	cmp	r3, r2
  402596:	d90a      	bls.n	4025ae <vPortValidateInterruptPriority+0x52>
  402598:	f04f 0380 	mov.w	r3, #128	; 0x80
  40259c:	b672      	cpsid	i
  40259e:	f383 8811 	msr	BASEPRI, r3
  4025a2:	f3bf 8f6f 	isb	sy
  4025a6:	f3bf 8f4f 	dsb	sy
  4025aa:	b662      	cpsie	i
  4025ac:	e7fe      	b.n	4025ac <vPortValidateInterruptPriority+0x50>
  4025ae:	4770      	bx	lr
  4025b0:	e000e3f0 	.word	0xe000e3f0
  4025b4:	20400e14 	.word	0x20400e14
  4025b8:	e000ed0c 	.word	0xe000ed0c
  4025bc:	20400e18 	.word	0x20400e18

004025c0 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  4025c0:	b538      	push	{r3, r4, r5, lr}
  4025c2:	4604      	mov	r4, r0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  4025c4:	f010 0f07 	tst.w	r0, #7
  4025c8:	d002      	beq.n	4025d0 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  4025ca:	f020 0407 	bic.w	r4, r0, #7
  4025ce:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
  4025d0:	4b11      	ldr	r3, [pc, #68]	; (402618 <pvPortMalloc+0x58>)
  4025d2:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  4025d4:	4b11      	ldr	r3, [pc, #68]	; (40261c <pvPortMalloc+0x5c>)
  4025d6:	681b      	ldr	r3, [r3, #0]
  4025d8:	b193      	cbz	r3, 402600 <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  4025da:	4b11      	ldr	r3, [pc, #68]	; (402620 <pvPortMalloc+0x60>)
  4025dc:	681b      	ldr	r3, [r3, #0]
  4025de:	441c      	add	r4, r3
  4025e0:	42a3      	cmp	r3, r4
  4025e2:	d213      	bcs.n	40260c <pvPortMalloc+0x4c>
  4025e4:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  4025e8:	4294      	cmp	r4, r2
  4025ea:	d80f      	bhi.n	40260c <pvPortMalloc+0x4c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  4025ec:	4a0b      	ldr	r2, [pc, #44]	; (40261c <pvPortMalloc+0x5c>)
  4025ee:	6815      	ldr	r5, [r2, #0]
  4025f0:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
  4025f2:	4b0b      	ldr	r3, [pc, #44]	; (402620 <pvPortMalloc+0x60>)
  4025f4:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  4025f6:	4b0b      	ldr	r3, [pc, #44]	; (402624 <pvPortMalloc+0x64>)
  4025f8:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4025fa:	b14d      	cbz	r5, 402610 <pvPortMalloc+0x50>
		}
	}
	#endif

	return pvReturn;
}
  4025fc:	4628      	mov	r0, r5
  4025fe:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  402600:	4b09      	ldr	r3, [pc, #36]	; (402628 <pvPortMalloc+0x68>)
  402602:	f023 0307 	bic.w	r3, r3, #7
  402606:	4a05      	ldr	r2, [pc, #20]	; (40261c <pvPortMalloc+0x5c>)
  402608:	6013      	str	r3, [r2, #0]
  40260a:	e7e6      	b.n	4025da <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
  40260c:	4b05      	ldr	r3, [pc, #20]	; (402624 <pvPortMalloc+0x64>)
  40260e:	4798      	blx	r3
			vApplicationMallocFailedHook();
  402610:	4b06      	ldr	r3, [pc, #24]	; (40262c <pvPortMalloc+0x6c>)
  402612:	4798      	blx	r3
  402614:	2500      	movs	r5, #0
	return pvReturn;
  402616:	e7f1      	b.n	4025fc <pvPortMalloc+0x3c>
  402618:	00403355 	.word	0x00403355
  40261c:	20400e1c 	.word	0x20400e1c
  402620:	2040c620 	.word	0x2040c620
  402624:	004034bd 	.word	0x004034bd
  402628:	20400e28 	.word	0x20400e28
  40262c:	0040434f 	.word	0x0040434f

00402630 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
  402630:	b150      	cbz	r0, 402648 <vPortFree+0x18>
  402632:	f04f 0380 	mov.w	r3, #128	; 0x80
  402636:	b672      	cpsid	i
  402638:	f383 8811 	msr	BASEPRI, r3
  40263c:	f3bf 8f6f 	isb	sy
  402640:	f3bf 8f4f 	dsb	sy
  402644:	b662      	cpsie	i
  402646:	e7fe      	b.n	402646 <vPortFree+0x16>
  402648:	4770      	bx	lr
	...

0040264c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  40264c:	b538      	push	{r3, r4, r5, lr}
  40264e:	4604      	mov	r4, r0
  402650:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  402652:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402654:	b95a      	cbnz	r2, 40266e <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402656:	6803      	ldr	r3, [r0, #0]
  402658:	2b00      	cmp	r3, #0
  40265a:	d12e      	bne.n	4026ba <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  40265c:	6840      	ldr	r0, [r0, #4]
  40265e:	4b1b      	ldr	r3, [pc, #108]	; (4026cc <prvCopyDataToQueue+0x80>)
  402660:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  402662:	2300      	movs	r3, #0
  402664:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  402666:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402668:	3301      	adds	r3, #1
  40266a:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  40266c:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  40266e:	b96d      	cbnz	r5, 40268c <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  402670:	6880      	ldr	r0, [r0, #8]
  402672:	4b17      	ldr	r3, [pc, #92]	; (4026d0 <prvCopyDataToQueue+0x84>)
  402674:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  402676:	68a3      	ldr	r3, [r4, #8]
  402678:	6c22      	ldr	r2, [r4, #64]	; 0x40
  40267a:	4413      	add	r3, r2
  40267c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  40267e:	6862      	ldr	r2, [r4, #4]
  402680:	4293      	cmp	r3, r2
  402682:	d31c      	bcc.n	4026be <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  402684:	6823      	ldr	r3, [r4, #0]
  402686:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  402688:	2000      	movs	r0, #0
  40268a:	e7ec      	b.n	402666 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40268c:	68c0      	ldr	r0, [r0, #12]
  40268e:	4b10      	ldr	r3, [pc, #64]	; (4026d0 <prvCopyDataToQueue+0x84>)
  402690:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  402692:	6c23      	ldr	r3, [r4, #64]	; 0x40
  402694:	425b      	negs	r3, r3
  402696:	68e2      	ldr	r2, [r4, #12]
  402698:	441a      	add	r2, r3
  40269a:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  40269c:	6821      	ldr	r1, [r4, #0]
  40269e:	428a      	cmp	r2, r1
  4026a0:	d202      	bcs.n	4026a8 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4026a2:	6862      	ldr	r2, [r4, #4]
  4026a4:	4413      	add	r3, r2
  4026a6:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  4026a8:	2d02      	cmp	r5, #2
  4026aa:	d10a      	bne.n	4026c2 <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4026ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4026ae:	b153      	cbz	r3, 4026c6 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  4026b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4026b2:	3b01      	subs	r3, #1
  4026b4:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  4026b6:	2000      	movs	r0, #0
  4026b8:	e7d5      	b.n	402666 <prvCopyDataToQueue+0x1a>
  4026ba:	2000      	movs	r0, #0
  4026bc:	e7d3      	b.n	402666 <prvCopyDataToQueue+0x1a>
  4026be:	2000      	movs	r0, #0
  4026c0:	e7d1      	b.n	402666 <prvCopyDataToQueue+0x1a>
  4026c2:	2000      	movs	r0, #0
  4026c4:	e7cf      	b.n	402666 <prvCopyDataToQueue+0x1a>
  4026c6:	2000      	movs	r0, #0
  4026c8:	e7cd      	b.n	402666 <prvCopyDataToQueue+0x1a>
  4026ca:	bf00      	nop
  4026cc:	00403b05 	.word	0x00403b05
  4026d0:	00404c91 	.word	0x00404c91

004026d4 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  4026d4:	b530      	push	{r4, r5, lr}
  4026d6:	b083      	sub	sp, #12
  4026d8:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  4026da:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  4026dc:	b174      	cbz	r4, 4026fc <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  4026de:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4026e0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4026e2:	429a      	cmp	r2, r3
  4026e4:	d315      	bcc.n	402712 <prvNotifyQueueSetContainer+0x3e>
  4026e6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4026ea:	b672      	cpsid	i
  4026ec:	f383 8811 	msr	BASEPRI, r3
  4026f0:	f3bf 8f6f 	isb	sy
  4026f4:	f3bf 8f4f 	dsb	sy
  4026f8:	b662      	cpsie	i
  4026fa:	e7fe      	b.n	4026fa <prvNotifyQueueSetContainer+0x26>
  4026fc:	f04f 0380 	mov.w	r3, #128	; 0x80
  402700:	b672      	cpsid	i
  402702:	f383 8811 	msr	BASEPRI, r3
  402706:	f3bf 8f6f 	isb	sy
  40270a:	f3bf 8f4f 	dsb	sy
  40270e:	b662      	cpsie	i
  402710:	e7fe      	b.n	402710 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  402712:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402714:	4293      	cmp	r3, r2
  402716:	d803      	bhi.n	402720 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  402718:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  40271a:	4628      	mov	r0, r5
  40271c:	b003      	add	sp, #12
  40271e:	bd30      	pop	{r4, r5, pc}
  402720:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  402722:	a901      	add	r1, sp, #4
  402724:	4620      	mov	r0, r4
  402726:	4b0b      	ldr	r3, [pc, #44]	; (402754 <prvNotifyQueueSetContainer+0x80>)
  402728:	4798      	blx	r3
  40272a:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  40272c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40272e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402732:	d10a      	bne.n	40274a <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  402734:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402736:	2b00      	cmp	r3, #0
  402738:	d0ef      	beq.n	40271a <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  40273a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40273e:	4b06      	ldr	r3, [pc, #24]	; (402758 <prvNotifyQueueSetContainer+0x84>)
  402740:	4798      	blx	r3
  402742:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  402744:	bf18      	it	ne
  402746:	2501      	movne	r5, #1
  402748:	e7e7      	b.n	40271a <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  40274a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40274c:	3301      	adds	r3, #1
  40274e:	64a3      	str	r3, [r4, #72]	; 0x48
  402750:	e7e3      	b.n	40271a <prvNotifyQueueSetContainer+0x46>
  402752:	bf00      	nop
  402754:	0040264d 	.word	0x0040264d
  402758:	004038d9 	.word	0x004038d9

0040275c <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  40275c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40275e:	b172      	cbz	r2, 40277e <prvCopyDataFromQueue+0x22>
{
  402760:	b510      	push	{r4, lr}
  402762:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  402764:	68c4      	ldr	r4, [r0, #12]
  402766:	4414      	add	r4, r2
  402768:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  40276a:	6840      	ldr	r0, [r0, #4]
  40276c:	4284      	cmp	r4, r0
  40276e:	d301      	bcc.n	402774 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  402770:	6818      	ldr	r0, [r3, #0]
  402772:	60d8      	str	r0, [r3, #12]
  402774:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  402776:	68d9      	ldr	r1, [r3, #12]
  402778:	4b01      	ldr	r3, [pc, #4]	; (402780 <prvCopyDataFromQueue+0x24>)
  40277a:	4798      	blx	r3
  40277c:	bd10      	pop	{r4, pc}
  40277e:	4770      	bx	lr
  402780:	00404c91 	.word	0x00404c91

00402784 <prvUnlockQueue>:
{
  402784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402786:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  402788:	4b22      	ldr	r3, [pc, #136]	; (402814 <prvUnlockQueue+0x90>)
  40278a:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40278c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40278e:	2b00      	cmp	r3, #0
  402790:	dd1b      	ble.n	4027ca <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  402792:	4d21      	ldr	r5, [pc, #132]	; (402818 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  402794:	4f21      	ldr	r7, [pc, #132]	; (40281c <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402796:	4e22      	ldr	r6, [pc, #136]	; (402820 <prvUnlockQueue+0x9c>)
  402798:	e00b      	b.n	4027b2 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40279a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40279c:	b1ab      	cbz	r3, 4027ca <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40279e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4027a2:	47b0      	blx	r6
  4027a4:	b978      	cbnz	r0, 4027c6 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  4027a6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4027a8:	3b01      	subs	r3, #1
  4027aa:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4027ac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4027ae:	2b00      	cmp	r3, #0
  4027b0:	dd0b      	ble.n	4027ca <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  4027b2:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4027b4:	2b00      	cmp	r3, #0
  4027b6:	d0f0      	beq.n	40279a <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4027b8:	2100      	movs	r1, #0
  4027ba:	4620      	mov	r0, r4
  4027bc:	47a8      	blx	r5
  4027be:	2801      	cmp	r0, #1
  4027c0:	d1f1      	bne.n	4027a6 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  4027c2:	47b8      	blx	r7
  4027c4:	e7ef      	b.n	4027a6 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  4027c6:	47b8      	blx	r7
  4027c8:	e7ed      	b.n	4027a6 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  4027ca:	f04f 33ff 	mov.w	r3, #4294967295
  4027ce:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  4027d0:	4b14      	ldr	r3, [pc, #80]	; (402824 <prvUnlockQueue+0xa0>)
  4027d2:	4798      	blx	r3
	taskENTER_CRITICAL();
  4027d4:	4b0f      	ldr	r3, [pc, #60]	; (402814 <prvUnlockQueue+0x90>)
  4027d6:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4027d8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4027da:	2b00      	cmp	r3, #0
  4027dc:	dd14      	ble.n	402808 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4027de:	6923      	ldr	r3, [r4, #16]
  4027e0:	b193      	cbz	r3, 402808 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4027e2:	f104 0610 	add.w	r6, r4, #16
  4027e6:	4d0e      	ldr	r5, [pc, #56]	; (402820 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  4027e8:	4f0c      	ldr	r7, [pc, #48]	; (40281c <prvUnlockQueue+0x98>)
  4027ea:	e007      	b.n	4027fc <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  4027ec:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4027ee:	3b01      	subs	r3, #1
  4027f0:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4027f2:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4027f4:	2b00      	cmp	r3, #0
  4027f6:	dd07      	ble.n	402808 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4027f8:	6923      	ldr	r3, [r4, #16]
  4027fa:	b12b      	cbz	r3, 402808 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4027fc:	4630      	mov	r0, r6
  4027fe:	47a8      	blx	r5
  402800:	2800      	cmp	r0, #0
  402802:	d0f3      	beq.n	4027ec <prvUnlockQueue+0x68>
					vTaskMissedYield();
  402804:	47b8      	blx	r7
  402806:	e7f1      	b.n	4027ec <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  402808:	f04f 33ff 	mov.w	r3, #4294967295
  40280c:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  40280e:	4b05      	ldr	r3, [pc, #20]	; (402824 <prvUnlockQueue+0xa0>)
  402810:	4798      	blx	r3
  402812:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402814:	00402365 	.word	0x00402365
  402818:	004026d5 	.word	0x004026d5
  40281c:	00403a35 	.word	0x00403a35
  402820:	004038d9 	.word	0x004038d9
  402824:	004023b1 	.word	0x004023b1

00402828 <xQueueGenericReset>:
{
  402828:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  40282a:	b308      	cbz	r0, 402870 <xQueueGenericReset+0x48>
  40282c:	4604      	mov	r4, r0
  40282e:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402830:	4b1d      	ldr	r3, [pc, #116]	; (4028a8 <xQueueGenericReset+0x80>)
  402832:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  402834:	6822      	ldr	r2, [r4, #0]
  402836:	6c21      	ldr	r1, [r4, #64]	; 0x40
  402838:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40283a:	fb03 f301 	mul.w	r3, r3, r1
  40283e:	18d0      	adds	r0, r2, r3
  402840:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  402842:	2000      	movs	r0, #0
  402844:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  402846:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  402848:	1a5b      	subs	r3, r3, r1
  40284a:	4413      	add	r3, r2
  40284c:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  40284e:	f04f 33ff 	mov.w	r3, #4294967295
  402852:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  402854:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  402856:	b9fd      	cbnz	r5, 402898 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402858:	6923      	ldr	r3, [r4, #16]
  40285a:	b12b      	cbz	r3, 402868 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40285c:	f104 0010 	add.w	r0, r4, #16
  402860:	4b12      	ldr	r3, [pc, #72]	; (4028ac <xQueueGenericReset+0x84>)
  402862:	4798      	blx	r3
  402864:	2801      	cmp	r0, #1
  402866:	d00e      	beq.n	402886 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  402868:	4b11      	ldr	r3, [pc, #68]	; (4028b0 <xQueueGenericReset+0x88>)
  40286a:	4798      	blx	r3
}
  40286c:	2001      	movs	r0, #1
  40286e:	bd38      	pop	{r3, r4, r5, pc}
  402870:	f04f 0380 	mov.w	r3, #128	; 0x80
  402874:	b672      	cpsid	i
  402876:	f383 8811 	msr	BASEPRI, r3
  40287a:	f3bf 8f6f 	isb	sy
  40287e:	f3bf 8f4f 	dsb	sy
  402882:	b662      	cpsie	i
  402884:	e7fe      	b.n	402884 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  402886:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40288a:	4b0a      	ldr	r3, [pc, #40]	; (4028b4 <xQueueGenericReset+0x8c>)
  40288c:	601a      	str	r2, [r3, #0]
  40288e:	f3bf 8f4f 	dsb	sy
  402892:	f3bf 8f6f 	isb	sy
  402896:	e7e7      	b.n	402868 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  402898:	f104 0010 	add.w	r0, r4, #16
  40289c:	4d06      	ldr	r5, [pc, #24]	; (4028b8 <xQueueGenericReset+0x90>)
  40289e:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4028a0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4028a4:	47a8      	blx	r5
  4028a6:	e7df      	b.n	402868 <xQueueGenericReset+0x40>
  4028a8:	00402365 	.word	0x00402365
  4028ac:	004038d9 	.word	0x004038d9
  4028b0:	004023b1 	.word	0x004023b1
  4028b4:	e000ed04 	.word	0xe000ed04
  4028b8:	00402219 	.word	0x00402219

004028bc <xQueueGenericCreate>:
{
  4028bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  4028be:	b950      	cbnz	r0, 4028d6 <xQueueGenericCreate+0x1a>
  4028c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028c4:	b672      	cpsid	i
  4028c6:	f383 8811 	msr	BASEPRI, r3
  4028ca:	f3bf 8f6f 	isb	sy
  4028ce:	f3bf 8f4f 	dsb	sy
  4028d2:	b662      	cpsie	i
  4028d4:	e7fe      	b.n	4028d4 <xQueueGenericCreate+0x18>
  4028d6:	4606      	mov	r6, r0
  4028d8:	4617      	mov	r7, r2
  4028da:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  4028dc:	b189      	cbz	r1, 402902 <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4028de:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  4028e2:	3059      	adds	r0, #89	; 0x59
  4028e4:	4b12      	ldr	r3, [pc, #72]	; (402930 <xQueueGenericCreate+0x74>)
  4028e6:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4028e8:	4604      	mov	r4, r0
  4028ea:	b9e8      	cbnz	r0, 402928 <xQueueGenericCreate+0x6c>
  4028ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028f0:	b672      	cpsid	i
  4028f2:	f383 8811 	msr	BASEPRI, r3
  4028f6:	f3bf 8f6f 	isb	sy
  4028fa:	f3bf 8f4f 	dsb	sy
  4028fe:	b662      	cpsie	i
  402900:	e7fe      	b.n	402900 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  402902:	2058      	movs	r0, #88	; 0x58
  402904:	4b0a      	ldr	r3, [pc, #40]	; (402930 <xQueueGenericCreate+0x74>)
  402906:	4798      	blx	r3
	if( pxNewQueue != NULL )
  402908:	4604      	mov	r4, r0
  40290a:	2800      	cmp	r0, #0
  40290c:	d0ee      	beq.n	4028ec <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  40290e:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  402910:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  402912:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  402914:	2101      	movs	r1, #1
  402916:	4620      	mov	r0, r4
  402918:	4b06      	ldr	r3, [pc, #24]	; (402934 <xQueueGenericCreate+0x78>)
  40291a:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  40291c:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  402920:	2300      	movs	r3, #0
  402922:	6563      	str	r3, [r4, #84]	; 0x54
}
  402924:	4620      	mov	r0, r4
  402926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  402928:	f100 0358 	add.w	r3, r0, #88	; 0x58
  40292c:	6003      	str	r3, [r0, #0]
  40292e:	e7ef      	b.n	402910 <xQueueGenericCreate+0x54>
  402930:	004025c1 	.word	0x004025c1
  402934:	00402829 	.word	0x00402829

00402938 <xQueueGenericSend>:
{
  402938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40293c:	b085      	sub	sp, #20
  40293e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402940:	b1b8      	cbz	r0, 402972 <xQueueGenericSend+0x3a>
  402942:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402944:	b301      	cbz	r1, 402988 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402946:	2b02      	cmp	r3, #2
  402948:	d02c      	beq.n	4029a4 <xQueueGenericSend+0x6c>
  40294a:	461d      	mov	r5, r3
  40294c:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40294e:	4b66      	ldr	r3, [pc, #408]	; (402ae8 <xQueueGenericSend+0x1b0>)
  402950:	4798      	blx	r3
  402952:	2800      	cmp	r0, #0
  402954:	d134      	bne.n	4029c0 <xQueueGenericSend+0x88>
  402956:	9b01      	ldr	r3, [sp, #4]
  402958:	2b00      	cmp	r3, #0
  40295a:	d038      	beq.n	4029ce <xQueueGenericSend+0x96>
  40295c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402960:	b672      	cpsid	i
  402962:	f383 8811 	msr	BASEPRI, r3
  402966:	f3bf 8f6f 	isb	sy
  40296a:	f3bf 8f4f 	dsb	sy
  40296e:	b662      	cpsie	i
  402970:	e7fe      	b.n	402970 <xQueueGenericSend+0x38>
  402972:	f04f 0380 	mov.w	r3, #128	; 0x80
  402976:	b672      	cpsid	i
  402978:	f383 8811 	msr	BASEPRI, r3
  40297c:	f3bf 8f6f 	isb	sy
  402980:	f3bf 8f4f 	dsb	sy
  402984:	b662      	cpsie	i
  402986:	e7fe      	b.n	402986 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402988:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40298a:	2a00      	cmp	r2, #0
  40298c:	d0db      	beq.n	402946 <xQueueGenericSend+0xe>
  40298e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402992:	b672      	cpsid	i
  402994:	f383 8811 	msr	BASEPRI, r3
  402998:	f3bf 8f6f 	isb	sy
  40299c:	f3bf 8f4f 	dsb	sy
  4029a0:	b662      	cpsie	i
  4029a2:	e7fe      	b.n	4029a2 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4029a4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  4029a6:	2a01      	cmp	r2, #1
  4029a8:	d0cf      	beq.n	40294a <xQueueGenericSend+0x12>
  4029aa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029ae:	b672      	cpsid	i
  4029b0:	f383 8811 	msr	BASEPRI, r3
  4029b4:	f3bf 8f6f 	isb	sy
  4029b8:	f3bf 8f4f 	dsb	sy
  4029bc:	b662      	cpsie	i
  4029be:	e7fe      	b.n	4029be <xQueueGenericSend+0x86>
  4029c0:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  4029c2:	4e4a      	ldr	r6, [pc, #296]	; (402aec <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  4029c4:	f8df a150 	ldr.w	sl, [pc, #336]	; 402b18 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  4029c8:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402af8 <xQueueGenericSend+0x1c0>
  4029cc:	e042      	b.n	402a54 <xQueueGenericSend+0x11c>
  4029ce:	2700      	movs	r7, #0
  4029d0:	e7f7      	b.n	4029c2 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4029d2:	462a      	mov	r2, r5
  4029d4:	4641      	mov	r1, r8
  4029d6:	4620      	mov	r0, r4
  4029d8:	4b45      	ldr	r3, [pc, #276]	; (402af0 <xQueueGenericSend+0x1b8>)
  4029da:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  4029dc:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4029de:	b19b      	cbz	r3, 402a08 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4029e0:	4629      	mov	r1, r5
  4029e2:	4620      	mov	r0, r4
  4029e4:	4b43      	ldr	r3, [pc, #268]	; (402af4 <xQueueGenericSend+0x1bc>)
  4029e6:	4798      	blx	r3
  4029e8:	2801      	cmp	r0, #1
  4029ea:	d107      	bne.n	4029fc <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  4029ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4029f0:	4b41      	ldr	r3, [pc, #260]	; (402af8 <xQueueGenericSend+0x1c0>)
  4029f2:	601a      	str	r2, [r3, #0]
  4029f4:	f3bf 8f4f 	dsb	sy
  4029f8:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4029fc:	4b3f      	ldr	r3, [pc, #252]	; (402afc <xQueueGenericSend+0x1c4>)
  4029fe:	4798      	blx	r3
				return pdPASS;
  402a00:	2001      	movs	r0, #1
}
  402a02:	b005      	add	sp, #20
  402a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402a08:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402a0a:	b173      	cbz	r3, 402a2a <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  402a0c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402a10:	4b3b      	ldr	r3, [pc, #236]	; (402b00 <xQueueGenericSend+0x1c8>)
  402a12:	4798      	blx	r3
  402a14:	2801      	cmp	r0, #1
  402a16:	d1f1      	bne.n	4029fc <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  402a18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402a1c:	4b36      	ldr	r3, [pc, #216]	; (402af8 <xQueueGenericSend+0x1c0>)
  402a1e:	601a      	str	r2, [r3, #0]
  402a20:	f3bf 8f4f 	dsb	sy
  402a24:	f3bf 8f6f 	isb	sy
  402a28:	e7e8      	b.n	4029fc <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  402a2a:	2800      	cmp	r0, #0
  402a2c:	d0e6      	beq.n	4029fc <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  402a2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402a32:	4b31      	ldr	r3, [pc, #196]	; (402af8 <xQueueGenericSend+0x1c0>)
  402a34:	601a      	str	r2, [r3, #0]
  402a36:	f3bf 8f4f 	dsb	sy
  402a3a:	f3bf 8f6f 	isb	sy
  402a3e:	e7dd      	b.n	4029fc <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  402a40:	4b2e      	ldr	r3, [pc, #184]	; (402afc <xQueueGenericSend+0x1c4>)
  402a42:	4798      	blx	r3
					return errQUEUE_FULL;
  402a44:	2000      	movs	r0, #0
  402a46:	e7dc      	b.n	402a02 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  402a48:	4620      	mov	r0, r4
  402a4a:	4b2e      	ldr	r3, [pc, #184]	; (402b04 <xQueueGenericSend+0x1cc>)
  402a4c:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402a4e:	4b2e      	ldr	r3, [pc, #184]	; (402b08 <xQueueGenericSend+0x1d0>)
  402a50:	4798      	blx	r3
  402a52:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  402a54:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402a56:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402a58:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402a5a:	429a      	cmp	r2, r3
  402a5c:	d3b9      	bcc.n	4029d2 <xQueueGenericSend+0x9a>
  402a5e:	2d02      	cmp	r5, #2
  402a60:	d0b7      	beq.n	4029d2 <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  402a62:	9b01      	ldr	r3, [sp, #4]
  402a64:	2b00      	cmp	r3, #0
  402a66:	d0eb      	beq.n	402a40 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  402a68:	b90f      	cbnz	r7, 402a6e <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  402a6a:	a802      	add	r0, sp, #8
  402a6c:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402a6e:	4b23      	ldr	r3, [pc, #140]	; (402afc <xQueueGenericSend+0x1c4>)
  402a70:	4798      	blx	r3
		vTaskSuspendAll();
  402a72:	4b26      	ldr	r3, [pc, #152]	; (402b0c <xQueueGenericSend+0x1d4>)
  402a74:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402a76:	47b0      	blx	r6
  402a78:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a7e:	d101      	bne.n	402a84 <xQueueGenericSend+0x14c>
  402a80:	2300      	movs	r3, #0
  402a82:	6463      	str	r3, [r4, #68]	; 0x44
  402a84:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402a86:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a8a:	d101      	bne.n	402a90 <xQueueGenericSend+0x158>
  402a8c:	2300      	movs	r3, #0
  402a8e:	64a3      	str	r3, [r4, #72]	; 0x48
  402a90:	4b1a      	ldr	r3, [pc, #104]	; (402afc <xQueueGenericSend+0x1c4>)
  402a92:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402a94:	a901      	add	r1, sp, #4
  402a96:	a802      	add	r0, sp, #8
  402a98:	4b1d      	ldr	r3, [pc, #116]	; (402b10 <xQueueGenericSend+0x1d8>)
  402a9a:	4798      	blx	r3
  402a9c:	b9e0      	cbnz	r0, 402ad8 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  402a9e:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  402aa0:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  402aa4:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  402aa6:	4b15      	ldr	r3, [pc, #84]	; (402afc <xQueueGenericSend+0x1c4>)
  402aa8:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  402aaa:	45bb      	cmp	fp, r7
  402aac:	d1cc      	bne.n	402a48 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  402aae:	9901      	ldr	r1, [sp, #4]
  402ab0:	f104 0010 	add.w	r0, r4, #16
  402ab4:	4b17      	ldr	r3, [pc, #92]	; (402b14 <xQueueGenericSend+0x1dc>)
  402ab6:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402ab8:	4620      	mov	r0, r4
  402aba:	4b12      	ldr	r3, [pc, #72]	; (402b04 <xQueueGenericSend+0x1cc>)
  402abc:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402abe:	4b12      	ldr	r3, [pc, #72]	; (402b08 <xQueueGenericSend+0x1d0>)
  402ac0:	4798      	blx	r3
  402ac2:	2800      	cmp	r0, #0
  402ac4:	d1c5      	bne.n	402a52 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  402ac6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402aca:	f8c9 3000 	str.w	r3, [r9]
  402ace:	f3bf 8f4f 	dsb	sy
  402ad2:	f3bf 8f6f 	isb	sy
  402ad6:	e7bc      	b.n	402a52 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  402ad8:	4620      	mov	r0, r4
  402ada:	4b0a      	ldr	r3, [pc, #40]	; (402b04 <xQueueGenericSend+0x1cc>)
  402adc:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402ade:	4b0a      	ldr	r3, [pc, #40]	; (402b08 <xQueueGenericSend+0x1d0>)
  402ae0:	4798      	blx	r3
			return errQUEUE_FULL;
  402ae2:	2000      	movs	r0, #0
  402ae4:	e78d      	b.n	402a02 <xQueueGenericSend+0xca>
  402ae6:	bf00      	nop
  402ae8:	00403a41 	.word	0x00403a41
  402aec:	00402365 	.word	0x00402365
  402af0:	0040264d 	.word	0x0040264d
  402af4:	004026d5 	.word	0x004026d5
  402af8:	e000ed04 	.word	0xe000ed04
  402afc:	004023b1 	.word	0x004023b1
  402b00:	004038d9 	.word	0x004038d9
  402b04:	00402785 	.word	0x00402785
  402b08:	004034bd 	.word	0x004034bd
  402b0c:	00403355 	.word	0x00403355
  402b10:	004039a1 	.word	0x004039a1
  402b14:	004037d5 	.word	0x004037d5
  402b18:	00403971 	.word	0x00403971

00402b1c <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  402b1c:	2800      	cmp	r0, #0
  402b1e:	d036      	beq.n	402b8e <xQueueGenericSendFromISR+0x72>
{
  402b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402b24:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402b26:	2900      	cmp	r1, #0
  402b28:	d03c      	beq.n	402ba4 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402b2a:	2b02      	cmp	r3, #2
  402b2c:	d048      	beq.n	402bc0 <xQueueGenericSendFromISR+0xa4>
  402b2e:	461e      	mov	r6, r3
  402b30:	4615      	mov	r5, r2
  402b32:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  402b34:	4b35      	ldr	r3, [pc, #212]	; (402c0c <xQueueGenericSendFromISR+0xf0>)
  402b36:	4798      	blx	r3
	__asm volatile
  402b38:	f3ef 8711 	mrs	r7, BASEPRI
  402b3c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b40:	b672      	cpsid	i
  402b42:	f383 8811 	msr	BASEPRI, r3
  402b46:	f3bf 8f6f 	isb	sy
  402b4a:	f3bf 8f4f 	dsb	sy
  402b4e:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402b50:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402b52:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402b54:	429a      	cmp	r2, r3
  402b56:	d301      	bcc.n	402b5c <xQueueGenericSendFromISR+0x40>
  402b58:	2e02      	cmp	r6, #2
  402b5a:	d14f      	bne.n	402bfc <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402b5c:	4632      	mov	r2, r6
  402b5e:	4641      	mov	r1, r8
  402b60:	4620      	mov	r0, r4
  402b62:	4b2b      	ldr	r3, [pc, #172]	; (402c10 <xQueueGenericSendFromISR+0xf4>)
  402b64:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  402b66:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402b68:	f1b3 3fff 	cmp.w	r3, #4294967295
  402b6c:	d141      	bne.n	402bf2 <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  402b6e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402b70:	2b00      	cmp	r3, #0
  402b72:	d033      	beq.n	402bdc <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402b74:	4631      	mov	r1, r6
  402b76:	4620      	mov	r0, r4
  402b78:	4b26      	ldr	r3, [pc, #152]	; (402c14 <xQueueGenericSendFromISR+0xf8>)
  402b7a:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402b7c:	2d00      	cmp	r5, #0
  402b7e:	d03f      	beq.n	402c00 <xQueueGenericSendFromISR+0xe4>
  402b80:	2801      	cmp	r0, #1
  402b82:	d13d      	bne.n	402c00 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402b84:	6028      	str	r0, [r5, #0]
	__asm volatile
  402b86:	f387 8811 	msr	BASEPRI, r7
}
  402b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  402b8e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b92:	b672      	cpsid	i
  402b94:	f383 8811 	msr	BASEPRI, r3
  402b98:	f3bf 8f6f 	isb	sy
  402b9c:	f3bf 8f4f 	dsb	sy
  402ba0:	b662      	cpsie	i
  402ba2:	e7fe      	b.n	402ba2 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402ba4:	6c00      	ldr	r0, [r0, #64]	; 0x40
  402ba6:	2800      	cmp	r0, #0
  402ba8:	d0bf      	beq.n	402b2a <xQueueGenericSendFromISR+0xe>
  402baa:	f04f 0380 	mov.w	r3, #128	; 0x80
  402bae:	b672      	cpsid	i
  402bb0:	f383 8811 	msr	BASEPRI, r3
  402bb4:	f3bf 8f6f 	isb	sy
  402bb8:	f3bf 8f4f 	dsb	sy
  402bbc:	b662      	cpsie	i
  402bbe:	e7fe      	b.n	402bbe <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402bc0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  402bc2:	2801      	cmp	r0, #1
  402bc4:	d0b3      	beq.n	402b2e <xQueueGenericSendFromISR+0x12>
  402bc6:	f04f 0380 	mov.w	r3, #128	; 0x80
  402bca:	b672      	cpsid	i
  402bcc:	f383 8811 	msr	BASEPRI, r3
  402bd0:	f3bf 8f6f 	isb	sy
  402bd4:	f3bf 8f4f 	dsb	sy
  402bd8:	b662      	cpsie	i
  402bda:	e7fe      	b.n	402bda <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402bdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402bde:	b18b      	cbz	r3, 402c04 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402be0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402be4:	4b0c      	ldr	r3, [pc, #48]	; (402c18 <xQueueGenericSendFromISR+0xfc>)
  402be6:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  402be8:	b175      	cbz	r5, 402c08 <xQueueGenericSendFromISR+0xec>
  402bea:	b168      	cbz	r0, 402c08 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  402bec:	2001      	movs	r0, #1
  402bee:	6028      	str	r0, [r5, #0]
  402bf0:	e7c9      	b.n	402b86 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  402bf2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402bf4:	3301      	adds	r3, #1
  402bf6:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  402bf8:	2001      	movs	r0, #1
  402bfa:	e7c4      	b.n	402b86 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  402bfc:	2000      	movs	r0, #0
  402bfe:	e7c2      	b.n	402b86 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  402c00:	2001      	movs	r0, #1
  402c02:	e7c0      	b.n	402b86 <xQueueGenericSendFromISR+0x6a>
  402c04:	2001      	movs	r0, #1
  402c06:	e7be      	b.n	402b86 <xQueueGenericSendFromISR+0x6a>
  402c08:	2001      	movs	r0, #1
  402c0a:	e7bc      	b.n	402b86 <xQueueGenericSendFromISR+0x6a>
  402c0c:	0040255d 	.word	0x0040255d
  402c10:	0040264d 	.word	0x0040264d
  402c14:	004026d5 	.word	0x004026d5
  402c18:	004038d9 	.word	0x004038d9

00402c1c <xQueueGiveFromISR>:
	configASSERT( pxQueue );
  402c1c:	b170      	cbz	r0, 402c3c <xQueueGiveFromISR+0x20>
{
  402c1e:	b570      	push	{r4, r5, r6, lr}
  402c20:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
  402c22:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402c24:	b1ab      	cbz	r3, 402c52 <xQueueGiveFromISR+0x36>
  402c26:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c2a:	b672      	cpsid	i
  402c2c:	f383 8811 	msr	BASEPRI, r3
  402c30:	f3bf 8f6f 	isb	sy
  402c34:	f3bf 8f4f 	dsb	sy
  402c38:	b662      	cpsie	i
  402c3a:	e7fe      	b.n	402c3a <xQueueGiveFromISR+0x1e>
  402c3c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c40:	b672      	cpsid	i
  402c42:	f383 8811 	msr	BASEPRI, r3
  402c46:	f3bf 8f6f 	isb	sy
  402c4a:	f3bf 8f4f 	dsb	sy
  402c4e:	b662      	cpsie	i
  402c50:	e7fe      	b.n	402c50 <xQueueGiveFromISR+0x34>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  402c52:	6803      	ldr	r3, [r0, #0]
  402c54:	b333      	cbz	r3, 402ca4 <xQueueGiveFromISR+0x88>
  402c56:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  402c58:	4b25      	ldr	r3, [pc, #148]	; (402cf0 <xQueueGiveFromISR+0xd4>)
  402c5a:	4798      	blx	r3
	__asm volatile
  402c5c:	f3ef 8611 	mrs	r6, BASEPRI
  402c60:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c64:	b672      	cpsid	i
  402c66:	f383 8811 	msr	BASEPRI, r3
  402c6a:	f3bf 8f6f 	isb	sy
  402c6e:	f3bf 8f4f 	dsb	sy
  402c72:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  402c74:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402c76:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402c78:	429a      	cmp	r2, r3
  402c7a:	d231      	bcs.n	402ce0 <xQueueGiveFromISR+0xc4>
			++( pxQueue->uxMessagesWaiting );
  402c7c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402c7e:	3301      	adds	r3, #1
  402c80:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  402c82:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402c84:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c88:	d125      	bne.n	402cd6 <xQueueGiveFromISR+0xba>
					if( pxQueue->pxQueueSetContainer != NULL )
  402c8a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402c8c:	b1c3      	cbz	r3, 402cc0 <xQueueGiveFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  402c8e:	2100      	movs	r1, #0
  402c90:	4620      	mov	r0, r4
  402c92:	4b18      	ldr	r3, [pc, #96]	; (402cf4 <xQueueGiveFromISR+0xd8>)
  402c94:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402c96:	b32d      	cbz	r5, 402ce4 <xQueueGiveFromISR+0xc8>
  402c98:	2801      	cmp	r0, #1
  402c9a:	d123      	bne.n	402ce4 <xQueueGiveFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402c9c:	6028      	str	r0, [r5, #0]
	__asm volatile
  402c9e:	f386 8811 	msr	BASEPRI, r6
}
  402ca2:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  402ca4:	6843      	ldr	r3, [r0, #4]
  402ca6:	2b00      	cmp	r3, #0
  402ca8:	d0d5      	beq.n	402c56 <xQueueGiveFromISR+0x3a>
	__asm volatile
  402caa:	f04f 0380 	mov.w	r3, #128	; 0x80
  402cae:	b672      	cpsid	i
  402cb0:	f383 8811 	msr	BASEPRI, r3
  402cb4:	f3bf 8f6f 	isb	sy
  402cb8:	f3bf 8f4f 	dsb	sy
  402cbc:	b662      	cpsie	i
  402cbe:	e7fe      	b.n	402cbe <xQueueGiveFromISR+0xa2>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402cc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402cc2:	b18b      	cbz	r3, 402ce8 <xQueueGiveFromISR+0xcc>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402cc4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402cc8:	4b0b      	ldr	r3, [pc, #44]	; (402cf8 <xQueueGiveFromISR+0xdc>)
  402cca:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  402ccc:	b175      	cbz	r5, 402cec <xQueueGiveFromISR+0xd0>
  402cce:	b168      	cbz	r0, 402cec <xQueueGiveFromISR+0xd0>
									*pxHigherPriorityTaskWoken = pdTRUE;
  402cd0:	2001      	movs	r0, #1
  402cd2:	6028      	str	r0, [r5, #0]
  402cd4:	e7e3      	b.n	402c9e <xQueueGiveFromISR+0x82>
				++( pxQueue->xTxLock );
  402cd6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402cd8:	3301      	adds	r3, #1
  402cda:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  402cdc:	2001      	movs	r0, #1
  402cde:	e7de      	b.n	402c9e <xQueueGiveFromISR+0x82>
			xReturn = errQUEUE_FULL;
  402ce0:	2000      	movs	r0, #0
  402ce2:	e7dc      	b.n	402c9e <xQueueGiveFromISR+0x82>
			xReturn = pdPASS;
  402ce4:	2001      	movs	r0, #1
  402ce6:	e7da      	b.n	402c9e <xQueueGiveFromISR+0x82>
  402ce8:	2001      	movs	r0, #1
  402cea:	e7d8      	b.n	402c9e <xQueueGiveFromISR+0x82>
  402cec:	2001      	movs	r0, #1
  402cee:	e7d6      	b.n	402c9e <xQueueGiveFromISR+0x82>
  402cf0:	0040255d 	.word	0x0040255d
  402cf4:	004026d5 	.word	0x004026d5
  402cf8:	004038d9 	.word	0x004038d9

00402cfc <xQueueGenericReceive>:
{
  402cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402d00:	b084      	sub	sp, #16
  402d02:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402d04:	b198      	cbz	r0, 402d2e <xQueueGenericReceive+0x32>
  402d06:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402d08:	b1e1      	cbz	r1, 402d44 <xQueueGenericReceive+0x48>
  402d0a:	4698      	mov	r8, r3
  402d0c:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  402d0e:	4b61      	ldr	r3, [pc, #388]	; (402e94 <xQueueGenericReceive+0x198>)
  402d10:	4798      	blx	r3
  402d12:	bb28      	cbnz	r0, 402d60 <xQueueGenericReceive+0x64>
  402d14:	9b01      	ldr	r3, [sp, #4]
  402d16:	b353      	cbz	r3, 402d6e <xQueueGenericReceive+0x72>
  402d18:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d1c:	b672      	cpsid	i
  402d1e:	f383 8811 	msr	BASEPRI, r3
  402d22:	f3bf 8f6f 	isb	sy
  402d26:	f3bf 8f4f 	dsb	sy
  402d2a:	b662      	cpsie	i
  402d2c:	e7fe      	b.n	402d2c <xQueueGenericReceive+0x30>
  402d2e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d32:	b672      	cpsid	i
  402d34:	f383 8811 	msr	BASEPRI, r3
  402d38:	f3bf 8f6f 	isb	sy
  402d3c:	f3bf 8f4f 	dsb	sy
  402d40:	b662      	cpsie	i
  402d42:	e7fe      	b.n	402d42 <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402d44:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402d46:	2a00      	cmp	r2, #0
  402d48:	d0df      	beq.n	402d0a <xQueueGenericReceive+0xe>
  402d4a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d4e:	b672      	cpsid	i
  402d50:	f383 8811 	msr	BASEPRI, r3
  402d54:	f3bf 8f6f 	isb	sy
  402d58:	f3bf 8f4f 	dsb	sy
  402d5c:	b662      	cpsie	i
  402d5e:	e7fe      	b.n	402d5e <xQueueGenericReceive+0x62>
  402d60:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  402d62:	4d4d      	ldr	r5, [pc, #308]	; (402e98 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  402d64:	f8df a160 	ldr.w	sl, [pc, #352]	; 402ec8 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  402d68:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402ea8 <xQueueGenericReceive+0x1ac>
  402d6c:	e04b      	b.n	402e06 <xQueueGenericReceive+0x10a>
  402d6e:	2600      	movs	r6, #0
  402d70:	e7f7      	b.n	402d62 <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  402d72:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402d74:	4639      	mov	r1, r7
  402d76:	4620      	mov	r0, r4
  402d78:	4b48      	ldr	r3, [pc, #288]	; (402e9c <xQueueGenericReceive+0x1a0>)
  402d7a:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  402d7c:	f1b8 0f00 	cmp.w	r8, #0
  402d80:	d11d      	bne.n	402dbe <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  402d82:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402d84:	3b01      	subs	r3, #1
  402d86:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402d88:	6823      	ldr	r3, [r4, #0]
  402d8a:	b913      	cbnz	r3, 402d92 <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  402d8c:	4b44      	ldr	r3, [pc, #272]	; (402ea0 <xQueueGenericReceive+0x1a4>)
  402d8e:	4798      	blx	r3
  402d90:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402d92:	6923      	ldr	r3, [r4, #16]
  402d94:	b16b      	cbz	r3, 402db2 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402d96:	f104 0010 	add.w	r0, r4, #16
  402d9a:	4b42      	ldr	r3, [pc, #264]	; (402ea4 <xQueueGenericReceive+0x1a8>)
  402d9c:	4798      	blx	r3
  402d9e:	2801      	cmp	r0, #1
  402da0:	d107      	bne.n	402db2 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402da2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402da6:	4b40      	ldr	r3, [pc, #256]	; (402ea8 <xQueueGenericReceive+0x1ac>)
  402da8:	601a      	str	r2, [r3, #0]
  402daa:	f3bf 8f4f 	dsb	sy
  402dae:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  402db2:	4b3e      	ldr	r3, [pc, #248]	; (402eac <xQueueGenericReceive+0x1b0>)
  402db4:	4798      	blx	r3
				return pdPASS;
  402db6:	2001      	movs	r0, #1
}
  402db8:	b004      	add	sp, #16
  402dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  402dbe:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402dc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402dc2:	2b00      	cmp	r3, #0
  402dc4:	d0f5      	beq.n	402db2 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402dc6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402dca:	4b36      	ldr	r3, [pc, #216]	; (402ea4 <xQueueGenericReceive+0x1a8>)
  402dcc:	4798      	blx	r3
  402dce:	2800      	cmp	r0, #0
  402dd0:	d0ef      	beq.n	402db2 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402dd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402dd6:	4b34      	ldr	r3, [pc, #208]	; (402ea8 <xQueueGenericReceive+0x1ac>)
  402dd8:	601a      	str	r2, [r3, #0]
  402dda:	f3bf 8f4f 	dsb	sy
  402dde:	f3bf 8f6f 	isb	sy
  402de2:	e7e6      	b.n	402db2 <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  402de4:	4b31      	ldr	r3, [pc, #196]	; (402eac <xQueueGenericReceive+0x1b0>)
  402de6:	4798      	blx	r3
					return errQUEUE_EMPTY;
  402de8:	2000      	movs	r0, #0
  402dea:	e7e5      	b.n	402db8 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  402dec:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402dee:	6860      	ldr	r0, [r4, #4]
  402df0:	4b2f      	ldr	r3, [pc, #188]	; (402eb0 <xQueueGenericReceive+0x1b4>)
  402df2:	4798      	blx	r3
						taskEXIT_CRITICAL();
  402df4:	4b2d      	ldr	r3, [pc, #180]	; (402eac <xQueueGenericReceive+0x1b0>)
  402df6:	4798      	blx	r3
  402df8:	e030      	b.n	402e5c <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  402dfa:	4620      	mov	r0, r4
  402dfc:	4b2d      	ldr	r3, [pc, #180]	; (402eb4 <xQueueGenericReceive+0x1b8>)
  402dfe:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402e00:	4b2d      	ldr	r3, [pc, #180]	; (402eb8 <xQueueGenericReceive+0x1bc>)
  402e02:	4798      	blx	r3
  402e04:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  402e06:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402e08:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402e0a:	2b00      	cmp	r3, #0
  402e0c:	d1b1      	bne.n	402d72 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  402e0e:	9b01      	ldr	r3, [sp, #4]
  402e10:	2b00      	cmp	r3, #0
  402e12:	d0e7      	beq.n	402de4 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  402e14:	b90e      	cbnz	r6, 402e1a <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  402e16:	a802      	add	r0, sp, #8
  402e18:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402e1a:	4b24      	ldr	r3, [pc, #144]	; (402eac <xQueueGenericReceive+0x1b0>)
  402e1c:	4798      	blx	r3
		vTaskSuspendAll();
  402e1e:	4b27      	ldr	r3, [pc, #156]	; (402ebc <xQueueGenericReceive+0x1c0>)
  402e20:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402e22:	47a8      	blx	r5
  402e24:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402e26:	f1b3 3fff 	cmp.w	r3, #4294967295
  402e2a:	d101      	bne.n	402e30 <xQueueGenericReceive+0x134>
  402e2c:	2300      	movs	r3, #0
  402e2e:	6463      	str	r3, [r4, #68]	; 0x44
  402e30:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402e32:	f1b3 3fff 	cmp.w	r3, #4294967295
  402e36:	d101      	bne.n	402e3c <xQueueGenericReceive+0x140>
  402e38:	2300      	movs	r3, #0
  402e3a:	64a3      	str	r3, [r4, #72]	; 0x48
  402e3c:	4b1b      	ldr	r3, [pc, #108]	; (402eac <xQueueGenericReceive+0x1b0>)
  402e3e:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402e40:	a901      	add	r1, sp, #4
  402e42:	a802      	add	r0, sp, #8
  402e44:	4b1e      	ldr	r3, [pc, #120]	; (402ec0 <xQueueGenericReceive+0x1c4>)
  402e46:	4798      	blx	r3
  402e48:	b9e8      	cbnz	r0, 402e86 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  402e4a:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  402e4c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402e4e:	4b17      	ldr	r3, [pc, #92]	; (402eac <xQueueGenericReceive+0x1b0>)
  402e50:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402e52:	2e00      	cmp	r6, #0
  402e54:	d1d1      	bne.n	402dfa <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402e56:	6823      	ldr	r3, [r4, #0]
  402e58:	2b00      	cmp	r3, #0
  402e5a:	d0c7      	beq.n	402dec <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402e5c:	9901      	ldr	r1, [sp, #4]
  402e5e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402e62:	4b18      	ldr	r3, [pc, #96]	; (402ec4 <xQueueGenericReceive+0x1c8>)
  402e64:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402e66:	4620      	mov	r0, r4
  402e68:	4b12      	ldr	r3, [pc, #72]	; (402eb4 <xQueueGenericReceive+0x1b8>)
  402e6a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402e6c:	4b12      	ldr	r3, [pc, #72]	; (402eb8 <xQueueGenericReceive+0x1bc>)
  402e6e:	4798      	blx	r3
  402e70:	2800      	cmp	r0, #0
  402e72:	d1c7      	bne.n	402e04 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  402e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402e78:	f8c9 3000 	str.w	r3, [r9]
  402e7c:	f3bf 8f4f 	dsb	sy
  402e80:	f3bf 8f6f 	isb	sy
  402e84:	e7be      	b.n	402e04 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  402e86:	4620      	mov	r0, r4
  402e88:	4b0a      	ldr	r3, [pc, #40]	; (402eb4 <xQueueGenericReceive+0x1b8>)
  402e8a:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402e8c:	4b0a      	ldr	r3, [pc, #40]	; (402eb8 <xQueueGenericReceive+0x1bc>)
  402e8e:	4798      	blx	r3
			return errQUEUE_EMPTY;
  402e90:	2000      	movs	r0, #0
  402e92:	e791      	b.n	402db8 <xQueueGenericReceive+0xbc>
  402e94:	00403a41 	.word	0x00403a41
  402e98:	00402365 	.word	0x00402365
  402e9c:	0040275d 	.word	0x0040275d
  402ea0:	00403bc1 	.word	0x00403bc1
  402ea4:	004038d9 	.word	0x004038d9
  402ea8:	e000ed04 	.word	0xe000ed04
  402eac:	004023b1 	.word	0x004023b1
  402eb0:	00403a61 	.word	0x00403a61
  402eb4:	00402785 	.word	0x00402785
  402eb8:	004034bd 	.word	0x004034bd
  402ebc:	00403355 	.word	0x00403355
  402ec0:	004039a1 	.word	0x004039a1
  402ec4:	004037d5 	.word	0x004037d5
  402ec8:	00403971 	.word	0x00403971

00402ecc <xQueueReceiveFromISR>:
{
  402ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxQueue );
  402ece:	2800      	cmp	r0, #0
  402ed0:	d02d      	beq.n	402f2e <xQueueReceiveFromISR+0x62>
  402ed2:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402ed4:	2900      	cmp	r1, #0
  402ed6:	d035      	beq.n	402f44 <xQueueReceiveFromISR+0x78>
  402ed8:	4615      	mov	r5, r2
  402eda:	460e      	mov	r6, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  402edc:	4b26      	ldr	r3, [pc, #152]	; (402f78 <xQueueReceiveFromISR+0xac>)
  402ede:	4798      	blx	r3
	__asm volatile
  402ee0:	f3ef 8711 	mrs	r7, BASEPRI
  402ee4:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ee8:	b672      	cpsid	i
  402eea:	f383 8811 	msr	BASEPRI, r3
  402eee:	f3bf 8f6f 	isb	sy
  402ef2:	f3bf 8f4f 	dsb	sy
  402ef6:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402ef8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402efa:	2b00      	cmp	r3, #0
  402efc:	d035      	beq.n	402f6a <xQueueReceiveFromISR+0x9e>
			prvCopyDataFromQueue( pxQueue, pvBuffer );
  402efe:	4631      	mov	r1, r6
  402f00:	4620      	mov	r0, r4
  402f02:	4b1e      	ldr	r3, [pc, #120]	; (402f7c <xQueueReceiveFromISR+0xb0>)
  402f04:	4798      	blx	r3
			--( pxQueue->uxMessagesWaiting );
  402f06:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402f08:	3b01      	subs	r3, #1
  402f0a:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xRxLock == queueUNLOCKED )
  402f0c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402f12:	d125      	bne.n	402f60 <xQueueReceiveFromISR+0x94>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402f14:	6923      	ldr	r3, [r4, #16]
  402f16:	b353      	cbz	r3, 402f6e <xQueueReceiveFromISR+0xa2>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  402f18:	f104 0010 	add.w	r0, r4, #16
  402f1c:	4b18      	ldr	r3, [pc, #96]	; (402f80 <xQueueReceiveFromISR+0xb4>)
  402f1e:	4798      	blx	r3
						if( pxHigherPriorityTaskWoken != NULL )
  402f20:	b33d      	cbz	r5, 402f72 <xQueueReceiveFromISR+0xa6>
  402f22:	b330      	cbz	r0, 402f72 <xQueueReceiveFromISR+0xa6>
							*pxHigherPriorityTaskWoken = pdTRUE;
  402f24:	2001      	movs	r0, #1
  402f26:	6028      	str	r0, [r5, #0]
	__asm volatile
  402f28:	f387 8811 	msr	BASEPRI, r7
}
  402f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	__asm volatile
  402f2e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f32:	b672      	cpsid	i
  402f34:	f383 8811 	msr	BASEPRI, r3
  402f38:	f3bf 8f6f 	isb	sy
  402f3c:	f3bf 8f4f 	dsb	sy
  402f40:	b662      	cpsie	i
  402f42:	e7fe      	b.n	402f42 <xQueueReceiveFromISR+0x76>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402f44:	6c03      	ldr	r3, [r0, #64]	; 0x40
  402f46:	2b00      	cmp	r3, #0
  402f48:	d0c6      	beq.n	402ed8 <xQueueReceiveFromISR+0xc>
  402f4a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f4e:	b672      	cpsid	i
  402f50:	f383 8811 	msr	BASEPRI, r3
  402f54:	f3bf 8f6f 	isb	sy
  402f58:	f3bf 8f4f 	dsb	sy
  402f5c:	b662      	cpsie	i
  402f5e:	e7fe      	b.n	402f5e <xQueueReceiveFromISR+0x92>
				++( pxQueue->xRxLock );
  402f60:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402f62:	3301      	adds	r3, #1
  402f64:	6463      	str	r3, [r4, #68]	; 0x44
			xReturn = pdPASS;
  402f66:	2001      	movs	r0, #1
  402f68:	e7de      	b.n	402f28 <xQueueReceiveFromISR+0x5c>
			xReturn = pdFAIL;
  402f6a:	2000      	movs	r0, #0
  402f6c:	e7dc      	b.n	402f28 <xQueueReceiveFromISR+0x5c>
			xReturn = pdPASS;
  402f6e:	2001      	movs	r0, #1
  402f70:	e7da      	b.n	402f28 <xQueueReceiveFromISR+0x5c>
  402f72:	2001      	movs	r0, #1
  402f74:	e7d8      	b.n	402f28 <xQueueReceiveFromISR+0x5c>
  402f76:	bf00      	nop
  402f78:	0040255d 	.word	0x0040255d
  402f7c:	0040275d 	.word	0x0040275d
  402f80:	004038d9 	.word	0x004038d9

00402f84 <vQueueAddToRegistry>:
	{
  402f84:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  402f86:	4b0b      	ldr	r3, [pc, #44]	; (402fb4 <vQueueAddToRegistry+0x30>)
  402f88:	681b      	ldr	r3, [r3, #0]
  402f8a:	b153      	cbz	r3, 402fa2 <vQueueAddToRegistry+0x1e>
  402f8c:	2301      	movs	r3, #1
  402f8e:	4c09      	ldr	r4, [pc, #36]	; (402fb4 <vQueueAddToRegistry+0x30>)
  402f90:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  402f94:	b132      	cbz	r2, 402fa4 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402f96:	3301      	adds	r3, #1
  402f98:	2b08      	cmp	r3, #8
  402f9a:	d1f9      	bne.n	402f90 <vQueueAddToRegistry+0xc>
	}
  402f9c:	f85d 4b04 	ldr.w	r4, [sp], #4
  402fa0:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402fa2:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  402fa4:	4a03      	ldr	r2, [pc, #12]	; (402fb4 <vQueueAddToRegistry+0x30>)
  402fa6:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  402faa:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  402fae:	6058      	str	r0, [r3, #4]
				break;
  402fb0:	e7f4      	b.n	402f9c <vQueueAddToRegistry+0x18>
  402fb2:	bf00      	nop
  402fb4:	2040c828 	.word	0x2040c828

00402fb8 <vQueueWaitForMessageRestricted>:
	{
  402fb8:	b570      	push	{r4, r5, r6, lr}
  402fba:	4604      	mov	r4, r0
  402fbc:	460d      	mov	r5, r1
  402fbe:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  402fc0:	4b0f      	ldr	r3, [pc, #60]	; (403000 <vQueueWaitForMessageRestricted+0x48>)
  402fc2:	4798      	blx	r3
  402fc4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
  402fca:	d00b      	beq.n	402fe4 <vQueueWaitForMessageRestricted+0x2c>
  402fcc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402fce:	f1b3 3fff 	cmp.w	r3, #4294967295
  402fd2:	d00a      	beq.n	402fea <vQueueWaitForMessageRestricted+0x32>
  402fd4:	4b0b      	ldr	r3, [pc, #44]	; (403004 <vQueueWaitForMessageRestricted+0x4c>)
  402fd6:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  402fd8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402fda:	b14b      	cbz	r3, 402ff0 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  402fdc:	4620      	mov	r0, r4
  402fde:	4b0a      	ldr	r3, [pc, #40]	; (403008 <vQueueWaitForMessageRestricted+0x50>)
  402fe0:	4798      	blx	r3
  402fe2:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  402fe4:	2300      	movs	r3, #0
  402fe6:	6463      	str	r3, [r4, #68]	; 0x44
  402fe8:	e7f0      	b.n	402fcc <vQueueWaitForMessageRestricted+0x14>
  402fea:	2300      	movs	r3, #0
  402fec:	64a3      	str	r3, [r4, #72]	; 0x48
  402fee:	e7f1      	b.n	402fd4 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402ff0:	4632      	mov	r2, r6
  402ff2:	4629      	mov	r1, r5
  402ff4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402ff8:	4b04      	ldr	r3, [pc, #16]	; (40300c <vQueueWaitForMessageRestricted+0x54>)
  402ffa:	4798      	blx	r3
  402ffc:	e7ee      	b.n	402fdc <vQueueWaitForMessageRestricted+0x24>
  402ffe:	bf00      	nop
  403000:	00402365 	.word	0x00402365
  403004:	004023b1 	.word	0x004023b1
  403008:	00402785 	.word	0x00402785
  40300c:	00403859 	.word	0x00403859

00403010 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  403010:	4b08      	ldr	r3, [pc, #32]	; (403034 <prvResetNextTaskUnblockTime+0x24>)
  403012:	681b      	ldr	r3, [r3, #0]
  403014:	681b      	ldr	r3, [r3, #0]
  403016:	b13b      	cbz	r3, 403028 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  403018:	4b06      	ldr	r3, [pc, #24]	; (403034 <prvResetNextTaskUnblockTime+0x24>)
  40301a:	681b      	ldr	r3, [r3, #0]
  40301c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  40301e:	68db      	ldr	r3, [r3, #12]
  403020:	685a      	ldr	r2, [r3, #4]
  403022:	4b05      	ldr	r3, [pc, #20]	; (403038 <prvResetNextTaskUnblockTime+0x28>)
  403024:	601a      	str	r2, [r3, #0]
  403026:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  403028:	f04f 32ff 	mov.w	r2, #4294967295
  40302c:	4b02      	ldr	r3, [pc, #8]	; (403038 <prvResetNextTaskUnblockTime+0x28>)
  40302e:	601a      	str	r2, [r3, #0]
  403030:	4770      	bx	lr
  403032:	bf00      	nop
  403034:	2040c628 	.word	0x2040c628
  403038:	2040c6d4 	.word	0x2040c6d4

0040303c <prvAddCurrentTaskToDelayedList>:
{
  40303c:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  40303e:	4b0f      	ldr	r3, [pc, #60]	; (40307c <prvAddCurrentTaskToDelayedList+0x40>)
  403040:	681b      	ldr	r3, [r3, #0]
  403042:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  403044:	4b0e      	ldr	r3, [pc, #56]	; (403080 <prvAddCurrentTaskToDelayedList+0x44>)
  403046:	681b      	ldr	r3, [r3, #0]
  403048:	4298      	cmp	r0, r3
  40304a:	d30e      	bcc.n	40306a <prvAddCurrentTaskToDelayedList+0x2e>
  40304c:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40304e:	4b0d      	ldr	r3, [pc, #52]	; (403084 <prvAddCurrentTaskToDelayedList+0x48>)
  403050:	6818      	ldr	r0, [r3, #0]
  403052:	4b0a      	ldr	r3, [pc, #40]	; (40307c <prvAddCurrentTaskToDelayedList+0x40>)
  403054:	6819      	ldr	r1, [r3, #0]
  403056:	3104      	adds	r1, #4
  403058:	4b0b      	ldr	r3, [pc, #44]	; (403088 <prvAddCurrentTaskToDelayedList+0x4c>)
  40305a:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  40305c:	4b0b      	ldr	r3, [pc, #44]	; (40308c <prvAddCurrentTaskToDelayedList+0x50>)
  40305e:	681b      	ldr	r3, [r3, #0]
  403060:	429c      	cmp	r4, r3
  403062:	d201      	bcs.n	403068 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  403064:	4b09      	ldr	r3, [pc, #36]	; (40308c <prvAddCurrentTaskToDelayedList+0x50>)
  403066:	601c      	str	r4, [r3, #0]
  403068:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40306a:	4b09      	ldr	r3, [pc, #36]	; (403090 <prvAddCurrentTaskToDelayedList+0x54>)
  40306c:	6818      	ldr	r0, [r3, #0]
  40306e:	4b03      	ldr	r3, [pc, #12]	; (40307c <prvAddCurrentTaskToDelayedList+0x40>)
  403070:	6819      	ldr	r1, [r3, #0]
  403072:	3104      	adds	r1, #4
  403074:	4b04      	ldr	r3, [pc, #16]	; (403088 <prvAddCurrentTaskToDelayedList+0x4c>)
  403076:	4798      	blx	r3
  403078:	bd10      	pop	{r4, pc}
  40307a:	bf00      	nop
  40307c:	2040c624 	.word	0x2040c624
  403080:	2040c71c 	.word	0x2040c71c
  403084:	2040c628 	.word	0x2040c628
  403088:	0040224d 	.word	0x0040224d
  40308c:	2040c6d4 	.word	0x2040c6d4
  403090:	2040c62c 	.word	0x2040c62c

00403094 <xTaskGenericCreate>:
{
  403094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403098:	b083      	sub	sp, #12
  40309a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40309c:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4030a0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  4030a2:	b160      	cbz	r0, 4030be <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  4030a4:	2d04      	cmp	r5, #4
  4030a6:	d915      	bls.n	4030d4 <xTaskGenericCreate+0x40>
  4030a8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4030ac:	b672      	cpsid	i
  4030ae:	f383 8811 	msr	BASEPRI, r3
  4030b2:	f3bf 8f6f 	isb	sy
  4030b6:	f3bf 8f4f 	dsb	sy
  4030ba:	b662      	cpsie	i
  4030bc:	e7fe      	b.n	4030bc <xTaskGenericCreate+0x28>
  4030be:	f04f 0380 	mov.w	r3, #128	; 0x80
  4030c2:	b672      	cpsid	i
  4030c4:	f383 8811 	msr	BASEPRI, r3
  4030c8:	f3bf 8f6f 	isb	sy
  4030cc:	f3bf 8f4f 	dsb	sy
  4030d0:	b662      	cpsie	i
  4030d2:	e7fe      	b.n	4030d2 <xTaskGenericCreate+0x3e>
  4030d4:	9001      	str	r0, [sp, #4]
  4030d6:	4698      	mov	r8, r3
  4030d8:	4691      	mov	r9, r2
  4030da:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4030dc:	b936      	cbnz	r6, 4030ec <xTaskGenericCreate+0x58>
  4030de:	0090      	lsls	r0, r2, #2
  4030e0:	4b62      	ldr	r3, [pc, #392]	; (40326c <xTaskGenericCreate+0x1d8>)
  4030e2:	4798      	blx	r3
		if( pxStack != NULL )
  4030e4:	4606      	mov	r6, r0
  4030e6:	2800      	cmp	r0, #0
  4030e8:	f000 809e 	beq.w	403228 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  4030ec:	2058      	movs	r0, #88	; 0x58
  4030ee:	4b5f      	ldr	r3, [pc, #380]	; (40326c <xTaskGenericCreate+0x1d8>)
  4030f0:	4798      	blx	r3
			if( pxNewTCB != NULL )
  4030f2:	4604      	mov	r4, r0
  4030f4:	2800      	cmp	r0, #0
  4030f6:	f000 8094 	beq.w	403222 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  4030fa:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  4030fc:	ea4f 0289 	mov.w	r2, r9, lsl #2
  403100:	21a5      	movs	r1, #165	; 0xa5
  403102:	4630      	mov	r0, r6
  403104:	4b5a      	ldr	r3, [pc, #360]	; (403270 <xTaskGenericCreate+0x1dc>)
  403106:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  403108:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  40310c:	444e      	add	r6, r9
  40310e:	6b23      	ldr	r3, [r4, #48]	; 0x30
  403110:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  403114:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  403118:	783b      	ldrb	r3, [r7, #0]
  40311a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  40311e:	783b      	ldrb	r3, [r7, #0]
  403120:	2b00      	cmp	r3, #0
  403122:	f040 8084 	bne.w	40322e <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  403126:	2700      	movs	r7, #0
  403128:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  40312c:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  40312e:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  403130:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  403132:	f104 0904 	add.w	r9, r4, #4
  403136:	4648      	mov	r0, r9
  403138:	f8df b184 	ldr.w	fp, [pc, #388]	; 4032c0 <xTaskGenericCreate+0x22c>
  40313c:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  40313e:	f104 0018 	add.w	r0, r4, #24
  403142:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  403144:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403146:	f1c5 0305 	rsb	r3, r5, #5
  40314a:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  40314c:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  40314e:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  403150:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  403154:	4642      	mov	r2, r8
  403156:	9901      	ldr	r1, [sp, #4]
  403158:	4630      	mov	r0, r6
  40315a:	4b46      	ldr	r3, [pc, #280]	; (403274 <xTaskGenericCreate+0x1e0>)
  40315c:	4798      	blx	r3
  40315e:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  403160:	f1ba 0f00 	cmp.w	sl, #0
  403164:	d001      	beq.n	40316a <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  403166:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  40316a:	4b43      	ldr	r3, [pc, #268]	; (403278 <xTaskGenericCreate+0x1e4>)
  40316c:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  40316e:	4a43      	ldr	r2, [pc, #268]	; (40327c <xTaskGenericCreate+0x1e8>)
  403170:	6813      	ldr	r3, [r2, #0]
  403172:	3301      	adds	r3, #1
  403174:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  403176:	4b42      	ldr	r3, [pc, #264]	; (403280 <xTaskGenericCreate+0x1ec>)
  403178:	681b      	ldr	r3, [r3, #0]
  40317a:	2b00      	cmp	r3, #0
  40317c:	d166      	bne.n	40324c <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  40317e:	4b40      	ldr	r3, [pc, #256]	; (403280 <xTaskGenericCreate+0x1ec>)
  403180:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  403182:	6813      	ldr	r3, [r2, #0]
  403184:	2b01      	cmp	r3, #1
  403186:	d121      	bne.n	4031cc <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  403188:	4f3e      	ldr	r7, [pc, #248]	; (403284 <xTaskGenericCreate+0x1f0>)
  40318a:	4638      	mov	r0, r7
  40318c:	4e3e      	ldr	r6, [pc, #248]	; (403288 <xTaskGenericCreate+0x1f4>)
  40318e:	47b0      	blx	r6
  403190:	f107 0014 	add.w	r0, r7, #20
  403194:	47b0      	blx	r6
  403196:	f107 0028 	add.w	r0, r7, #40	; 0x28
  40319a:	47b0      	blx	r6
  40319c:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  4031a0:	47b0      	blx	r6
  4031a2:	f107 0050 	add.w	r0, r7, #80	; 0x50
  4031a6:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  4031a8:	f8df 8118 	ldr.w	r8, [pc, #280]	; 4032c4 <xTaskGenericCreate+0x230>
  4031ac:	4640      	mov	r0, r8
  4031ae:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  4031b0:	4f36      	ldr	r7, [pc, #216]	; (40328c <xTaskGenericCreate+0x1f8>)
  4031b2:	4638      	mov	r0, r7
  4031b4:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  4031b6:	4836      	ldr	r0, [pc, #216]	; (403290 <xTaskGenericCreate+0x1fc>)
  4031b8:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  4031ba:	4836      	ldr	r0, [pc, #216]	; (403294 <xTaskGenericCreate+0x200>)
  4031bc:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  4031be:	4836      	ldr	r0, [pc, #216]	; (403298 <xTaskGenericCreate+0x204>)
  4031c0:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  4031c2:	4b36      	ldr	r3, [pc, #216]	; (40329c <xTaskGenericCreate+0x208>)
  4031c4:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  4031c8:	4b35      	ldr	r3, [pc, #212]	; (4032a0 <xTaskGenericCreate+0x20c>)
  4031ca:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  4031cc:	4a35      	ldr	r2, [pc, #212]	; (4032a4 <xTaskGenericCreate+0x210>)
  4031ce:	6813      	ldr	r3, [r2, #0]
  4031d0:	3301      	adds	r3, #1
  4031d2:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  4031d4:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  4031d6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4031d8:	4a33      	ldr	r2, [pc, #204]	; (4032a8 <xTaskGenericCreate+0x214>)
  4031da:	6811      	ldr	r1, [r2, #0]
  4031dc:	2301      	movs	r3, #1
  4031de:	4083      	lsls	r3, r0
  4031e0:	430b      	orrs	r3, r1
  4031e2:	6013      	str	r3, [r2, #0]
  4031e4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4031e8:	4649      	mov	r1, r9
  4031ea:	4b26      	ldr	r3, [pc, #152]	; (403284 <xTaskGenericCreate+0x1f0>)
  4031ec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4031f0:	4b2e      	ldr	r3, [pc, #184]	; (4032ac <xTaskGenericCreate+0x218>)
  4031f2:	4798      	blx	r3
		taskEXIT_CRITICAL();
  4031f4:	4b2e      	ldr	r3, [pc, #184]	; (4032b0 <xTaskGenericCreate+0x21c>)
  4031f6:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  4031f8:	4b2e      	ldr	r3, [pc, #184]	; (4032b4 <xTaskGenericCreate+0x220>)
  4031fa:	681b      	ldr	r3, [r3, #0]
  4031fc:	2b00      	cmp	r3, #0
  4031fe:	d031      	beq.n	403264 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  403200:	4b1f      	ldr	r3, [pc, #124]	; (403280 <xTaskGenericCreate+0x1ec>)
  403202:	681b      	ldr	r3, [r3, #0]
  403204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403206:	429d      	cmp	r5, r3
  403208:	d92e      	bls.n	403268 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  40320a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40320e:	4b2a      	ldr	r3, [pc, #168]	; (4032b8 <xTaskGenericCreate+0x224>)
  403210:	601a      	str	r2, [r3, #0]
  403212:	f3bf 8f4f 	dsb	sy
  403216:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  40321a:	2001      	movs	r0, #1
}
  40321c:	b003      	add	sp, #12
  40321e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  403222:	4630      	mov	r0, r6
  403224:	4b25      	ldr	r3, [pc, #148]	; (4032bc <xTaskGenericCreate+0x228>)
  403226:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  403228:	f04f 30ff 	mov.w	r0, #4294967295
  40322c:	e7f6      	b.n	40321c <xTaskGenericCreate+0x188>
  40322e:	463b      	mov	r3, r7
  403230:	f104 0234 	add.w	r2, r4, #52	; 0x34
  403234:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  403236:	7859      	ldrb	r1, [r3, #1]
  403238:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  40323c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  403240:	2900      	cmp	r1, #0
  403242:	f43f af70 	beq.w	403126 <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  403246:	42bb      	cmp	r3, r7
  403248:	d1f5      	bne.n	403236 <xTaskGenericCreate+0x1a2>
  40324a:	e76c      	b.n	403126 <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  40324c:	4b19      	ldr	r3, [pc, #100]	; (4032b4 <xTaskGenericCreate+0x220>)
  40324e:	681b      	ldr	r3, [r3, #0]
  403250:	2b00      	cmp	r3, #0
  403252:	d1bb      	bne.n	4031cc <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  403254:	4b0a      	ldr	r3, [pc, #40]	; (403280 <xTaskGenericCreate+0x1ec>)
  403256:	681b      	ldr	r3, [r3, #0]
  403258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40325a:	429d      	cmp	r5, r3
  40325c:	d3b6      	bcc.n	4031cc <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  40325e:	4b08      	ldr	r3, [pc, #32]	; (403280 <xTaskGenericCreate+0x1ec>)
  403260:	601c      	str	r4, [r3, #0]
  403262:	e7b3      	b.n	4031cc <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  403264:	2001      	movs	r0, #1
  403266:	e7d9      	b.n	40321c <xTaskGenericCreate+0x188>
  403268:	2001      	movs	r0, #1
	return xReturn;
  40326a:	e7d7      	b.n	40321c <xTaskGenericCreate+0x188>
  40326c:	004025c1 	.word	0x004025c1
  403270:	00404dc5 	.word	0x00404dc5
  403274:	00402319 	.word	0x00402319
  403278:	00402365 	.word	0x00402365
  40327c:	2040c694 	.word	0x2040c694
  403280:	2040c624 	.word	0x2040c624
  403284:	2040c630 	.word	0x2040c630
  403288:	00402219 	.word	0x00402219
  40328c:	2040c6c0 	.word	0x2040c6c0
  403290:	2040c6dc 	.word	0x2040c6dc
  403294:	2040c708 	.word	0x2040c708
  403298:	2040c6f4 	.word	0x2040c6f4
  40329c:	2040c628 	.word	0x2040c628
  4032a0:	2040c62c 	.word	0x2040c62c
  4032a4:	2040c6a0 	.word	0x2040c6a0
  4032a8:	2040c6a8 	.word	0x2040c6a8
  4032ac:	00402235 	.word	0x00402235
  4032b0:	004023b1 	.word	0x004023b1
  4032b4:	2040c6f0 	.word	0x2040c6f0
  4032b8:	e000ed04 	.word	0xe000ed04
  4032bc:	00402631 	.word	0x00402631
  4032c0:	0040222f 	.word	0x0040222f
  4032c4:	2040c6ac 	.word	0x2040c6ac

004032c8 <vTaskStartScheduler>:
{
  4032c8:	b510      	push	{r4, lr}
  4032ca:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  4032cc:	2300      	movs	r3, #0
  4032ce:	9303      	str	r3, [sp, #12]
  4032d0:	9302      	str	r3, [sp, #8]
  4032d2:	9301      	str	r3, [sp, #4]
  4032d4:	9300      	str	r3, [sp, #0]
  4032d6:	2282      	movs	r2, #130	; 0x82
  4032d8:	4916      	ldr	r1, [pc, #88]	; (403334 <vTaskStartScheduler+0x6c>)
  4032da:	4817      	ldr	r0, [pc, #92]	; (403338 <vTaskStartScheduler+0x70>)
  4032dc:	4c17      	ldr	r4, [pc, #92]	; (40333c <vTaskStartScheduler+0x74>)
  4032de:	47a0      	blx	r4
		if( xReturn == pdPASS )
  4032e0:	2801      	cmp	r0, #1
  4032e2:	d00b      	beq.n	4032fc <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  4032e4:	bb20      	cbnz	r0, 403330 <vTaskStartScheduler+0x68>
  4032e6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4032ea:	b672      	cpsid	i
  4032ec:	f383 8811 	msr	BASEPRI, r3
  4032f0:	f3bf 8f6f 	isb	sy
  4032f4:	f3bf 8f4f 	dsb	sy
  4032f8:	b662      	cpsie	i
  4032fa:	e7fe      	b.n	4032fa <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  4032fc:	4b10      	ldr	r3, [pc, #64]	; (403340 <vTaskStartScheduler+0x78>)
  4032fe:	4798      	blx	r3
	if( xReturn == pdPASS )
  403300:	2801      	cmp	r0, #1
  403302:	d1ef      	bne.n	4032e4 <vTaskStartScheduler+0x1c>
  403304:	f04f 0380 	mov.w	r3, #128	; 0x80
  403308:	b672      	cpsid	i
  40330a:	f383 8811 	msr	BASEPRI, r3
  40330e:	f3bf 8f6f 	isb	sy
  403312:	f3bf 8f4f 	dsb	sy
  403316:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  403318:	f04f 32ff 	mov.w	r2, #4294967295
  40331c:	4b09      	ldr	r3, [pc, #36]	; (403344 <vTaskStartScheduler+0x7c>)
  40331e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  403320:	2201      	movs	r2, #1
  403322:	4b09      	ldr	r3, [pc, #36]	; (403348 <vTaskStartScheduler+0x80>)
  403324:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  403326:	2200      	movs	r2, #0
  403328:	4b08      	ldr	r3, [pc, #32]	; (40334c <vTaskStartScheduler+0x84>)
  40332a:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  40332c:	4b08      	ldr	r3, [pc, #32]	; (403350 <vTaskStartScheduler+0x88>)
  40332e:	4798      	blx	r3
}
  403330:	b004      	add	sp, #16
  403332:	bd10      	pop	{r4, pc}
  403334:	0040ab68 	.word	0x0040ab68
  403338:	0040366d 	.word	0x0040366d
  40333c:	00403095 	.word	0x00403095
  403340:	00403cad 	.word	0x00403cad
  403344:	2040c6d4 	.word	0x2040c6d4
  403348:	2040c6f0 	.word	0x2040c6f0
  40334c:	2040c71c 	.word	0x2040c71c
  403350:	00402499 	.word	0x00402499

00403354 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  403354:	4a02      	ldr	r2, [pc, #8]	; (403360 <vTaskSuspendAll+0xc>)
  403356:	6813      	ldr	r3, [r2, #0]
  403358:	3301      	adds	r3, #1
  40335a:	6013      	str	r3, [r2, #0]
  40335c:	4770      	bx	lr
  40335e:	bf00      	nop
  403360:	2040c69c 	.word	0x2040c69c

00403364 <xTaskGetTickCount>:
		xTicks = xTickCount;
  403364:	4b01      	ldr	r3, [pc, #4]	; (40336c <xTaskGetTickCount+0x8>)
  403366:	6818      	ldr	r0, [r3, #0]
}
  403368:	4770      	bx	lr
  40336a:	bf00      	nop
  40336c:	2040c71c 	.word	0x2040c71c

00403370 <xTaskIncrementTick>:
{
  403370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  403374:	4b42      	ldr	r3, [pc, #264]	; (403480 <xTaskIncrementTick+0x110>)
  403376:	681b      	ldr	r3, [r3, #0]
  403378:	2b00      	cmp	r3, #0
  40337a:	d178      	bne.n	40346e <xTaskIncrementTick+0xfe>
		++xTickCount;
  40337c:	4b41      	ldr	r3, [pc, #260]	; (403484 <xTaskIncrementTick+0x114>)
  40337e:	681a      	ldr	r2, [r3, #0]
  403380:	3201      	adds	r2, #1
  403382:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  403384:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  403386:	b9d6      	cbnz	r6, 4033be <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  403388:	4b3f      	ldr	r3, [pc, #252]	; (403488 <xTaskIncrementTick+0x118>)
  40338a:	681b      	ldr	r3, [r3, #0]
  40338c:	681b      	ldr	r3, [r3, #0]
  40338e:	b153      	cbz	r3, 4033a6 <xTaskIncrementTick+0x36>
  403390:	f04f 0380 	mov.w	r3, #128	; 0x80
  403394:	b672      	cpsid	i
  403396:	f383 8811 	msr	BASEPRI, r3
  40339a:	f3bf 8f6f 	isb	sy
  40339e:	f3bf 8f4f 	dsb	sy
  4033a2:	b662      	cpsie	i
  4033a4:	e7fe      	b.n	4033a4 <xTaskIncrementTick+0x34>
  4033a6:	4a38      	ldr	r2, [pc, #224]	; (403488 <xTaskIncrementTick+0x118>)
  4033a8:	6811      	ldr	r1, [r2, #0]
  4033aa:	4b38      	ldr	r3, [pc, #224]	; (40348c <xTaskIncrementTick+0x11c>)
  4033ac:	6818      	ldr	r0, [r3, #0]
  4033ae:	6010      	str	r0, [r2, #0]
  4033b0:	6019      	str	r1, [r3, #0]
  4033b2:	4a37      	ldr	r2, [pc, #220]	; (403490 <xTaskIncrementTick+0x120>)
  4033b4:	6813      	ldr	r3, [r2, #0]
  4033b6:	3301      	adds	r3, #1
  4033b8:	6013      	str	r3, [r2, #0]
  4033ba:	4b36      	ldr	r3, [pc, #216]	; (403494 <xTaskIncrementTick+0x124>)
  4033bc:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  4033be:	4b36      	ldr	r3, [pc, #216]	; (403498 <xTaskIncrementTick+0x128>)
  4033c0:	681b      	ldr	r3, [r3, #0]
  4033c2:	429e      	cmp	r6, r3
  4033c4:	d218      	bcs.n	4033f8 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  4033c6:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  4033c8:	4b34      	ldr	r3, [pc, #208]	; (40349c <xTaskIncrementTick+0x12c>)
  4033ca:	681b      	ldr	r3, [r3, #0]
  4033cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4033ce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4033d2:	4a33      	ldr	r2, [pc, #204]	; (4034a0 <xTaskIncrementTick+0x130>)
  4033d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  4033d8:	2b02      	cmp	r3, #2
  4033da:	bf28      	it	cs
  4033dc:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  4033de:	4b31      	ldr	r3, [pc, #196]	; (4034a4 <xTaskIncrementTick+0x134>)
  4033e0:	681b      	ldr	r3, [r3, #0]
  4033e2:	b90b      	cbnz	r3, 4033e8 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  4033e4:	4b30      	ldr	r3, [pc, #192]	; (4034a8 <xTaskIncrementTick+0x138>)
  4033e6:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  4033e8:	4b30      	ldr	r3, [pc, #192]	; (4034ac <xTaskIncrementTick+0x13c>)
  4033ea:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  4033ec:	2b00      	cmp	r3, #0
}
  4033ee:	bf0c      	ite	eq
  4033f0:	4620      	moveq	r0, r4
  4033f2:	2001      	movne	r0, #1
  4033f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4033f8:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4033fa:	f8df 908c 	ldr.w	r9, [pc, #140]	; 403488 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4033fe:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4034b8 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  403402:	4f2b      	ldr	r7, [pc, #172]	; (4034b0 <xTaskIncrementTick+0x140>)
  403404:	e01f      	b.n	403446 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  403406:	f04f 32ff 	mov.w	r2, #4294967295
  40340a:	4b23      	ldr	r3, [pc, #140]	; (403498 <xTaskIncrementTick+0x128>)
  40340c:	601a      	str	r2, [r3, #0]
						break;
  40340e:	e7db      	b.n	4033c8 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  403410:	4a21      	ldr	r2, [pc, #132]	; (403498 <xTaskIncrementTick+0x128>)
  403412:	6013      	str	r3, [r2, #0]
							break;
  403414:	e7d8      	b.n	4033c8 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  403416:	f105 0018 	add.w	r0, r5, #24
  40341a:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  40341c:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  40341e:	683a      	ldr	r2, [r7, #0]
  403420:	2301      	movs	r3, #1
  403422:	4083      	lsls	r3, r0
  403424:	4313      	orrs	r3, r2
  403426:	603b      	str	r3, [r7, #0]
  403428:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40342c:	4651      	mov	r1, sl
  40342e:	4b1c      	ldr	r3, [pc, #112]	; (4034a0 <xTaskIncrementTick+0x130>)
  403430:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403434:	4b1f      	ldr	r3, [pc, #124]	; (4034b4 <xTaskIncrementTick+0x144>)
  403436:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  403438:	4b18      	ldr	r3, [pc, #96]	; (40349c <xTaskIncrementTick+0x12c>)
  40343a:	681b      	ldr	r3, [r3, #0]
  40343c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  40343e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  403440:	429a      	cmp	r2, r3
  403442:	bf28      	it	cs
  403444:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  403446:	f8d9 3000 	ldr.w	r3, [r9]
  40344a:	681b      	ldr	r3, [r3, #0]
  40344c:	2b00      	cmp	r3, #0
  40344e:	d0da      	beq.n	403406 <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  403450:	f8d9 3000 	ldr.w	r3, [r9]
  403454:	68db      	ldr	r3, [r3, #12]
  403456:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  403458:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  40345a:	429e      	cmp	r6, r3
  40345c:	d3d8      	bcc.n	403410 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40345e:	f105 0a04 	add.w	sl, r5, #4
  403462:	4650      	mov	r0, sl
  403464:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  403466:	6aab      	ldr	r3, [r5, #40]	; 0x28
  403468:	2b00      	cmp	r3, #0
  40346a:	d1d4      	bne.n	403416 <xTaskIncrementTick+0xa6>
  40346c:	e7d6      	b.n	40341c <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  40346e:	4a0d      	ldr	r2, [pc, #52]	; (4034a4 <xTaskIncrementTick+0x134>)
  403470:	6813      	ldr	r3, [r2, #0]
  403472:	3301      	adds	r3, #1
  403474:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  403476:	4b0c      	ldr	r3, [pc, #48]	; (4034a8 <xTaskIncrementTick+0x138>)
  403478:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  40347a:	2400      	movs	r4, #0
  40347c:	e7b4      	b.n	4033e8 <xTaskIncrementTick+0x78>
  40347e:	bf00      	nop
  403480:	2040c69c 	.word	0x2040c69c
  403484:	2040c71c 	.word	0x2040c71c
  403488:	2040c628 	.word	0x2040c628
  40348c:	2040c62c 	.word	0x2040c62c
  403490:	2040c6d8 	.word	0x2040c6d8
  403494:	00403011 	.word	0x00403011
  403498:	2040c6d4 	.word	0x2040c6d4
  40349c:	2040c624 	.word	0x2040c624
  4034a0:	2040c630 	.word	0x2040c630
  4034a4:	2040c698 	.word	0x2040c698
  4034a8:	0040434d 	.word	0x0040434d
  4034ac:	2040c720 	.word	0x2040c720
  4034b0:	2040c6a8 	.word	0x2040c6a8
  4034b4:	00402235 	.word	0x00402235
  4034b8:	00402281 	.word	0x00402281

004034bc <xTaskResumeAll>:
{
  4034bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  4034c0:	4b38      	ldr	r3, [pc, #224]	; (4035a4 <xTaskResumeAll+0xe8>)
  4034c2:	681b      	ldr	r3, [r3, #0]
  4034c4:	b953      	cbnz	r3, 4034dc <xTaskResumeAll+0x20>
  4034c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4034ca:	b672      	cpsid	i
  4034cc:	f383 8811 	msr	BASEPRI, r3
  4034d0:	f3bf 8f6f 	isb	sy
  4034d4:	f3bf 8f4f 	dsb	sy
  4034d8:	b662      	cpsie	i
  4034da:	e7fe      	b.n	4034da <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  4034dc:	4b32      	ldr	r3, [pc, #200]	; (4035a8 <xTaskResumeAll+0xec>)
  4034de:	4798      	blx	r3
		--uxSchedulerSuspended;
  4034e0:	4b30      	ldr	r3, [pc, #192]	; (4035a4 <xTaskResumeAll+0xe8>)
  4034e2:	681a      	ldr	r2, [r3, #0]
  4034e4:	3a01      	subs	r2, #1
  4034e6:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4034e8:	681b      	ldr	r3, [r3, #0]
  4034ea:	2b00      	cmp	r3, #0
  4034ec:	d155      	bne.n	40359a <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  4034ee:	4b2f      	ldr	r3, [pc, #188]	; (4035ac <xTaskResumeAll+0xf0>)
  4034f0:	681b      	ldr	r3, [r3, #0]
  4034f2:	2b00      	cmp	r3, #0
  4034f4:	d132      	bne.n	40355c <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  4034f6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4034f8:	4b2d      	ldr	r3, [pc, #180]	; (4035b0 <xTaskResumeAll+0xf4>)
  4034fa:	4798      	blx	r3
}
  4034fc:	4620      	mov	r0, r4
  4034fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  403502:	68fb      	ldr	r3, [r7, #12]
  403504:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  403506:	f104 0018 	add.w	r0, r4, #24
  40350a:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40350c:	f104 0804 	add.w	r8, r4, #4
  403510:	4640      	mov	r0, r8
  403512:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  403514:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  403516:	682a      	ldr	r2, [r5, #0]
  403518:	2301      	movs	r3, #1
  40351a:	4083      	lsls	r3, r0
  40351c:	4313      	orrs	r3, r2
  40351e:	602b      	str	r3, [r5, #0]
  403520:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403524:	4641      	mov	r1, r8
  403526:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  40352a:	4b22      	ldr	r3, [pc, #136]	; (4035b4 <xTaskResumeAll+0xf8>)
  40352c:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40352e:	4b22      	ldr	r3, [pc, #136]	; (4035b8 <xTaskResumeAll+0xfc>)
  403530:	681b      	ldr	r3, [r3, #0]
  403532:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  403534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403536:	429a      	cmp	r2, r3
  403538:	d20c      	bcs.n	403554 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40353a:	683b      	ldr	r3, [r7, #0]
  40353c:	2b00      	cmp	r3, #0
  40353e:	d1e0      	bne.n	403502 <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  403540:	4b1e      	ldr	r3, [pc, #120]	; (4035bc <xTaskResumeAll+0x100>)
  403542:	681b      	ldr	r3, [r3, #0]
  403544:	b1db      	cbz	r3, 40357e <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  403546:	4b1d      	ldr	r3, [pc, #116]	; (4035bc <xTaskResumeAll+0x100>)
  403548:	681b      	ldr	r3, [r3, #0]
  40354a:	b1c3      	cbz	r3, 40357e <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  40354c:	4e1c      	ldr	r6, [pc, #112]	; (4035c0 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  40354e:	4d1d      	ldr	r5, [pc, #116]	; (4035c4 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  403550:	4c1a      	ldr	r4, [pc, #104]	; (4035bc <xTaskResumeAll+0x100>)
  403552:	e00e      	b.n	403572 <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  403554:	2201      	movs	r2, #1
  403556:	4b1b      	ldr	r3, [pc, #108]	; (4035c4 <xTaskResumeAll+0x108>)
  403558:	601a      	str	r2, [r3, #0]
  40355a:	e7ee      	b.n	40353a <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40355c:	4f1a      	ldr	r7, [pc, #104]	; (4035c8 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40355e:	4e1b      	ldr	r6, [pc, #108]	; (4035cc <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  403560:	4d1b      	ldr	r5, [pc, #108]	; (4035d0 <xTaskResumeAll+0x114>)
  403562:	f8df 9074 	ldr.w	r9, [pc, #116]	; 4035d8 <xTaskResumeAll+0x11c>
  403566:	e7e8      	b.n	40353a <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  403568:	6823      	ldr	r3, [r4, #0]
  40356a:	3b01      	subs	r3, #1
  40356c:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40356e:	6823      	ldr	r3, [r4, #0]
  403570:	b12b      	cbz	r3, 40357e <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  403572:	47b0      	blx	r6
  403574:	2800      	cmp	r0, #0
  403576:	d0f7      	beq.n	403568 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  403578:	2301      	movs	r3, #1
  40357a:	602b      	str	r3, [r5, #0]
  40357c:	e7f4      	b.n	403568 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  40357e:	4b11      	ldr	r3, [pc, #68]	; (4035c4 <xTaskResumeAll+0x108>)
  403580:	681b      	ldr	r3, [r3, #0]
  403582:	2b01      	cmp	r3, #1
  403584:	d10b      	bne.n	40359e <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  403586:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40358a:	4b12      	ldr	r3, [pc, #72]	; (4035d4 <xTaskResumeAll+0x118>)
  40358c:	601a      	str	r2, [r3, #0]
  40358e:	f3bf 8f4f 	dsb	sy
  403592:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  403596:	2401      	movs	r4, #1
  403598:	e7ae      	b.n	4034f8 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  40359a:	2400      	movs	r4, #0
  40359c:	e7ac      	b.n	4034f8 <xTaskResumeAll+0x3c>
  40359e:	2400      	movs	r4, #0
  4035a0:	e7aa      	b.n	4034f8 <xTaskResumeAll+0x3c>
  4035a2:	bf00      	nop
  4035a4:	2040c69c 	.word	0x2040c69c
  4035a8:	00402365 	.word	0x00402365
  4035ac:	2040c694 	.word	0x2040c694
  4035b0:	004023b1 	.word	0x004023b1
  4035b4:	00402235 	.word	0x00402235
  4035b8:	2040c624 	.word	0x2040c624
  4035bc:	2040c698 	.word	0x2040c698
  4035c0:	00403371 	.word	0x00403371
  4035c4:	2040c720 	.word	0x2040c720
  4035c8:	2040c6dc 	.word	0x2040c6dc
  4035cc:	00402281 	.word	0x00402281
  4035d0:	2040c6a8 	.word	0x2040c6a8
  4035d4:	e000ed04 	.word	0xe000ed04
  4035d8:	2040c630 	.word	0x2040c630

004035dc <vTaskDelay>:
	{
  4035dc:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  4035de:	2800      	cmp	r0, #0
  4035e0:	d029      	beq.n	403636 <vTaskDelay+0x5a>
  4035e2:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  4035e4:	4b18      	ldr	r3, [pc, #96]	; (403648 <vTaskDelay+0x6c>)
  4035e6:	681b      	ldr	r3, [r3, #0]
  4035e8:	b153      	cbz	r3, 403600 <vTaskDelay+0x24>
  4035ea:	f04f 0380 	mov.w	r3, #128	; 0x80
  4035ee:	b672      	cpsid	i
  4035f0:	f383 8811 	msr	BASEPRI, r3
  4035f4:	f3bf 8f6f 	isb	sy
  4035f8:	f3bf 8f4f 	dsb	sy
  4035fc:	b662      	cpsie	i
  4035fe:	e7fe      	b.n	4035fe <vTaskDelay+0x22>
			vTaskSuspendAll();
  403600:	4b12      	ldr	r3, [pc, #72]	; (40364c <vTaskDelay+0x70>)
  403602:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  403604:	4b12      	ldr	r3, [pc, #72]	; (403650 <vTaskDelay+0x74>)
  403606:	681b      	ldr	r3, [r3, #0]
  403608:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40360a:	4b12      	ldr	r3, [pc, #72]	; (403654 <vTaskDelay+0x78>)
  40360c:	6818      	ldr	r0, [r3, #0]
  40360e:	3004      	adds	r0, #4
  403610:	4b11      	ldr	r3, [pc, #68]	; (403658 <vTaskDelay+0x7c>)
  403612:	4798      	blx	r3
  403614:	b948      	cbnz	r0, 40362a <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  403616:	4b0f      	ldr	r3, [pc, #60]	; (403654 <vTaskDelay+0x78>)
  403618:	681a      	ldr	r2, [r3, #0]
  40361a:	4910      	ldr	r1, [pc, #64]	; (40365c <vTaskDelay+0x80>)
  40361c:	680b      	ldr	r3, [r1, #0]
  40361e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  403620:	2201      	movs	r2, #1
  403622:	4082      	lsls	r2, r0
  403624:	ea23 0302 	bic.w	r3, r3, r2
  403628:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40362a:	4620      	mov	r0, r4
  40362c:	4b0c      	ldr	r3, [pc, #48]	; (403660 <vTaskDelay+0x84>)
  40362e:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  403630:	4b0c      	ldr	r3, [pc, #48]	; (403664 <vTaskDelay+0x88>)
  403632:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  403634:	b938      	cbnz	r0, 403646 <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  403636:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40363a:	4b0b      	ldr	r3, [pc, #44]	; (403668 <vTaskDelay+0x8c>)
  40363c:	601a      	str	r2, [r3, #0]
  40363e:	f3bf 8f4f 	dsb	sy
  403642:	f3bf 8f6f 	isb	sy
  403646:	bd10      	pop	{r4, pc}
  403648:	2040c69c 	.word	0x2040c69c
  40364c:	00403355 	.word	0x00403355
  403650:	2040c71c 	.word	0x2040c71c
  403654:	2040c624 	.word	0x2040c624
  403658:	00402281 	.word	0x00402281
  40365c:	2040c6a8 	.word	0x2040c6a8
  403660:	0040303d 	.word	0x0040303d
  403664:	004034bd 	.word	0x004034bd
  403668:	e000ed04 	.word	0xe000ed04

0040366c <prvIdleTask>:
{
  40366c:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  40366e:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4036f8 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  403672:	4e19      	ldr	r6, [pc, #100]	; (4036d8 <prvIdleTask+0x6c>)
				taskYIELD();
  403674:	f8df 9084 	ldr.w	r9, [pc, #132]	; 4036fc <prvIdleTask+0x90>
  403678:	e02a      	b.n	4036d0 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  40367a:	4b18      	ldr	r3, [pc, #96]	; (4036dc <prvIdleTask+0x70>)
  40367c:	681b      	ldr	r3, [r3, #0]
  40367e:	2b01      	cmp	r3, #1
  403680:	d81e      	bhi.n	4036c0 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  403682:	682b      	ldr	r3, [r5, #0]
  403684:	2b00      	cmp	r3, #0
  403686:	d0f8      	beq.n	40367a <prvIdleTask+0xe>
			vTaskSuspendAll();
  403688:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  40368a:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  40368c:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  40368e:	2c00      	cmp	r4, #0
  403690:	d0f7      	beq.n	403682 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  403692:	4b13      	ldr	r3, [pc, #76]	; (4036e0 <prvIdleTask+0x74>)
  403694:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  403696:	68f3      	ldr	r3, [r6, #12]
  403698:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40369a:	1d20      	adds	r0, r4, #4
  40369c:	4b11      	ldr	r3, [pc, #68]	; (4036e4 <prvIdleTask+0x78>)
  40369e:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4036a0:	4a11      	ldr	r2, [pc, #68]	; (4036e8 <prvIdleTask+0x7c>)
  4036a2:	6813      	ldr	r3, [r2, #0]
  4036a4:	3b01      	subs	r3, #1
  4036a6:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  4036a8:	682b      	ldr	r3, [r5, #0]
  4036aa:	3b01      	subs	r3, #1
  4036ac:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  4036ae:	4b0f      	ldr	r3, [pc, #60]	; (4036ec <prvIdleTask+0x80>)
  4036b0:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  4036b2:	6b20      	ldr	r0, [r4, #48]	; 0x30
  4036b4:	f8df a048 	ldr.w	sl, [pc, #72]	; 403700 <prvIdleTask+0x94>
  4036b8:	47d0      	blx	sl
		vPortFree( pxTCB );
  4036ba:	4620      	mov	r0, r4
  4036bc:	47d0      	blx	sl
  4036be:	e7e0      	b.n	403682 <prvIdleTask+0x16>
				taskYIELD();
  4036c0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4036c4:	f8c9 3000 	str.w	r3, [r9]
  4036c8:	f3bf 8f4f 	dsb	sy
  4036cc:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4036d0:	4d07      	ldr	r5, [pc, #28]	; (4036f0 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  4036d2:	4f08      	ldr	r7, [pc, #32]	; (4036f4 <prvIdleTask+0x88>)
  4036d4:	e7d5      	b.n	403682 <prvIdleTask+0x16>
  4036d6:	bf00      	nop
  4036d8:	2040c708 	.word	0x2040c708
  4036dc:	2040c630 	.word	0x2040c630
  4036e0:	00402365 	.word	0x00402365
  4036e4:	00402281 	.word	0x00402281
  4036e8:	2040c694 	.word	0x2040c694
  4036ec:	004023b1 	.word	0x004023b1
  4036f0:	2040c6a4 	.word	0x2040c6a4
  4036f4:	004034bd 	.word	0x004034bd
  4036f8:	00403355 	.word	0x00403355
  4036fc:	e000ed04 	.word	0xe000ed04
  403700:	00402631 	.word	0x00402631

00403704 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  403704:	4b2d      	ldr	r3, [pc, #180]	; (4037bc <vTaskSwitchContext+0xb8>)
  403706:	681b      	ldr	r3, [r3, #0]
  403708:	2b00      	cmp	r3, #0
  40370a:	d12c      	bne.n	403766 <vTaskSwitchContext+0x62>
{
  40370c:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  40370e:	2200      	movs	r2, #0
  403710:	4b2b      	ldr	r3, [pc, #172]	; (4037c0 <vTaskSwitchContext+0xbc>)
  403712:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  403714:	4b2b      	ldr	r3, [pc, #172]	; (4037c4 <vTaskSwitchContext+0xc0>)
  403716:	681b      	ldr	r3, [r3, #0]
  403718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40371a:	681a      	ldr	r2, [r3, #0]
  40371c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  403720:	d103      	bne.n	40372a <vTaskSwitchContext+0x26>
  403722:	685a      	ldr	r2, [r3, #4]
  403724:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  403728:	d021      	beq.n	40376e <vTaskSwitchContext+0x6a>
  40372a:	4b26      	ldr	r3, [pc, #152]	; (4037c4 <vTaskSwitchContext+0xc0>)
  40372c:	6818      	ldr	r0, [r3, #0]
  40372e:	6819      	ldr	r1, [r3, #0]
  403730:	3134      	adds	r1, #52	; 0x34
  403732:	4b25      	ldr	r3, [pc, #148]	; (4037c8 <vTaskSwitchContext+0xc4>)
  403734:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  403736:	4b25      	ldr	r3, [pc, #148]	; (4037cc <vTaskSwitchContext+0xc8>)
  403738:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  40373a:	fab3 f383 	clz	r3, r3
  40373e:	b2db      	uxtb	r3, r3
  403740:	f1c3 031f 	rsb	r3, r3, #31
  403744:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  403748:	4a21      	ldr	r2, [pc, #132]	; (4037d0 <vTaskSwitchContext+0xcc>)
  40374a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40374e:	b9ba      	cbnz	r2, 403780 <vTaskSwitchContext+0x7c>
	__asm volatile
  403750:	f04f 0380 	mov.w	r3, #128	; 0x80
  403754:	b672      	cpsid	i
  403756:	f383 8811 	msr	BASEPRI, r3
  40375a:	f3bf 8f6f 	isb	sy
  40375e:	f3bf 8f4f 	dsb	sy
  403762:	b662      	cpsie	i
  403764:	e7fe      	b.n	403764 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  403766:	2201      	movs	r2, #1
  403768:	4b15      	ldr	r3, [pc, #84]	; (4037c0 <vTaskSwitchContext+0xbc>)
  40376a:	601a      	str	r2, [r3, #0]
  40376c:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  40376e:	689a      	ldr	r2, [r3, #8]
  403770:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  403774:	d1d9      	bne.n	40372a <vTaskSwitchContext+0x26>
  403776:	68db      	ldr	r3, [r3, #12]
  403778:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  40377c:	d1d5      	bne.n	40372a <vTaskSwitchContext+0x26>
  40377e:	e7da      	b.n	403736 <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  403780:	4a13      	ldr	r2, [pc, #76]	; (4037d0 <vTaskSwitchContext+0xcc>)
  403782:	0099      	lsls	r1, r3, #2
  403784:	18c8      	adds	r0, r1, r3
  403786:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  40378a:	6844      	ldr	r4, [r0, #4]
  40378c:	6864      	ldr	r4, [r4, #4]
  40378e:	6044      	str	r4, [r0, #4]
  403790:	4419      	add	r1, r3
  403792:	4602      	mov	r2, r0
  403794:	3208      	adds	r2, #8
  403796:	4294      	cmp	r4, r2
  403798:	d009      	beq.n	4037ae <vTaskSwitchContext+0xaa>
  40379a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40379e:	4a0c      	ldr	r2, [pc, #48]	; (4037d0 <vTaskSwitchContext+0xcc>)
  4037a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4037a4:	685b      	ldr	r3, [r3, #4]
  4037a6:	68da      	ldr	r2, [r3, #12]
  4037a8:	4b06      	ldr	r3, [pc, #24]	; (4037c4 <vTaskSwitchContext+0xc0>)
  4037aa:	601a      	str	r2, [r3, #0]
  4037ac:	bd10      	pop	{r4, pc}
  4037ae:	6860      	ldr	r0, [r4, #4]
  4037b0:	4a07      	ldr	r2, [pc, #28]	; (4037d0 <vTaskSwitchContext+0xcc>)
  4037b2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4037b6:	6050      	str	r0, [r2, #4]
  4037b8:	e7ef      	b.n	40379a <vTaskSwitchContext+0x96>
  4037ba:	bf00      	nop
  4037bc:	2040c69c 	.word	0x2040c69c
  4037c0:	2040c720 	.word	0x2040c720
  4037c4:	2040c624 	.word	0x2040c624
  4037c8:	00404335 	.word	0x00404335
  4037cc:	2040c6a8 	.word	0x2040c6a8
  4037d0:	2040c630 	.word	0x2040c630

004037d4 <vTaskPlaceOnEventList>:
{
  4037d4:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  4037d6:	b1e0      	cbz	r0, 403812 <vTaskPlaceOnEventList+0x3e>
  4037d8:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4037da:	4d17      	ldr	r5, [pc, #92]	; (403838 <vTaskPlaceOnEventList+0x64>)
  4037dc:	6829      	ldr	r1, [r5, #0]
  4037de:	3118      	adds	r1, #24
  4037e0:	4b16      	ldr	r3, [pc, #88]	; (40383c <vTaskPlaceOnEventList+0x68>)
  4037e2:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4037e4:	6828      	ldr	r0, [r5, #0]
  4037e6:	3004      	adds	r0, #4
  4037e8:	4b15      	ldr	r3, [pc, #84]	; (403840 <vTaskPlaceOnEventList+0x6c>)
  4037ea:	4798      	blx	r3
  4037ec:	b940      	cbnz	r0, 403800 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4037ee:	682a      	ldr	r2, [r5, #0]
  4037f0:	4914      	ldr	r1, [pc, #80]	; (403844 <vTaskPlaceOnEventList+0x70>)
  4037f2:	680b      	ldr	r3, [r1, #0]
  4037f4:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4037f6:	2201      	movs	r2, #1
  4037f8:	4082      	lsls	r2, r0
  4037fa:	ea23 0302 	bic.w	r3, r3, r2
  4037fe:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  403800:	f1b4 3fff 	cmp.w	r4, #4294967295
  403804:	d010      	beq.n	403828 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  403806:	4b10      	ldr	r3, [pc, #64]	; (403848 <vTaskPlaceOnEventList+0x74>)
  403808:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40380a:	4420      	add	r0, r4
  40380c:	4b0f      	ldr	r3, [pc, #60]	; (40384c <vTaskPlaceOnEventList+0x78>)
  40380e:	4798      	blx	r3
  403810:	bd38      	pop	{r3, r4, r5, pc}
  403812:	f04f 0380 	mov.w	r3, #128	; 0x80
  403816:	b672      	cpsid	i
  403818:	f383 8811 	msr	BASEPRI, r3
  40381c:	f3bf 8f6f 	isb	sy
  403820:	f3bf 8f4f 	dsb	sy
  403824:	b662      	cpsie	i
  403826:	e7fe      	b.n	403826 <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  403828:	4b03      	ldr	r3, [pc, #12]	; (403838 <vTaskPlaceOnEventList+0x64>)
  40382a:	6819      	ldr	r1, [r3, #0]
  40382c:	3104      	adds	r1, #4
  40382e:	4808      	ldr	r0, [pc, #32]	; (403850 <vTaskPlaceOnEventList+0x7c>)
  403830:	4b08      	ldr	r3, [pc, #32]	; (403854 <vTaskPlaceOnEventList+0x80>)
  403832:	4798      	blx	r3
  403834:	bd38      	pop	{r3, r4, r5, pc}
  403836:	bf00      	nop
  403838:	2040c624 	.word	0x2040c624
  40383c:	0040224d 	.word	0x0040224d
  403840:	00402281 	.word	0x00402281
  403844:	2040c6a8 	.word	0x2040c6a8
  403848:	2040c71c 	.word	0x2040c71c
  40384c:	0040303d 	.word	0x0040303d
  403850:	2040c6f4 	.word	0x2040c6f4
  403854:	00402235 	.word	0x00402235

00403858 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  403858:	b1e8      	cbz	r0, 403896 <vTaskPlaceOnEventListRestricted+0x3e>
	{
  40385a:	b570      	push	{r4, r5, r6, lr}
  40385c:	4615      	mov	r5, r2
  40385e:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  403860:	4e16      	ldr	r6, [pc, #88]	; (4038bc <vTaskPlaceOnEventListRestricted+0x64>)
  403862:	6831      	ldr	r1, [r6, #0]
  403864:	3118      	adds	r1, #24
  403866:	4b16      	ldr	r3, [pc, #88]	; (4038c0 <vTaskPlaceOnEventListRestricted+0x68>)
  403868:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40386a:	6830      	ldr	r0, [r6, #0]
  40386c:	3004      	adds	r0, #4
  40386e:	4b15      	ldr	r3, [pc, #84]	; (4038c4 <vTaskPlaceOnEventListRestricted+0x6c>)
  403870:	4798      	blx	r3
  403872:	b940      	cbnz	r0, 403886 <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  403874:	6832      	ldr	r2, [r6, #0]
  403876:	4914      	ldr	r1, [pc, #80]	; (4038c8 <vTaskPlaceOnEventListRestricted+0x70>)
  403878:	680b      	ldr	r3, [r1, #0]
  40387a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40387c:	2201      	movs	r2, #1
  40387e:	4082      	lsls	r2, r0
  403880:	ea23 0302 	bic.w	r3, r3, r2
  403884:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  403886:	2d01      	cmp	r5, #1
  403888:	d010      	beq.n	4038ac <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  40388a:	4b10      	ldr	r3, [pc, #64]	; (4038cc <vTaskPlaceOnEventListRestricted+0x74>)
  40388c:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40388e:	4420      	add	r0, r4
  403890:	4b0f      	ldr	r3, [pc, #60]	; (4038d0 <vTaskPlaceOnEventListRestricted+0x78>)
  403892:	4798      	blx	r3
  403894:	bd70      	pop	{r4, r5, r6, pc}
  403896:	f04f 0380 	mov.w	r3, #128	; 0x80
  40389a:	b672      	cpsid	i
  40389c:	f383 8811 	msr	BASEPRI, r3
  4038a0:	f3bf 8f6f 	isb	sy
  4038a4:	f3bf 8f4f 	dsb	sy
  4038a8:	b662      	cpsie	i
  4038aa:	e7fe      	b.n	4038aa <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4038ac:	4b03      	ldr	r3, [pc, #12]	; (4038bc <vTaskPlaceOnEventListRestricted+0x64>)
  4038ae:	6819      	ldr	r1, [r3, #0]
  4038b0:	3104      	adds	r1, #4
  4038b2:	4808      	ldr	r0, [pc, #32]	; (4038d4 <vTaskPlaceOnEventListRestricted+0x7c>)
  4038b4:	4b02      	ldr	r3, [pc, #8]	; (4038c0 <vTaskPlaceOnEventListRestricted+0x68>)
  4038b6:	4798      	blx	r3
  4038b8:	bd70      	pop	{r4, r5, r6, pc}
  4038ba:	bf00      	nop
  4038bc:	2040c624 	.word	0x2040c624
  4038c0:	00402235 	.word	0x00402235
  4038c4:	00402281 	.word	0x00402281
  4038c8:	2040c6a8 	.word	0x2040c6a8
  4038cc:	2040c71c 	.word	0x2040c71c
  4038d0:	0040303d 	.word	0x0040303d
  4038d4:	2040c6f4 	.word	0x2040c6f4

004038d8 <xTaskRemoveFromEventList>:
{
  4038d8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4038da:	68c3      	ldr	r3, [r0, #12]
  4038dc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4038de:	b324      	cbz	r4, 40392a <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4038e0:	f104 0518 	add.w	r5, r4, #24
  4038e4:	4628      	mov	r0, r5
  4038e6:	4b1a      	ldr	r3, [pc, #104]	; (403950 <xTaskRemoveFromEventList+0x78>)
  4038e8:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4038ea:	4b1a      	ldr	r3, [pc, #104]	; (403954 <xTaskRemoveFromEventList+0x7c>)
  4038ec:	681b      	ldr	r3, [r3, #0]
  4038ee:	bb3b      	cbnz	r3, 403940 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4038f0:	1d25      	adds	r5, r4, #4
  4038f2:	4628      	mov	r0, r5
  4038f4:	4b16      	ldr	r3, [pc, #88]	; (403950 <xTaskRemoveFromEventList+0x78>)
  4038f6:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  4038f8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4038fa:	4a17      	ldr	r2, [pc, #92]	; (403958 <xTaskRemoveFromEventList+0x80>)
  4038fc:	6811      	ldr	r1, [r2, #0]
  4038fe:	2301      	movs	r3, #1
  403900:	4083      	lsls	r3, r0
  403902:	430b      	orrs	r3, r1
  403904:	6013      	str	r3, [r2, #0]
  403906:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40390a:	4629      	mov	r1, r5
  40390c:	4b13      	ldr	r3, [pc, #76]	; (40395c <xTaskRemoveFromEventList+0x84>)
  40390e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403912:	4b13      	ldr	r3, [pc, #76]	; (403960 <xTaskRemoveFromEventList+0x88>)
  403914:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  403916:	4b13      	ldr	r3, [pc, #76]	; (403964 <xTaskRemoveFromEventList+0x8c>)
  403918:	681b      	ldr	r3, [r3, #0]
  40391a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40391c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40391e:	429a      	cmp	r2, r3
  403920:	d913      	bls.n	40394a <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  403922:	2001      	movs	r0, #1
  403924:	4b10      	ldr	r3, [pc, #64]	; (403968 <xTaskRemoveFromEventList+0x90>)
  403926:	6018      	str	r0, [r3, #0]
  403928:	bd38      	pop	{r3, r4, r5, pc}
  40392a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40392e:	b672      	cpsid	i
  403930:	f383 8811 	msr	BASEPRI, r3
  403934:	f3bf 8f6f 	isb	sy
  403938:	f3bf 8f4f 	dsb	sy
  40393c:	b662      	cpsie	i
  40393e:	e7fe      	b.n	40393e <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  403940:	4629      	mov	r1, r5
  403942:	480a      	ldr	r0, [pc, #40]	; (40396c <xTaskRemoveFromEventList+0x94>)
  403944:	4b06      	ldr	r3, [pc, #24]	; (403960 <xTaskRemoveFromEventList+0x88>)
  403946:	4798      	blx	r3
  403948:	e7e5      	b.n	403916 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  40394a:	2000      	movs	r0, #0
}
  40394c:	bd38      	pop	{r3, r4, r5, pc}
  40394e:	bf00      	nop
  403950:	00402281 	.word	0x00402281
  403954:	2040c69c 	.word	0x2040c69c
  403958:	2040c6a8 	.word	0x2040c6a8
  40395c:	2040c630 	.word	0x2040c630
  403960:	00402235 	.word	0x00402235
  403964:	2040c624 	.word	0x2040c624
  403968:	2040c720 	.word	0x2040c720
  40396c:	2040c6dc 	.word	0x2040c6dc

00403970 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  403970:	b130      	cbz	r0, 403980 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  403972:	4a09      	ldr	r2, [pc, #36]	; (403998 <vTaskSetTimeOutState+0x28>)
  403974:	6812      	ldr	r2, [r2, #0]
  403976:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  403978:	4a08      	ldr	r2, [pc, #32]	; (40399c <vTaskSetTimeOutState+0x2c>)
  40397a:	6812      	ldr	r2, [r2, #0]
  40397c:	6042      	str	r2, [r0, #4]
  40397e:	4770      	bx	lr
  403980:	f04f 0380 	mov.w	r3, #128	; 0x80
  403984:	b672      	cpsid	i
  403986:	f383 8811 	msr	BASEPRI, r3
  40398a:	f3bf 8f6f 	isb	sy
  40398e:	f3bf 8f4f 	dsb	sy
  403992:	b662      	cpsie	i
  403994:	e7fe      	b.n	403994 <vTaskSetTimeOutState+0x24>
  403996:	bf00      	nop
  403998:	2040c6d8 	.word	0x2040c6d8
  40399c:	2040c71c 	.word	0x2040c71c

004039a0 <xTaskCheckForTimeOut>:
{
  4039a0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  4039a2:	b1c0      	cbz	r0, 4039d6 <xTaskCheckForTimeOut+0x36>
  4039a4:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  4039a6:	b309      	cbz	r1, 4039ec <xTaskCheckForTimeOut+0x4c>
  4039a8:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4039aa:	4b1d      	ldr	r3, [pc, #116]	; (403a20 <xTaskCheckForTimeOut+0x80>)
  4039ac:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  4039ae:	4b1d      	ldr	r3, [pc, #116]	; (403a24 <xTaskCheckForTimeOut+0x84>)
  4039b0:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  4039b2:	682b      	ldr	r3, [r5, #0]
  4039b4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4039b8:	d02e      	beq.n	403a18 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  4039ba:	491b      	ldr	r1, [pc, #108]	; (403a28 <xTaskCheckForTimeOut+0x88>)
  4039bc:	6809      	ldr	r1, [r1, #0]
  4039be:	6820      	ldr	r0, [r4, #0]
  4039c0:	4288      	cmp	r0, r1
  4039c2:	d002      	beq.n	4039ca <xTaskCheckForTimeOut+0x2a>
  4039c4:	6861      	ldr	r1, [r4, #4]
  4039c6:	428a      	cmp	r2, r1
  4039c8:	d228      	bcs.n	403a1c <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  4039ca:	6861      	ldr	r1, [r4, #4]
  4039cc:	1a50      	subs	r0, r2, r1
  4039ce:	4283      	cmp	r3, r0
  4039d0:	d817      	bhi.n	403a02 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  4039d2:	2401      	movs	r4, #1
  4039d4:	e01c      	b.n	403a10 <xTaskCheckForTimeOut+0x70>
  4039d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4039da:	b672      	cpsid	i
  4039dc:	f383 8811 	msr	BASEPRI, r3
  4039e0:	f3bf 8f6f 	isb	sy
  4039e4:	f3bf 8f4f 	dsb	sy
  4039e8:	b662      	cpsie	i
  4039ea:	e7fe      	b.n	4039ea <xTaskCheckForTimeOut+0x4a>
  4039ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4039f0:	b672      	cpsid	i
  4039f2:	f383 8811 	msr	BASEPRI, r3
  4039f6:	f3bf 8f6f 	isb	sy
  4039fa:	f3bf 8f4f 	dsb	sy
  4039fe:	b662      	cpsie	i
  403a00:	e7fe      	b.n	403a00 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  403a02:	1a9b      	subs	r3, r3, r2
  403a04:	440b      	add	r3, r1
  403a06:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  403a08:	4620      	mov	r0, r4
  403a0a:	4b08      	ldr	r3, [pc, #32]	; (403a2c <xTaskCheckForTimeOut+0x8c>)
  403a0c:	4798      	blx	r3
			xReturn = pdFALSE;
  403a0e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  403a10:	4b07      	ldr	r3, [pc, #28]	; (403a30 <xTaskCheckForTimeOut+0x90>)
  403a12:	4798      	blx	r3
}
  403a14:	4620      	mov	r0, r4
  403a16:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  403a18:	2400      	movs	r4, #0
  403a1a:	e7f9      	b.n	403a10 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  403a1c:	2401      	movs	r4, #1
  403a1e:	e7f7      	b.n	403a10 <xTaskCheckForTimeOut+0x70>
  403a20:	00402365 	.word	0x00402365
  403a24:	2040c71c 	.word	0x2040c71c
  403a28:	2040c6d8 	.word	0x2040c6d8
  403a2c:	00403971 	.word	0x00403971
  403a30:	004023b1 	.word	0x004023b1

00403a34 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  403a34:	2201      	movs	r2, #1
  403a36:	4b01      	ldr	r3, [pc, #4]	; (403a3c <vTaskMissedYield+0x8>)
  403a38:	601a      	str	r2, [r3, #0]
  403a3a:	4770      	bx	lr
  403a3c:	2040c720 	.word	0x2040c720

00403a40 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  403a40:	4b05      	ldr	r3, [pc, #20]	; (403a58 <xTaskGetSchedulerState+0x18>)
  403a42:	681b      	ldr	r3, [r3, #0]
  403a44:	b133      	cbz	r3, 403a54 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  403a46:	4b05      	ldr	r3, [pc, #20]	; (403a5c <xTaskGetSchedulerState+0x1c>)
  403a48:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  403a4a:	2b00      	cmp	r3, #0
  403a4c:	bf0c      	ite	eq
  403a4e:	2002      	moveq	r0, #2
  403a50:	2000      	movne	r0, #0
  403a52:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  403a54:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  403a56:	4770      	bx	lr
  403a58:	2040c6f0 	.word	0x2040c6f0
  403a5c:	2040c69c 	.word	0x2040c69c

00403a60 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  403a60:	2800      	cmp	r0, #0
  403a62:	d044      	beq.n	403aee <vTaskPriorityInherit+0x8e>
	{
  403a64:	b538      	push	{r3, r4, r5, lr}
  403a66:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  403a68:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  403a6a:	4921      	ldr	r1, [pc, #132]	; (403af0 <vTaskPriorityInherit+0x90>)
  403a6c:	6809      	ldr	r1, [r1, #0]
  403a6e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403a70:	428a      	cmp	r2, r1
  403a72:	d214      	bcs.n	403a9e <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  403a74:	6981      	ldr	r1, [r0, #24]
  403a76:	2900      	cmp	r1, #0
  403a78:	db05      	blt.n	403a86 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403a7a:	491d      	ldr	r1, [pc, #116]	; (403af0 <vTaskPriorityInherit+0x90>)
  403a7c:	6809      	ldr	r1, [r1, #0]
  403a7e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403a80:	f1c1 0105 	rsb	r1, r1, #5
  403a84:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  403a86:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  403a8a:	491a      	ldr	r1, [pc, #104]	; (403af4 <vTaskPriorityInherit+0x94>)
  403a8c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  403a90:	6961      	ldr	r1, [r4, #20]
  403a92:	4291      	cmp	r1, r2
  403a94:	d004      	beq.n	403aa0 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  403a96:	4a16      	ldr	r2, [pc, #88]	; (403af0 <vTaskPriorityInherit+0x90>)
  403a98:	6812      	ldr	r2, [r2, #0]
  403a9a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  403a9c:	62e2      	str	r2, [r4, #44]	; 0x2c
  403a9e:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403aa0:	1d25      	adds	r5, r4, #4
  403aa2:	4628      	mov	r0, r5
  403aa4:	4b14      	ldr	r3, [pc, #80]	; (403af8 <vTaskPriorityInherit+0x98>)
  403aa6:	4798      	blx	r3
  403aa8:	b970      	cbnz	r0, 403ac8 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  403aaa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403aac:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  403ab0:	4a10      	ldr	r2, [pc, #64]	; (403af4 <vTaskPriorityInherit+0x94>)
  403ab2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  403ab6:	b93a      	cbnz	r2, 403ac8 <vTaskPriorityInherit+0x68>
  403ab8:	4810      	ldr	r0, [pc, #64]	; (403afc <vTaskPriorityInherit+0x9c>)
  403aba:	6802      	ldr	r2, [r0, #0]
  403abc:	2101      	movs	r1, #1
  403abe:	fa01 f303 	lsl.w	r3, r1, r3
  403ac2:	ea22 0303 	bic.w	r3, r2, r3
  403ac6:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  403ac8:	4b09      	ldr	r3, [pc, #36]	; (403af0 <vTaskPriorityInherit+0x90>)
  403aca:	681b      	ldr	r3, [r3, #0]
  403acc:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  403ace:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  403ad0:	4a0a      	ldr	r2, [pc, #40]	; (403afc <vTaskPriorityInherit+0x9c>)
  403ad2:	6811      	ldr	r1, [r2, #0]
  403ad4:	2301      	movs	r3, #1
  403ad6:	4083      	lsls	r3, r0
  403ad8:	430b      	orrs	r3, r1
  403ada:	6013      	str	r3, [r2, #0]
  403adc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403ae0:	4629      	mov	r1, r5
  403ae2:	4b04      	ldr	r3, [pc, #16]	; (403af4 <vTaskPriorityInherit+0x94>)
  403ae4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403ae8:	4b05      	ldr	r3, [pc, #20]	; (403b00 <vTaskPriorityInherit+0xa0>)
  403aea:	4798      	blx	r3
  403aec:	bd38      	pop	{r3, r4, r5, pc}
  403aee:	4770      	bx	lr
  403af0:	2040c624 	.word	0x2040c624
  403af4:	2040c630 	.word	0x2040c630
  403af8:	00402281 	.word	0x00402281
  403afc:	2040c6a8 	.word	0x2040c6a8
  403b00:	00402235 	.word	0x00402235

00403b04 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  403b04:	2800      	cmp	r0, #0
  403b06:	d04d      	beq.n	403ba4 <xTaskPriorityDisinherit+0xa0>
	{
  403b08:	b538      	push	{r3, r4, r5, lr}
  403b0a:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  403b0c:	4a27      	ldr	r2, [pc, #156]	; (403bac <xTaskPriorityDisinherit+0xa8>)
  403b0e:	6812      	ldr	r2, [r2, #0]
  403b10:	4290      	cmp	r0, r2
  403b12:	d00a      	beq.n	403b2a <xTaskPriorityDisinherit+0x26>
  403b14:	f04f 0380 	mov.w	r3, #128	; 0x80
  403b18:	b672      	cpsid	i
  403b1a:	f383 8811 	msr	BASEPRI, r3
  403b1e:	f3bf 8f6f 	isb	sy
  403b22:	f3bf 8f4f 	dsb	sy
  403b26:	b662      	cpsie	i
  403b28:	e7fe      	b.n	403b28 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  403b2a:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  403b2c:	b952      	cbnz	r2, 403b44 <xTaskPriorityDisinherit+0x40>
  403b2e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403b32:	b672      	cpsid	i
  403b34:	f383 8811 	msr	BASEPRI, r3
  403b38:	f3bf 8f6f 	isb	sy
  403b3c:	f3bf 8f4f 	dsb	sy
  403b40:	b662      	cpsie	i
  403b42:	e7fe      	b.n	403b42 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  403b44:	3a01      	subs	r2, #1
  403b46:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  403b48:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  403b4a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  403b4c:	4288      	cmp	r0, r1
  403b4e:	d02b      	beq.n	403ba8 <xTaskPriorityDisinherit+0xa4>
  403b50:	bb52      	cbnz	r2, 403ba8 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403b52:	1d25      	adds	r5, r4, #4
  403b54:	4628      	mov	r0, r5
  403b56:	4b16      	ldr	r3, [pc, #88]	; (403bb0 <xTaskPriorityDisinherit+0xac>)
  403b58:	4798      	blx	r3
  403b5a:	b968      	cbnz	r0, 403b78 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  403b5c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  403b5e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403b62:	4b14      	ldr	r3, [pc, #80]	; (403bb4 <xTaskPriorityDisinherit+0xb0>)
  403b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403b68:	b933      	cbnz	r3, 403b78 <xTaskPriorityDisinherit+0x74>
  403b6a:	4813      	ldr	r0, [pc, #76]	; (403bb8 <xTaskPriorityDisinherit+0xb4>)
  403b6c:	6803      	ldr	r3, [r0, #0]
  403b6e:	2201      	movs	r2, #1
  403b70:	408a      	lsls	r2, r1
  403b72:	ea23 0302 	bic.w	r3, r3, r2
  403b76:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  403b78:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  403b7a:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403b7c:	f1c0 0305 	rsb	r3, r0, #5
  403b80:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  403b82:	4a0d      	ldr	r2, [pc, #52]	; (403bb8 <xTaskPriorityDisinherit+0xb4>)
  403b84:	6811      	ldr	r1, [r2, #0]
  403b86:	2401      	movs	r4, #1
  403b88:	fa04 f300 	lsl.w	r3, r4, r0
  403b8c:	430b      	orrs	r3, r1
  403b8e:	6013      	str	r3, [r2, #0]
  403b90:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403b94:	4629      	mov	r1, r5
  403b96:	4b07      	ldr	r3, [pc, #28]	; (403bb4 <xTaskPriorityDisinherit+0xb0>)
  403b98:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403b9c:	4b07      	ldr	r3, [pc, #28]	; (403bbc <xTaskPriorityDisinherit+0xb8>)
  403b9e:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  403ba0:	4620      	mov	r0, r4
  403ba2:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  403ba4:	2000      	movs	r0, #0
  403ba6:	4770      	bx	lr
  403ba8:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  403baa:	bd38      	pop	{r3, r4, r5, pc}
  403bac:	2040c624 	.word	0x2040c624
  403bb0:	00402281 	.word	0x00402281
  403bb4:	2040c630 	.word	0x2040c630
  403bb8:	2040c6a8 	.word	0x2040c6a8
  403bbc:	00402235 	.word	0x00402235

00403bc0 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  403bc0:	4b05      	ldr	r3, [pc, #20]	; (403bd8 <pvTaskIncrementMutexHeldCount+0x18>)
  403bc2:	681b      	ldr	r3, [r3, #0]
  403bc4:	b123      	cbz	r3, 403bd0 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  403bc6:	4b04      	ldr	r3, [pc, #16]	; (403bd8 <pvTaskIncrementMutexHeldCount+0x18>)
  403bc8:	681a      	ldr	r2, [r3, #0]
  403bca:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  403bcc:	3301      	adds	r3, #1
  403bce:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  403bd0:	4b01      	ldr	r3, [pc, #4]	; (403bd8 <pvTaskIncrementMutexHeldCount+0x18>)
  403bd2:	6818      	ldr	r0, [r3, #0]
	}
  403bd4:	4770      	bx	lr
  403bd6:	bf00      	nop
  403bd8:	2040c624 	.word	0x2040c624

00403bdc <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  403bdc:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  403bde:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403be0:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  403be2:	4291      	cmp	r1, r2
  403be4:	d80c      	bhi.n	403c00 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  403be6:	1ad2      	subs	r2, r2, r3
  403be8:	6983      	ldr	r3, [r0, #24]
  403bea:	429a      	cmp	r2, r3
  403bec:	d301      	bcc.n	403bf2 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  403bee:	2001      	movs	r0, #1
  403bf0:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  403bf2:	1d01      	adds	r1, r0, #4
  403bf4:	4b09      	ldr	r3, [pc, #36]	; (403c1c <prvInsertTimerInActiveList+0x40>)
  403bf6:	6818      	ldr	r0, [r3, #0]
  403bf8:	4b09      	ldr	r3, [pc, #36]	; (403c20 <prvInsertTimerInActiveList+0x44>)
  403bfa:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  403bfc:	2000      	movs	r0, #0
  403bfe:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  403c00:	429a      	cmp	r2, r3
  403c02:	d203      	bcs.n	403c0c <prvInsertTimerInActiveList+0x30>
  403c04:	4299      	cmp	r1, r3
  403c06:	d301      	bcc.n	403c0c <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  403c08:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  403c0a:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403c0c:	1d01      	adds	r1, r0, #4
  403c0e:	4b05      	ldr	r3, [pc, #20]	; (403c24 <prvInsertTimerInActiveList+0x48>)
  403c10:	6818      	ldr	r0, [r3, #0]
  403c12:	4b03      	ldr	r3, [pc, #12]	; (403c20 <prvInsertTimerInActiveList+0x44>)
  403c14:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  403c16:	2000      	movs	r0, #0
  403c18:	bd08      	pop	{r3, pc}
  403c1a:	bf00      	nop
  403c1c:	2040c728 	.word	0x2040c728
  403c20:	0040224d 	.word	0x0040224d
  403c24:	2040c724 	.word	0x2040c724

00403c28 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  403c28:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  403c2a:	4b15      	ldr	r3, [pc, #84]	; (403c80 <prvCheckForValidListAndQueue+0x58>)
  403c2c:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  403c2e:	4b15      	ldr	r3, [pc, #84]	; (403c84 <prvCheckForValidListAndQueue+0x5c>)
  403c30:	681b      	ldr	r3, [r3, #0]
  403c32:	b113      	cbz	r3, 403c3a <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  403c34:	4b14      	ldr	r3, [pc, #80]	; (403c88 <prvCheckForValidListAndQueue+0x60>)
  403c36:	4798      	blx	r3
  403c38:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  403c3a:	4d14      	ldr	r5, [pc, #80]	; (403c8c <prvCheckForValidListAndQueue+0x64>)
  403c3c:	4628      	mov	r0, r5
  403c3e:	4e14      	ldr	r6, [pc, #80]	; (403c90 <prvCheckForValidListAndQueue+0x68>)
  403c40:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  403c42:	4c14      	ldr	r4, [pc, #80]	; (403c94 <prvCheckForValidListAndQueue+0x6c>)
  403c44:	4620      	mov	r0, r4
  403c46:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  403c48:	4b13      	ldr	r3, [pc, #76]	; (403c98 <prvCheckForValidListAndQueue+0x70>)
  403c4a:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  403c4c:	4b13      	ldr	r3, [pc, #76]	; (403c9c <prvCheckForValidListAndQueue+0x74>)
  403c4e:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  403c50:	2200      	movs	r2, #0
  403c52:	2110      	movs	r1, #16
  403c54:	2005      	movs	r0, #5
  403c56:	4b12      	ldr	r3, [pc, #72]	; (403ca0 <prvCheckForValidListAndQueue+0x78>)
  403c58:	4798      	blx	r3
  403c5a:	4b0a      	ldr	r3, [pc, #40]	; (403c84 <prvCheckForValidListAndQueue+0x5c>)
  403c5c:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  403c5e:	b118      	cbz	r0, 403c68 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  403c60:	4910      	ldr	r1, [pc, #64]	; (403ca4 <prvCheckForValidListAndQueue+0x7c>)
  403c62:	4b11      	ldr	r3, [pc, #68]	; (403ca8 <prvCheckForValidListAndQueue+0x80>)
  403c64:	4798      	blx	r3
  403c66:	e7e5      	b.n	403c34 <prvCheckForValidListAndQueue+0xc>
  403c68:	f04f 0380 	mov.w	r3, #128	; 0x80
  403c6c:	b672      	cpsid	i
  403c6e:	f383 8811 	msr	BASEPRI, r3
  403c72:	f3bf 8f6f 	isb	sy
  403c76:	f3bf 8f4f 	dsb	sy
  403c7a:	b662      	cpsie	i
  403c7c:	e7fe      	b.n	403c7c <prvCheckForValidListAndQueue+0x54>
  403c7e:	bf00      	nop
  403c80:	00402365 	.word	0x00402365
  403c84:	2040c758 	.word	0x2040c758
  403c88:	004023b1 	.word	0x004023b1
  403c8c:	2040c72c 	.word	0x2040c72c
  403c90:	00402219 	.word	0x00402219
  403c94:	2040c740 	.word	0x2040c740
  403c98:	2040c724 	.word	0x2040c724
  403c9c:	2040c728 	.word	0x2040c728
  403ca0:	004028bd 	.word	0x004028bd
  403ca4:	0040ab70 	.word	0x0040ab70
  403ca8:	00402f85 	.word	0x00402f85

00403cac <xTimerCreateTimerTask>:
{
  403cac:	b510      	push	{r4, lr}
  403cae:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  403cb0:	4b0f      	ldr	r3, [pc, #60]	; (403cf0 <xTimerCreateTimerTask+0x44>)
  403cb2:	4798      	blx	r3
	if( xTimerQueue != NULL )
  403cb4:	4b0f      	ldr	r3, [pc, #60]	; (403cf4 <xTimerCreateTimerTask+0x48>)
  403cb6:	681b      	ldr	r3, [r3, #0]
  403cb8:	b173      	cbz	r3, 403cd8 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  403cba:	2300      	movs	r3, #0
  403cbc:	9303      	str	r3, [sp, #12]
  403cbe:	9302      	str	r3, [sp, #8]
  403cc0:	9301      	str	r3, [sp, #4]
  403cc2:	2204      	movs	r2, #4
  403cc4:	9200      	str	r2, [sp, #0]
  403cc6:	f44f 7282 	mov.w	r2, #260	; 0x104
  403cca:	490b      	ldr	r1, [pc, #44]	; (403cf8 <xTimerCreateTimerTask+0x4c>)
  403ccc:	480b      	ldr	r0, [pc, #44]	; (403cfc <xTimerCreateTimerTask+0x50>)
  403cce:	4c0c      	ldr	r4, [pc, #48]	; (403d00 <xTimerCreateTimerTask+0x54>)
  403cd0:	47a0      	blx	r4
	configASSERT( xReturn );
  403cd2:	b108      	cbz	r0, 403cd8 <xTimerCreateTimerTask+0x2c>
}
  403cd4:	b004      	add	sp, #16
  403cd6:	bd10      	pop	{r4, pc}
  403cd8:	f04f 0380 	mov.w	r3, #128	; 0x80
  403cdc:	b672      	cpsid	i
  403cde:	f383 8811 	msr	BASEPRI, r3
  403ce2:	f3bf 8f6f 	isb	sy
  403ce6:	f3bf 8f4f 	dsb	sy
  403cea:	b662      	cpsie	i
  403cec:	e7fe      	b.n	403cec <xTimerCreateTimerTask+0x40>
  403cee:	bf00      	nop
  403cf0:	00403c29 	.word	0x00403c29
  403cf4:	2040c758 	.word	0x2040c758
  403cf8:	0040ab78 	.word	0x0040ab78
  403cfc:	00403e2d 	.word	0x00403e2d
  403d00:	00403095 	.word	0x00403095

00403d04 <xTimerGenericCommand>:
	configASSERT( xTimer );
  403d04:	b1d8      	cbz	r0, 403d3e <xTimerGenericCommand+0x3a>
{
  403d06:	b530      	push	{r4, r5, lr}
  403d08:	b085      	sub	sp, #20
  403d0a:	4615      	mov	r5, r2
  403d0c:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  403d0e:	4a15      	ldr	r2, [pc, #84]	; (403d64 <xTimerGenericCommand+0x60>)
  403d10:	6810      	ldr	r0, [r2, #0]
  403d12:	b320      	cbz	r0, 403d5e <xTimerGenericCommand+0x5a>
  403d14:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  403d16:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  403d18:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  403d1a:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  403d1c:	2905      	cmp	r1, #5
  403d1e:	dc19      	bgt.n	403d54 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  403d20:	4b11      	ldr	r3, [pc, #68]	; (403d68 <xTimerGenericCommand+0x64>)
  403d22:	4798      	blx	r3
  403d24:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  403d26:	f04f 0300 	mov.w	r3, #0
  403d2a:	bf0c      	ite	eq
  403d2c:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  403d2e:	461a      	movne	r2, r3
  403d30:	4669      	mov	r1, sp
  403d32:	480c      	ldr	r0, [pc, #48]	; (403d64 <xTimerGenericCommand+0x60>)
  403d34:	6800      	ldr	r0, [r0, #0]
  403d36:	4c0d      	ldr	r4, [pc, #52]	; (403d6c <xTimerGenericCommand+0x68>)
  403d38:	47a0      	blx	r4
}
  403d3a:	b005      	add	sp, #20
  403d3c:	bd30      	pop	{r4, r5, pc}
  403d3e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403d42:	b672      	cpsid	i
  403d44:	f383 8811 	msr	BASEPRI, r3
  403d48:	f3bf 8f6f 	isb	sy
  403d4c:	f3bf 8f4f 	dsb	sy
  403d50:	b662      	cpsie	i
  403d52:	e7fe      	b.n	403d52 <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403d54:	2300      	movs	r3, #0
  403d56:	4669      	mov	r1, sp
  403d58:	4c05      	ldr	r4, [pc, #20]	; (403d70 <xTimerGenericCommand+0x6c>)
  403d5a:	47a0      	blx	r4
  403d5c:	e7ed      	b.n	403d3a <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  403d5e:	2000      	movs	r0, #0
	return xReturn;
  403d60:	e7eb      	b.n	403d3a <xTimerGenericCommand+0x36>
  403d62:	bf00      	nop
  403d64:	2040c758 	.word	0x2040c758
  403d68:	00403a41 	.word	0x00403a41
  403d6c:	00402939 	.word	0x00402939
  403d70:	00402b1d 	.word	0x00402b1d

00403d74 <prvSampleTimeNow>:
{
  403d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403d78:	b082      	sub	sp, #8
  403d7a:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  403d7c:	4b24      	ldr	r3, [pc, #144]	; (403e10 <prvSampleTimeNow+0x9c>)
  403d7e:	4798      	blx	r3
  403d80:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  403d82:	4b24      	ldr	r3, [pc, #144]	; (403e14 <prvSampleTimeNow+0xa0>)
  403d84:	681b      	ldr	r3, [r3, #0]
  403d86:	4298      	cmp	r0, r3
  403d88:	d31b      	bcc.n	403dc2 <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  403d8a:	2300      	movs	r3, #0
  403d8c:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  403d90:	4b20      	ldr	r3, [pc, #128]	; (403e14 <prvSampleTimeNow+0xa0>)
  403d92:	601f      	str	r7, [r3, #0]
}
  403d94:	4638      	mov	r0, r7
  403d96:	b002      	add	sp, #8
  403d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403d9c:	2100      	movs	r1, #0
  403d9e:	9100      	str	r1, [sp, #0]
  403da0:	460b      	mov	r3, r1
  403da2:	4652      	mov	r2, sl
  403da4:	4620      	mov	r0, r4
  403da6:	4c1c      	ldr	r4, [pc, #112]	; (403e18 <prvSampleTimeNow+0xa4>)
  403da8:	47a0      	blx	r4
				configASSERT( xResult );
  403daa:	b960      	cbnz	r0, 403dc6 <prvSampleTimeNow+0x52>
  403dac:	f04f 0380 	mov.w	r3, #128	; 0x80
  403db0:	b672      	cpsid	i
  403db2:	f383 8811 	msr	BASEPRI, r3
  403db6:	f3bf 8f6f 	isb	sy
  403dba:	f3bf 8f4f 	dsb	sy
  403dbe:	b662      	cpsie	i
  403dc0:	e7fe      	b.n	403dc0 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403dc2:	4d16      	ldr	r5, [pc, #88]	; (403e1c <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403dc4:	4e16      	ldr	r6, [pc, #88]	; (403e20 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403dc6:	682b      	ldr	r3, [r5, #0]
  403dc8:	681a      	ldr	r2, [r3, #0]
  403dca:	b1c2      	cbz	r2, 403dfe <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403dcc:	68db      	ldr	r3, [r3, #12]
  403dce:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403dd2:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403dd4:	f104 0904 	add.w	r9, r4, #4
  403dd8:	4648      	mov	r0, r9
  403dda:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403ddc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403dde:	4620      	mov	r0, r4
  403de0:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403de2:	69e3      	ldr	r3, [r4, #28]
  403de4:	2b01      	cmp	r3, #1
  403de6:	d1ee      	bne.n	403dc6 <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403de8:	69a3      	ldr	r3, [r4, #24]
  403dea:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  403dec:	459a      	cmp	sl, r3
  403dee:	d2d5      	bcs.n	403d9c <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  403df0:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403df2:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403df4:	4649      	mov	r1, r9
  403df6:	6828      	ldr	r0, [r5, #0]
  403df8:	4b0a      	ldr	r3, [pc, #40]	; (403e24 <prvSampleTimeNow+0xb0>)
  403dfa:	4798      	blx	r3
  403dfc:	e7e3      	b.n	403dc6 <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  403dfe:	4a0a      	ldr	r2, [pc, #40]	; (403e28 <prvSampleTimeNow+0xb4>)
  403e00:	6810      	ldr	r0, [r2, #0]
  403e02:	4906      	ldr	r1, [pc, #24]	; (403e1c <prvSampleTimeNow+0xa8>)
  403e04:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  403e06:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  403e08:	2301      	movs	r3, #1
  403e0a:	f8c8 3000 	str.w	r3, [r8]
  403e0e:	e7bf      	b.n	403d90 <prvSampleTimeNow+0x1c>
  403e10:	00403365 	.word	0x00403365
  403e14:	2040c754 	.word	0x2040c754
  403e18:	00403d05 	.word	0x00403d05
  403e1c:	2040c724 	.word	0x2040c724
  403e20:	00402281 	.word	0x00402281
  403e24:	0040224d 	.word	0x0040224d
  403e28:	2040c728 	.word	0x2040c728

00403e2c <prvTimerTask>:
{
  403e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403e30:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403e32:	4e75      	ldr	r6, [pc, #468]	; (404008 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  403e34:	4f75      	ldr	r7, [pc, #468]	; (40400c <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  403e36:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 404034 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403e3a:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 404038 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403e3e:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  403e40:	681a      	ldr	r2, [r3, #0]
  403e42:	2a00      	cmp	r2, #0
  403e44:	f000 80ce 	beq.w	403fe4 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403e48:	68db      	ldr	r3, [r3, #12]
  403e4a:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  403e4c:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403e4e:	a804      	add	r0, sp, #16
  403e50:	4b6f      	ldr	r3, [pc, #444]	; (404010 <prvTimerTask+0x1e4>)
  403e52:	4798      	blx	r3
  403e54:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403e56:	9b04      	ldr	r3, [sp, #16]
  403e58:	2b00      	cmp	r3, #0
  403e5a:	d144      	bne.n	403ee6 <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  403e5c:	42a0      	cmp	r0, r4
  403e5e:	d212      	bcs.n	403e86 <prvTimerTask+0x5a>
  403e60:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  403e62:	1b61      	subs	r1, r4, r5
  403e64:	4b6b      	ldr	r3, [pc, #428]	; (404014 <prvTimerTask+0x1e8>)
  403e66:	6818      	ldr	r0, [r3, #0]
  403e68:	4b6b      	ldr	r3, [pc, #428]	; (404018 <prvTimerTask+0x1ec>)
  403e6a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403e6c:	4b6b      	ldr	r3, [pc, #428]	; (40401c <prvTimerTask+0x1f0>)
  403e6e:	4798      	blx	r3
  403e70:	2800      	cmp	r0, #0
  403e72:	d13a      	bne.n	403eea <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  403e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403e78:	f8c9 3000 	str.w	r3, [r9]
  403e7c:	f3bf 8f4f 	dsb	sy
  403e80:	f3bf 8f6f 	isb	sy
  403e84:	e031      	b.n	403eea <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  403e86:	4b65      	ldr	r3, [pc, #404]	; (40401c <prvTimerTask+0x1f0>)
  403e88:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403e8a:	6833      	ldr	r3, [r6, #0]
  403e8c:	68db      	ldr	r3, [r3, #12]
  403e8e:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403e92:	f10a 0004 	add.w	r0, sl, #4
  403e96:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403e98:	f8da 301c 	ldr.w	r3, [sl, #28]
  403e9c:	2b01      	cmp	r3, #1
  403e9e:	d004      	beq.n	403eaa <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403ea0:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403ea4:	4650      	mov	r0, sl
  403ea6:	4798      	blx	r3
  403ea8:	e01f      	b.n	403eea <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403eaa:	f8da 1018 	ldr.w	r1, [sl, #24]
  403eae:	4623      	mov	r3, r4
  403eb0:	462a      	mov	r2, r5
  403eb2:	4421      	add	r1, r4
  403eb4:	4650      	mov	r0, sl
  403eb6:	4d5a      	ldr	r5, [pc, #360]	; (404020 <prvTimerTask+0x1f4>)
  403eb8:	47a8      	blx	r5
  403eba:	2801      	cmp	r0, #1
  403ebc:	d1f0      	bne.n	403ea0 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403ebe:	2100      	movs	r1, #0
  403ec0:	9100      	str	r1, [sp, #0]
  403ec2:	460b      	mov	r3, r1
  403ec4:	4622      	mov	r2, r4
  403ec6:	4650      	mov	r0, sl
  403ec8:	4c56      	ldr	r4, [pc, #344]	; (404024 <prvTimerTask+0x1f8>)
  403eca:	47a0      	blx	r4
			configASSERT( xResult );
  403ecc:	2800      	cmp	r0, #0
  403ece:	d1e7      	bne.n	403ea0 <prvTimerTask+0x74>
  403ed0:	f04f 0380 	mov.w	r3, #128	; 0x80
  403ed4:	b672      	cpsid	i
  403ed6:	f383 8811 	msr	BASEPRI, r3
  403eda:	f3bf 8f6f 	isb	sy
  403ede:	f3bf 8f4f 	dsb	sy
  403ee2:	b662      	cpsie	i
  403ee4:	e7fe      	b.n	403ee4 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  403ee6:	4b4d      	ldr	r3, [pc, #308]	; (40401c <prvTimerTask+0x1f0>)
  403ee8:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403eea:	4d4a      	ldr	r5, [pc, #296]	; (404014 <prvTimerTask+0x1e8>)
  403eec:	4c4e      	ldr	r4, [pc, #312]	; (404028 <prvTimerTask+0x1fc>)
  403eee:	e006      	b.n	403efe <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403ef0:	9907      	ldr	r1, [sp, #28]
  403ef2:	9806      	ldr	r0, [sp, #24]
  403ef4:	9b05      	ldr	r3, [sp, #20]
  403ef6:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403ef8:	9b04      	ldr	r3, [sp, #16]
  403efa:	2b00      	cmp	r3, #0
  403efc:	da09      	bge.n	403f12 <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403efe:	2300      	movs	r3, #0
  403f00:	461a      	mov	r2, r3
  403f02:	a904      	add	r1, sp, #16
  403f04:	6828      	ldr	r0, [r5, #0]
  403f06:	47a0      	blx	r4
  403f08:	2800      	cmp	r0, #0
  403f0a:	d098      	beq.n	403e3e <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  403f0c:	9b04      	ldr	r3, [sp, #16]
  403f0e:	2b00      	cmp	r3, #0
  403f10:	dbee      	blt.n	403ef0 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  403f12:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403f16:	f8da 3014 	ldr.w	r3, [sl, #20]
  403f1a:	b113      	cbz	r3, 403f22 <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403f1c:	f10a 0004 	add.w	r0, sl, #4
  403f20:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403f22:	a803      	add	r0, sp, #12
  403f24:	4b3a      	ldr	r3, [pc, #232]	; (404010 <prvTimerTask+0x1e4>)
  403f26:	4798      	blx	r3
			switch( xMessage.xMessageID )
  403f28:	9b04      	ldr	r3, [sp, #16]
  403f2a:	2b09      	cmp	r3, #9
  403f2c:	d8e7      	bhi.n	403efe <prvTimerTask+0xd2>
  403f2e:	a201      	add	r2, pc, #4	; (adr r2, 403f34 <prvTimerTask+0x108>)
  403f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403f34:	00403f5d 	.word	0x00403f5d
  403f38:	00403f5d 	.word	0x00403f5d
  403f3c:	00403f5d 	.word	0x00403f5d
  403f40:	00403eff 	.word	0x00403eff
  403f44:	00403fb1 	.word	0x00403fb1
  403f48:	00403fdd 	.word	0x00403fdd
  403f4c:	00403f5d 	.word	0x00403f5d
  403f50:	00403f5d 	.word	0x00403f5d
  403f54:	00403eff 	.word	0x00403eff
  403f58:	00403fb1 	.word	0x00403fb1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  403f5c:	9c05      	ldr	r4, [sp, #20]
  403f5e:	f8da 1018 	ldr.w	r1, [sl, #24]
  403f62:	4623      	mov	r3, r4
  403f64:	4602      	mov	r2, r0
  403f66:	4421      	add	r1, r4
  403f68:	4650      	mov	r0, sl
  403f6a:	4c2d      	ldr	r4, [pc, #180]	; (404020 <prvTimerTask+0x1f4>)
  403f6c:	47a0      	blx	r4
  403f6e:	2801      	cmp	r0, #1
  403f70:	d1bc      	bne.n	403eec <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403f72:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403f76:	4650      	mov	r0, sl
  403f78:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403f7a:	f8da 301c 	ldr.w	r3, [sl, #28]
  403f7e:	2b01      	cmp	r3, #1
  403f80:	d1b4      	bne.n	403eec <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403f82:	f8da 2018 	ldr.w	r2, [sl, #24]
  403f86:	2100      	movs	r1, #0
  403f88:	9100      	str	r1, [sp, #0]
  403f8a:	460b      	mov	r3, r1
  403f8c:	9805      	ldr	r0, [sp, #20]
  403f8e:	4402      	add	r2, r0
  403f90:	4650      	mov	r0, sl
  403f92:	4c24      	ldr	r4, [pc, #144]	; (404024 <prvTimerTask+0x1f8>)
  403f94:	47a0      	blx	r4
							configASSERT( xResult );
  403f96:	2800      	cmp	r0, #0
  403f98:	d1a8      	bne.n	403eec <prvTimerTask+0xc0>
  403f9a:	f04f 0380 	mov.w	r3, #128	; 0x80
  403f9e:	b672      	cpsid	i
  403fa0:	f383 8811 	msr	BASEPRI, r3
  403fa4:	f3bf 8f6f 	isb	sy
  403fa8:	f3bf 8f4f 	dsb	sy
  403fac:	b662      	cpsie	i
  403fae:	e7fe      	b.n	403fae <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403fb0:	9905      	ldr	r1, [sp, #20]
  403fb2:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403fb6:	b131      	cbz	r1, 403fc6 <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403fb8:	4603      	mov	r3, r0
  403fba:	4602      	mov	r2, r0
  403fbc:	4401      	add	r1, r0
  403fbe:	4650      	mov	r0, sl
  403fc0:	4c17      	ldr	r4, [pc, #92]	; (404020 <prvTimerTask+0x1f4>)
  403fc2:	47a0      	blx	r4
  403fc4:	e792      	b.n	403eec <prvTimerTask+0xc0>
  403fc6:	f04f 0380 	mov.w	r3, #128	; 0x80
  403fca:	b672      	cpsid	i
  403fcc:	f383 8811 	msr	BASEPRI, r3
  403fd0:	f3bf 8f6f 	isb	sy
  403fd4:	f3bf 8f4f 	dsb	sy
  403fd8:	b662      	cpsie	i
  403fda:	e7fe      	b.n	403fda <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403fdc:	4650      	mov	r0, sl
  403fde:	4b13      	ldr	r3, [pc, #76]	; (40402c <prvTimerTask+0x200>)
  403fe0:	4798      	blx	r3
  403fe2:	e783      	b.n	403eec <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403fe4:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403fe6:	a804      	add	r0, sp, #16
  403fe8:	4b09      	ldr	r3, [pc, #36]	; (404010 <prvTimerTask+0x1e4>)
  403fea:	4798      	blx	r3
  403fec:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403fee:	9b04      	ldr	r3, [sp, #16]
  403ff0:	2b00      	cmp	r3, #0
  403ff2:	f47f af78 	bne.w	403ee6 <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  403ff6:	4b0e      	ldr	r3, [pc, #56]	; (404030 <prvTimerTask+0x204>)
  403ff8:	681b      	ldr	r3, [r3, #0]
  403ffa:	681a      	ldr	r2, [r3, #0]
  403ffc:	fab2 f282 	clz	r2, r2
  404000:	0952      	lsrs	r2, r2, #5
  404002:	2400      	movs	r4, #0
  404004:	e72d      	b.n	403e62 <prvTimerTask+0x36>
  404006:	bf00      	nop
  404008:	2040c724 	.word	0x2040c724
  40400c:	00403355 	.word	0x00403355
  404010:	00403d75 	.word	0x00403d75
  404014:	2040c758 	.word	0x2040c758
  404018:	00402fb9 	.word	0x00402fb9
  40401c:	004034bd 	.word	0x004034bd
  404020:	00403bdd 	.word	0x00403bdd
  404024:	00403d05 	.word	0x00403d05
  404028:	00402cfd 	.word	0x00402cfd
  40402c:	00402631 	.word	0x00402631
  404030:	2040c728 	.word	0x2040c728
  404034:	e000ed04 	.word	0xe000ed04
  404038:	00402281 	.word	0x00402281

0040403c <AFEC_pot_Callback>:
	uint value;
} adcData;

QueueHandle_t xQueueADC;

static void AFEC_pot_Callback(void){
  40403c:	b510      	push	{r4, lr}
  40403e:	b082      	sub	sp, #8
	afec->AFEC_CSELR = afec_ch;
  404040:	4b0e      	ldr	r3, [pc, #56]	; (40407c <AFEC_pot_Callback+0x40>)
  404042:	2206      	movs	r2, #6
  404044:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  404046:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	adcData adc;
	g_ul_value = afec_channel_get_value(AFEC_POT, AFEC_POT_CHANNEL);
  404048:	4c0d      	ldr	r4, [pc, #52]	; (404080 <AFEC_pot_Callback+0x44>)
  40404a:	6023      	str	r3, [r4, #0]
	printf("%d\n", g_ul_value);
  40404c:	6821      	ldr	r1, [r4, #0]
  40404e:	480d      	ldr	r0, [pc, #52]	; (404084 <AFEC_pot_Callback+0x48>)
  404050:	4b0d      	ldr	r3, [pc, #52]	; (404088 <AFEC_pot_Callback+0x4c>)
  404052:	4798      	blx	r3
	adc.value = g_ul_value;
  404054:	6823      	ldr	r3, [r4, #0]
  404056:	a902      	add	r1, sp, #8
  404058:	f841 3d04 	str.w	r3, [r1, #-4]!
	xQueueSendFromISR(xQueueADC, &adc, 0);
  40405c:	2300      	movs	r3, #0
  40405e:	461a      	mov	r2, r3
  404060:	480a      	ldr	r0, [pc, #40]	; (40408c <AFEC_pot_Callback+0x50>)
  404062:	6800      	ldr	r0, [r0, #0]
  404064:	4c0a      	ldr	r4, [pc, #40]	; (404090 <AFEC_pot_Callback+0x54>)
  404066:	47a0      	blx	r4
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
  404068:	a902      	add	r1, sp, #8
  40406a:	2300      	movs	r3, #0
  40406c:	f841 3d08 	str.w	r3, [r1, #-8]!
	xSemaphoreGiveFromISR(xSemaphore, &xHigherPriorityTaskWoken);
  404070:	4b08      	ldr	r3, [pc, #32]	; (404094 <AFEC_pot_Callback+0x58>)
  404072:	6818      	ldr	r0, [r3, #0]
  404074:	4b08      	ldr	r3, [pc, #32]	; (404098 <AFEC_pot_Callback+0x5c>)
  404076:	4798      	blx	r3
}
  404078:	b002      	add	sp, #8
  40407a:	bd10      	pop	{r4, pc}
  40407c:	40064000 	.word	0x40064000
  404080:	2040c75c 	.word	0x2040c75c
  404084:	0040ab80 	.word	0x0040ab80
  404088:	004046f9 	.word	0x004046f9
  40408c:	2040c86c 	.word	0x2040c86c
  404090:	00402b1d 	.word	0x00402b1d
  404094:	2040c868 	.word	0x2040c868
  404098:	00402c1d 	.word	0x00402c1d

0040409c <task_adc>:

/************************************************************************/
/* RTOS hooks                                                           */
/************************************************************************/

void task_adc(void){
  40409c:	b580      	push	{r7, lr}
  40409e:	b08a      	sub	sp, #40	; 0x28
  afec_enable(afec);
  4040a0:	4c29      	ldr	r4, [pc, #164]	; (404148 <task_adc+0xac>)
  4040a2:	4620      	mov	r0, r4
  4040a4:	4b29      	ldr	r3, [pc, #164]	; (40414c <task_adc+0xb0>)
  4040a6:	4798      	blx	r3
  afec_get_config_defaults(&afec_cfg);
  4040a8:	a804      	add	r0, sp, #16
  4040aa:	4b29      	ldr	r3, [pc, #164]	; (404150 <task_adc+0xb4>)
  4040ac:	4798      	blx	r3
  afec_init(afec, &afec_cfg);
  4040ae:	a904      	add	r1, sp, #16
  4040b0:	4620      	mov	r0, r4
  4040b2:	4b28      	ldr	r3, [pc, #160]	; (404154 <task_adc+0xb8>)
  4040b4:	4798      	blx	r3
	reg = afec->AFEC_MR;
  4040b6:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  4040b8:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  4040bc:	6063      	str	r3, [r4, #4]
  afec_ch_get_config_defaults(&afec_ch_cfg);
  4040be:	a801      	add	r0, sp, #4
  4040c0:	4b25      	ldr	r3, [pc, #148]	; (404158 <task_adc+0xbc>)
  4040c2:	4798      	blx	r3
  afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  4040c4:	2500      	movs	r5, #0
  4040c6:	f88d 5005 	strb.w	r5, [sp, #5]
  afec_ch_set_config(afec, afec_channel, &afec_ch_cfg);
  4040ca:	aa01      	add	r2, sp, #4
  4040cc:	2106      	movs	r1, #6
  4040ce:	4620      	mov	r0, r4
  4040d0:	4b22      	ldr	r3, [pc, #136]	; (40415c <task_adc+0xc0>)
  4040d2:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  4040d4:	2606      	movs	r6, #6
  4040d6:	6666      	str	r6, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4040d8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4040dc:	66e3      	str	r3, [r4, #108]	; 0x6c
  afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  4040de:	a802      	add	r0, sp, #8
  4040e0:	4b1f      	ldr	r3, [pc, #124]	; (404160 <task_adc+0xc4>)
  4040e2:	4798      	blx	r3
  afec_temp_sensor_set_config(afec, &afec_temp_sensor_cfg);
  4040e4:	a902      	add	r1, sp, #8
  4040e6:	4620      	mov	r0, r4
  4040e8:	4b1e      	ldr	r3, [pc, #120]	; (404164 <task_adc+0xc8>)
  4040ea:	4798      	blx	r3
  afec_set_callback(afec, afec_channel,	callback, 1);
  4040ec:	2301      	movs	r3, #1
  4040ee:	4a1e      	ldr	r2, [pc, #120]	; (404168 <task_adc+0xcc>)
  4040f0:	4631      	mov	r1, r6
  4040f2:	4620      	mov	r0, r4
  4040f4:	4e1d      	ldr	r6, [pc, #116]	; (40416c <task_adc+0xd0>)
  4040f6:	47b0      	blx	r6
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4040f8:	4b1d      	ldr	r3, [pc, #116]	; (404170 <task_adc+0xd4>)
  4040fa:	2280      	movs	r2, #128	; 0x80
  4040fc:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  404100:	f44f 7280 	mov.w	r2, #256	; 0x100
  404104:	605a      	str	r2, [r3, #4]
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  404106:	2340      	movs	r3, #64	; 0x40
  404108:	6163      	str	r3, [r4, #20]
	afec->AFEC_CR = AFEC_CR_START;
  40410a:	2302      	movs	r3, #2
  40410c:	6023      	str	r3, [r4, #0]

	/* Selecina canal e inicializa converso */
	afec_channel_enable(AFEC_POT, AFEC_POT_CHANNEL);
	afec_start_software_conversion(AFEC_POT);
	
	xSemaphore = xSemaphoreCreateBinary();
  40410e:	2203      	movs	r2, #3
  404110:	4629      	mov	r1, r5
  404112:	2001      	movs	r0, #1
  404114:	4b17      	ldr	r3, [pc, #92]	; (404174 <task_adc+0xd8>)
  404116:	4798      	blx	r3
  404118:	4b17      	ldr	r3, [pc, #92]	; (404178 <task_adc+0xdc>)
  40411a:	6018      	str	r0, [r3, #0]
	
	adcData adc;

	while(1){
		if( xSemaphoreTake(xSemaphore, ( TickType_t ) 500) == pdTRUE ){
  40411c:	461f      	mov	r7, r3
  40411e:	4e17      	ldr	r6, [pc, #92]	; (40417c <task_adc+0xe0>)
  404120:	f44f 74fa 	mov.w	r4, #500	; 0x1f4
  404124:	2500      	movs	r5, #0
  404126:	462b      	mov	r3, r5
  404128:	4622      	mov	r2, r4
  40412a:	4629      	mov	r1, r5
  40412c:	6838      	ldr	r0, [r7, #0]
  40412e:	47b0      	blx	r6
  404130:	2801      	cmp	r0, #1
  404132:	d1f8      	bne.n	404126 <task_adc+0x8a>
// 			printf("%d\n", g_ul_value);
// 			
// 			adc.value = g_ul_value;
// 			xQueueSend(xQueueADC, &adc, 0);
			
			vTaskDelay(500);
  404134:	4620      	mov	r0, r4
  404136:	4b12      	ldr	r3, [pc, #72]	; (404180 <task_adc+0xe4>)
  404138:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  40413a:	4b03      	ldr	r3, [pc, #12]	; (404148 <task_adc+0xac>)
  40413c:	2240      	movs	r2, #64	; 0x40
  40413e:	615a      	str	r2, [r3, #20]
	afec->AFEC_CR = AFEC_CR_START;
  404140:	2202      	movs	r2, #2
  404142:	601a      	str	r2, [r3, #0]
  404144:	e7ee      	b.n	404124 <task_adc+0x88>
  404146:	bf00      	nop
  404148:	40064000 	.word	0x40064000
  40414c:	00400471 	.word	0x00400471
  404150:	004002a1 	.word	0x004002a1
  404154:	004002f1 	.word	0x004002f1
  404158:	004002d1 	.word	0x004002d1
  40415c:	0040025d 	.word	0x0040025d
  404160:	004002db 	.word	0x004002db
  404164:	0040028d 	.word	0x0040028d
  404168:	0040403d 	.word	0x0040403d
  40416c:	004003f1 	.word	0x004003f1
  404170:	e000e100 	.word	0xe000e100
  404174:	004028bd 	.word	0x004028bd
  404178:	2040c868 	.word	0x2040c868
  40417c:	00402cfd 	.word	0x00402cfd
  404180:	004035dd 	.word	0x004035dd

00404184 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  404184:	b5f0      	push	{r4, r5, r6, r7, lr}
  404186:	b083      	sub	sp, #12
  404188:	4605      	mov	r5, r0
  40418a:	460c      	mov	r4, r1
	uint32_t val = 0;
  40418c:	2300      	movs	r3, #0
  40418e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  404190:	4b2a      	ldr	r3, [pc, #168]	; (40423c <usart_serial_getchar+0xb8>)
  404192:	4298      	cmp	r0, r3
  404194:	d013      	beq.n	4041be <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  404196:	4b2a      	ldr	r3, [pc, #168]	; (404240 <usart_serial_getchar+0xbc>)
  404198:	4298      	cmp	r0, r3
  40419a:	d018      	beq.n	4041ce <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40419c:	4b29      	ldr	r3, [pc, #164]	; (404244 <usart_serial_getchar+0xc0>)
  40419e:	4298      	cmp	r0, r3
  4041a0:	d01d      	beq.n	4041de <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4041a2:	4b29      	ldr	r3, [pc, #164]	; (404248 <usart_serial_getchar+0xc4>)
  4041a4:	429d      	cmp	r5, r3
  4041a6:	d022      	beq.n	4041ee <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4041a8:	4b28      	ldr	r3, [pc, #160]	; (40424c <usart_serial_getchar+0xc8>)
  4041aa:	429d      	cmp	r5, r3
  4041ac:	d027      	beq.n	4041fe <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4041ae:	4b28      	ldr	r3, [pc, #160]	; (404250 <usart_serial_getchar+0xcc>)
  4041b0:	429d      	cmp	r5, r3
  4041b2:	d02e      	beq.n	404212 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4041b4:	4b27      	ldr	r3, [pc, #156]	; (404254 <usart_serial_getchar+0xd0>)
  4041b6:	429d      	cmp	r5, r3
  4041b8:	d035      	beq.n	404226 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4041ba:	b003      	add	sp, #12
  4041bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4041be:	461f      	mov	r7, r3
  4041c0:	4e25      	ldr	r6, [pc, #148]	; (404258 <usart_serial_getchar+0xd4>)
  4041c2:	4621      	mov	r1, r4
  4041c4:	4638      	mov	r0, r7
  4041c6:	47b0      	blx	r6
  4041c8:	2800      	cmp	r0, #0
  4041ca:	d1fa      	bne.n	4041c2 <usart_serial_getchar+0x3e>
  4041cc:	e7e9      	b.n	4041a2 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4041ce:	461f      	mov	r7, r3
  4041d0:	4e21      	ldr	r6, [pc, #132]	; (404258 <usart_serial_getchar+0xd4>)
  4041d2:	4621      	mov	r1, r4
  4041d4:	4638      	mov	r0, r7
  4041d6:	47b0      	blx	r6
  4041d8:	2800      	cmp	r0, #0
  4041da:	d1fa      	bne.n	4041d2 <usart_serial_getchar+0x4e>
  4041dc:	e7e4      	b.n	4041a8 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  4041de:	461f      	mov	r7, r3
  4041e0:	4e1d      	ldr	r6, [pc, #116]	; (404258 <usart_serial_getchar+0xd4>)
  4041e2:	4621      	mov	r1, r4
  4041e4:	4638      	mov	r0, r7
  4041e6:	47b0      	blx	r6
  4041e8:	2800      	cmp	r0, #0
  4041ea:	d1fa      	bne.n	4041e2 <usart_serial_getchar+0x5e>
  4041ec:	e7df      	b.n	4041ae <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  4041ee:	461f      	mov	r7, r3
  4041f0:	4e19      	ldr	r6, [pc, #100]	; (404258 <usart_serial_getchar+0xd4>)
  4041f2:	4621      	mov	r1, r4
  4041f4:	4638      	mov	r0, r7
  4041f6:	47b0      	blx	r6
  4041f8:	2800      	cmp	r0, #0
  4041fa:	d1fa      	bne.n	4041f2 <usart_serial_getchar+0x6e>
  4041fc:	e7da      	b.n	4041b4 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  4041fe:	461e      	mov	r6, r3
  404200:	4d16      	ldr	r5, [pc, #88]	; (40425c <usart_serial_getchar+0xd8>)
  404202:	a901      	add	r1, sp, #4
  404204:	4630      	mov	r0, r6
  404206:	47a8      	blx	r5
  404208:	2800      	cmp	r0, #0
  40420a:	d1fa      	bne.n	404202 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  40420c:	9b01      	ldr	r3, [sp, #4]
  40420e:	7023      	strb	r3, [r4, #0]
  404210:	e7d3      	b.n	4041ba <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  404212:	461e      	mov	r6, r3
  404214:	4d11      	ldr	r5, [pc, #68]	; (40425c <usart_serial_getchar+0xd8>)
  404216:	a901      	add	r1, sp, #4
  404218:	4630      	mov	r0, r6
  40421a:	47a8      	blx	r5
  40421c:	2800      	cmp	r0, #0
  40421e:	d1fa      	bne.n	404216 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  404220:	9b01      	ldr	r3, [sp, #4]
  404222:	7023      	strb	r3, [r4, #0]
  404224:	e7c9      	b.n	4041ba <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  404226:	461e      	mov	r6, r3
  404228:	4d0c      	ldr	r5, [pc, #48]	; (40425c <usart_serial_getchar+0xd8>)
  40422a:	a901      	add	r1, sp, #4
  40422c:	4630      	mov	r0, r6
  40422e:	47a8      	blx	r5
  404230:	2800      	cmp	r0, #0
  404232:	d1fa      	bne.n	40422a <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  404234:	9b01      	ldr	r3, [sp, #4]
  404236:	7023      	strb	r3, [r4, #0]
}
  404238:	e7bf      	b.n	4041ba <usart_serial_getchar+0x36>
  40423a:	bf00      	nop
  40423c:	400e0800 	.word	0x400e0800
  404240:	400e0a00 	.word	0x400e0a00
  404244:	400e1a00 	.word	0x400e1a00
  404248:	400e1c00 	.word	0x400e1c00
  40424c:	40024000 	.word	0x40024000
  404250:	40028000 	.word	0x40028000
  404254:	4002c000 	.word	0x4002c000
  404258:	00401e43 	.word	0x00401e43
  40425c:	00401f4f 	.word	0x00401f4f

00404260 <usart_serial_putchar>:
{
  404260:	b570      	push	{r4, r5, r6, lr}
  404262:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  404264:	4b2a      	ldr	r3, [pc, #168]	; (404310 <usart_serial_putchar+0xb0>)
  404266:	4298      	cmp	r0, r3
  404268:	d013      	beq.n	404292 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  40426a:	4b2a      	ldr	r3, [pc, #168]	; (404314 <usart_serial_putchar+0xb4>)
  40426c:	4298      	cmp	r0, r3
  40426e:	d019      	beq.n	4042a4 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  404270:	4b29      	ldr	r3, [pc, #164]	; (404318 <usart_serial_putchar+0xb8>)
  404272:	4298      	cmp	r0, r3
  404274:	d01f      	beq.n	4042b6 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  404276:	4b29      	ldr	r3, [pc, #164]	; (40431c <usart_serial_putchar+0xbc>)
  404278:	4298      	cmp	r0, r3
  40427a:	d025      	beq.n	4042c8 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  40427c:	4b28      	ldr	r3, [pc, #160]	; (404320 <usart_serial_putchar+0xc0>)
  40427e:	4298      	cmp	r0, r3
  404280:	d02b      	beq.n	4042da <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  404282:	4b28      	ldr	r3, [pc, #160]	; (404324 <usart_serial_putchar+0xc4>)
  404284:	4298      	cmp	r0, r3
  404286:	d031      	beq.n	4042ec <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  404288:	4b27      	ldr	r3, [pc, #156]	; (404328 <usart_serial_putchar+0xc8>)
  40428a:	4298      	cmp	r0, r3
  40428c:	d037      	beq.n	4042fe <usart_serial_putchar+0x9e>
	return 0;
  40428e:	2000      	movs	r0, #0
}
  404290:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  404292:	461e      	mov	r6, r3
  404294:	4d25      	ldr	r5, [pc, #148]	; (40432c <usart_serial_putchar+0xcc>)
  404296:	4621      	mov	r1, r4
  404298:	4630      	mov	r0, r6
  40429a:	47a8      	blx	r5
  40429c:	2800      	cmp	r0, #0
  40429e:	d1fa      	bne.n	404296 <usart_serial_putchar+0x36>
		return 1;
  4042a0:	2001      	movs	r0, #1
  4042a2:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4042a4:	461e      	mov	r6, r3
  4042a6:	4d21      	ldr	r5, [pc, #132]	; (40432c <usart_serial_putchar+0xcc>)
  4042a8:	4621      	mov	r1, r4
  4042aa:	4630      	mov	r0, r6
  4042ac:	47a8      	blx	r5
  4042ae:	2800      	cmp	r0, #0
  4042b0:	d1fa      	bne.n	4042a8 <usart_serial_putchar+0x48>
		return 1;
  4042b2:	2001      	movs	r0, #1
  4042b4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4042b6:	461e      	mov	r6, r3
  4042b8:	4d1c      	ldr	r5, [pc, #112]	; (40432c <usart_serial_putchar+0xcc>)
  4042ba:	4621      	mov	r1, r4
  4042bc:	4630      	mov	r0, r6
  4042be:	47a8      	blx	r5
  4042c0:	2800      	cmp	r0, #0
  4042c2:	d1fa      	bne.n	4042ba <usart_serial_putchar+0x5a>
		return 1;
  4042c4:	2001      	movs	r0, #1
  4042c6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4042c8:	461e      	mov	r6, r3
  4042ca:	4d18      	ldr	r5, [pc, #96]	; (40432c <usart_serial_putchar+0xcc>)
  4042cc:	4621      	mov	r1, r4
  4042ce:	4630      	mov	r0, r6
  4042d0:	47a8      	blx	r5
  4042d2:	2800      	cmp	r0, #0
  4042d4:	d1fa      	bne.n	4042cc <usart_serial_putchar+0x6c>
		return 1;
  4042d6:	2001      	movs	r0, #1
  4042d8:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4042da:	461e      	mov	r6, r3
  4042dc:	4d14      	ldr	r5, [pc, #80]	; (404330 <usart_serial_putchar+0xd0>)
  4042de:	4621      	mov	r1, r4
  4042e0:	4630      	mov	r0, r6
  4042e2:	47a8      	blx	r5
  4042e4:	2800      	cmp	r0, #0
  4042e6:	d1fa      	bne.n	4042de <usart_serial_putchar+0x7e>
		return 1;
  4042e8:	2001      	movs	r0, #1
  4042ea:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4042ec:	461e      	mov	r6, r3
  4042ee:	4d10      	ldr	r5, [pc, #64]	; (404330 <usart_serial_putchar+0xd0>)
  4042f0:	4621      	mov	r1, r4
  4042f2:	4630      	mov	r0, r6
  4042f4:	47a8      	blx	r5
  4042f6:	2800      	cmp	r0, #0
  4042f8:	d1fa      	bne.n	4042f0 <usart_serial_putchar+0x90>
		return 1;
  4042fa:	2001      	movs	r0, #1
  4042fc:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4042fe:	461e      	mov	r6, r3
  404300:	4d0b      	ldr	r5, [pc, #44]	; (404330 <usart_serial_putchar+0xd0>)
  404302:	4621      	mov	r1, r4
  404304:	4630      	mov	r0, r6
  404306:	47a8      	blx	r5
  404308:	2800      	cmp	r0, #0
  40430a:	d1fa      	bne.n	404302 <usart_serial_putchar+0xa2>
		return 1;
  40430c:	2001      	movs	r0, #1
  40430e:	bd70      	pop	{r4, r5, r6, pc}
  404310:	400e0800 	.word	0x400e0800
  404314:	400e0a00 	.word	0x400e0a00
  404318:	400e1a00 	.word	0x400e1a00
  40431c:	400e1c00 	.word	0x400e1c00
  404320:	40024000 	.word	0x40024000
  404324:	40028000 	.word	0x40028000
  404328:	4002c000 	.word	0x4002c000
  40432c:	00401e31 	.word	0x00401e31
  404330:	00401f39 	.word	0x00401f39

00404334 <vApplicationStackOverflowHook>:
/**
* \brief Called if stack overflow during execution
*/
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
signed char *pcTaskName)
{
  404334:	b508      	push	{r3, lr}
  printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  404336:	460a      	mov	r2, r1
  404338:	4601      	mov	r1, r0
  40433a:	4802      	ldr	r0, [pc, #8]	; (404344 <vApplicationStackOverflowHook+0x10>)
  40433c:	4b02      	ldr	r3, [pc, #8]	; (404348 <vApplicationStackOverflowHook+0x14>)
  40433e:	4798      	blx	r3
  404340:	e7fe      	b.n	404340 <vApplicationStackOverflowHook+0xc>
  404342:	bf00      	nop
  404344:	004236b4 	.word	0x004236b4
  404348:	004046f9 	.word	0x004046f9

0040434c <vApplicationTickHook>:

/**
* \brief This function is called by FreeRTOS each tick
*/
extern void vApplicationTickHook(void)
{
  40434c:	4770      	bx	lr

0040434e <vApplicationMallocFailedHook>:
  40434e:	f04f 0380 	mov.w	r3, #128	; 0x80
  404352:	b672      	cpsid	i
  404354:	f383 8811 	msr	BASEPRI, r3
  404358:	f3bf 8f6f 	isb	sy
  40435c:	f3bf 8f4f 	dsb	sy
  404360:	b662      	cpsie	i
  404362:	e7fe      	b.n	404362 <vApplicationMallocFailedHook+0x14>

00404364 <draw_screen>:

/************************************************************************/
/* funcoes                                                              */
/************************************************************************/

void draw_screen(void) {
  404364:	b510      	push	{r4, lr}
  ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  404366:	4806      	ldr	r0, [pc, #24]	; (404380 <draw_screen+0x1c>)
  404368:	4b06      	ldr	r3, [pc, #24]	; (404384 <draw_screen+0x20>)
  40436a:	4798      	blx	r3
  ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  40436c:	f240 13df 	movw	r3, #479	; 0x1df
  404370:	f240 123f 	movw	r2, #319	; 0x13f
  404374:	2100      	movs	r1, #0
  404376:	4608      	mov	r0, r1
  404378:	4c03      	ldr	r4, [pc, #12]	; (404388 <draw_screen+0x24>)
  40437a:	47a0      	blx	r4
  40437c:	bd10      	pop	{r4, pc}
  40437e:	bf00      	nop
  404380:	00fcfcfc 	.word	0x00fcfcfc
  404384:	00401219 	.word	0x00401219
  404388:	00401469 	.word	0x00401469

0040438c <font_draw_text>:
  // entrada: 0 - 4096 (sistema de coordenadas atual)
  // saida: 0 - 320
  return ILI9488_LCD_HEIGHT*touch_x/4096;
}

void font_draw_text(tFont *font, const char *text, int x, int y, int spacing) {
  40438c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404390:	b082      	sub	sp, #8
  404392:	461f      	mov	r7, r3
  404394:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  char *p = text;
  while(*p != NULL) {
  404398:	780b      	ldrb	r3, [r1, #0]
  40439a:	b30b      	cbz	r3, 4043e0 <font_draw_text+0x54>
  40439c:	4605      	mov	r5, r0
  40439e:	4616      	mov	r6, r2
  4043a0:	4618      	mov	r0, r3
  4043a2:	460c      	mov	r4, r1
    char letter = *p;
    int letter_offset = letter - font->start_char;
    if(letter <= font->end_char) {
      tChar *current_char = font->chars + letter_offset;
      ili9488_draw_pixmap(x, y, current_char->image->width, current_char->image->height, current_char->image->data);
  4043a4:	f8df 9040 	ldr.w	r9, [pc, #64]	; 4043e8 <font_draw_text+0x5c>
  4043a8:	e003      	b.n	4043b2 <font_draw_text+0x26>
  while(*p != NULL) {
  4043aa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4043ae:	4618      	mov	r0, r3
  4043b0:	b1b3      	cbz	r3, 4043e0 <font_draw_text+0x54>
    if(letter <= font->end_char) {
  4043b2:	7a6a      	ldrb	r2, [r5, #9]
  4043b4:	429a      	cmp	r2, r3
  4043b6:	d3f8      	bcc.n	4043aa <font_draw_text+0x1e>
    int letter_offset = letter - font->start_char;
  4043b8:	7a2b      	ldrb	r3, [r5, #8]
  4043ba:	1ac0      	subs	r0, r0, r3
      tChar *current_char = font->chars + letter_offset;
  4043bc:	686b      	ldr	r3, [r5, #4]
  4043be:	eb03 0ac0 	add.w	sl, r3, r0, lsl #3
      ili9488_draw_pixmap(x, y, current_char->image->width, current_char->image->height, current_char->image->data);
  4043c2:	f8da 1004 	ldr.w	r1, [sl, #4]
  4043c6:	688b      	ldr	r3, [r1, #8]
  4043c8:	684a      	ldr	r2, [r1, #4]
  4043ca:	6809      	ldr	r1, [r1, #0]
  4043cc:	9100      	str	r1, [sp, #0]
  4043ce:	4639      	mov	r1, r7
  4043d0:	4630      	mov	r0, r6
  4043d2:	47c8      	blx	r9
      x += current_char->image->width + spacing;
  4043d4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4043d8:	685b      	ldr	r3, [r3, #4]
  4043da:	4443      	add	r3, r8
  4043dc:	441e      	add	r6, r3
  4043de:	e7e4      	b.n	4043aa <font_draw_text+0x1e>
    }
    p++;
  }
}
  4043e0:	b002      	add	sp, #8
  4043e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4043e6:	bf00      	nop
  4043e8:	00401525 	.word	0x00401525

004043ec <task_lcd>:
    }
    vTaskDelay(100);
  }
}

void task_lcd(void){
  4043ec:	b500      	push	{lr}
  4043ee:	f5ad 7d07 	sub.w	sp, sp, #540	; 0x21c
  xQueueTouch = xQueueCreate( 10, sizeof( touchData ) );
  4043f2:	2200      	movs	r2, #0
  4043f4:	2108      	movs	r1, #8
  4043f6:	200a      	movs	r0, #10
  4043f8:	4c1f      	ldr	r4, [pc, #124]	; (404478 <task_lcd+0x8c>)
  4043fa:	47a0      	blx	r4
  4043fc:	4b1f      	ldr	r3, [pc, #124]	; (40447c <task_lcd+0x90>)
  4043fe:	6018      	str	r0, [r3, #0]
  xQueueADC   = xQueueCreate( 5, sizeof( adcData ) );
  404400:	2200      	movs	r2, #0
  404402:	2104      	movs	r1, #4
  404404:	2005      	movs	r0, #5
  404406:	47a0      	blx	r4
  404408:	4b1d      	ldr	r3, [pc, #116]	; (404480 <task_lcd+0x94>)
  40440a:	6018      	str	r0, [r3, #0]
  g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  40440c:	481d      	ldr	r0, [pc, #116]	; (404484 <task_lcd+0x98>)
  40440e:	f44f 73a0 	mov.w	r3, #320	; 0x140
  404412:	6003      	str	r3, [r0, #0]
  g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  404414:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  404418:	6043      	str	r3, [r0, #4]
  g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_WHITE);
  40441a:	4b1b      	ldr	r3, [pc, #108]	; (404488 <task_lcd+0x9c>)
  40441c:	6083      	str	r3, [r0, #8]
  g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_WHITE);
  40441e:	60c3      	str	r3, [r0, #12]
  ili9488_init(&g_ili9488_display_opt);
  404420:	4b1a      	ldr	r3, [pc, #104]	; (40448c <task_lcd+0xa0>)
  404422:	4798      	blx	r3
  
  // inicializa LCD e pinta de branco
  configure_lcd();
  draw_screen();
  404424:	4b1a      	ldr	r3, [pc, #104]	; (404490 <task_lcd+0xa4>)
  404426:	4798      	blx	r3
  // strut local para armazenar msg enviada pela task do mxt
  touchData touch;
  adcData adc;
  
  while (true) {
    if (xQueueReceive( xQueueTouch, &(touch), ( TickType_t )  500 / portTICK_PERIOD_MS)) {
  404428:	4d14      	ldr	r5, [pc, #80]	; (40447c <task_lcd+0x90>)
      printf("Touch em: x:%d y:%d\n", touch.x, touch.y);
  40442a:	4e1a      	ldr	r6, [pc, #104]	; (404494 <task_lcd+0xa8>)
  40442c:	e021      	b.n	404472 <task_lcd+0x86>
    }
	// Busca um novo valor na fila do adc!
	// formata
	// e imprime no LCD o dado
	if (xQueueReceiveFromISR( xQueueADC, &(adc), ( TickType_t )  100 / portTICK_PERIOD_MS)) {
  40442e:	2264      	movs	r2, #100	; 0x64
  404430:	a983      	add	r1, sp, #524	; 0x20c
  404432:	4b13      	ldr	r3, [pc, #76]	; (404480 <task_lcd+0x94>)
  404434:	6818      	ldr	r0, [r3, #0]
  404436:	4b18      	ldr	r3, [pc, #96]	; (404498 <task_lcd+0xac>)
  404438:	4798      	blx	r3
  40443a:	b968      	cbnz	r0, 404458 <task_lcd+0x6c>
    if (xQueueReceive( xQueueTouch, &(touch), ( TickType_t )  500 / portTICK_PERIOD_MS)) {
  40443c:	2300      	movs	r3, #0
  40443e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  404442:	a984      	add	r1, sp, #528	; 0x210
  404444:	6828      	ldr	r0, [r5, #0]
  404446:	47a0      	blx	r4
  404448:	2800      	cmp	r0, #0
  40444a:	d0f0      	beq.n	40442e <task_lcd+0x42>
      printf("Touch em: x:%d y:%d\n", touch.x, touch.y);
  40444c:	9a85      	ldr	r2, [sp, #532]	; 0x214
  40444e:	9984      	ldr	r1, [sp, #528]	; 0x210
  404450:	4630      	mov	r0, r6
  404452:	4b12      	ldr	r3, [pc, #72]	; (40449c <task_lcd+0xb0>)
  404454:	4798      	blx	r3
  404456:	e7ea      	b.n	40442e <task_lcd+0x42>
		char b[512];
		sprintf(b, "%04d", adc.value);
  404458:	9a83      	ldr	r2, [sp, #524]	; 0x20c
  40445a:	4911      	ldr	r1, [pc, #68]	; (4044a0 <task_lcd+0xb4>)
  40445c:	a803      	add	r0, sp, #12
  40445e:	4b11      	ldr	r3, [pc, #68]	; (4044a4 <task_lcd+0xb8>)
  404460:	4798      	blx	r3
		font_draw_text(&arial_72, b, 50, 200, 2);
  404462:	2302      	movs	r3, #2
  404464:	9300      	str	r3, [sp, #0]
  404466:	23c8      	movs	r3, #200	; 0xc8
  404468:	2232      	movs	r2, #50	; 0x32
  40446a:	a903      	add	r1, sp, #12
  40446c:	480e      	ldr	r0, [pc, #56]	; (4044a8 <task_lcd+0xbc>)
  40446e:	4c0f      	ldr	r4, [pc, #60]	; (4044ac <task_lcd+0xc0>)
  404470:	47a0      	blx	r4
    if (xQueueReceive( xQueueTouch, &(touch), ( TickType_t )  500 / portTICK_PERIOD_MS)) {
  404472:	4c0f      	ldr	r4, [pc, #60]	; (4044b0 <task_lcd+0xc4>)
  404474:	e7e2      	b.n	40443c <task_lcd+0x50>
  404476:	bf00      	nop
  404478:	004028bd 	.word	0x004028bd
  40447c:	2040c880 	.word	0x2040c880
  404480:	2040c86c 	.word	0x2040c86c
  404484:	2040c870 	.word	0x2040c870
  404488:	00fcfcfc 	.word	0x00fcfcfc
  40448c:	004012a5 	.word	0x004012a5
  404490:	00404365 	.word	0x00404365
  404494:	00423694 	.word	0x00423694
  404498:	00402ecd 	.word	0x00402ecd
  40449c:	004046f9 	.word	0x004046f9
  4044a0:	004236ac 	.word	0x004236ac
  4044a4:	0040503d 	.word	0x0040503d
  4044a8:	0040ab84 	.word	0x0040ab84
  4044ac:	0040438d 	.word	0x0040438d
  4044b0:	00402cfd 	.word	0x00402cfd

004044b4 <mxt_handler>:
{
  4044b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4044b8:	b084      	sub	sp, #16
  4044ba:	4605      	mov	r5, r0
  4044bc:	4689      	mov	r9, r1
  4044be:	4690      	mov	r8, r2
  uint first = 0;
  4044c0:	f04f 0a00 	mov.w	sl, #0
  uint8_t i = 0; /* Iterator */
  4044c4:	4654      	mov	r4, sl
    if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  4044c6:	4f15      	ldr	r7, [pc, #84]	; (40451c <mxt_handler+0x68>)
  } while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  4044c8:	4e15      	ldr	r6, [pc, #84]	; (404520 <mxt_handler+0x6c>)
  4044ca:	e008      	b.n	4044de <mxt_handler+0x2a>
    i++;
  4044cc:	3401      	adds	r4, #1
  4044ce:	b2e4      	uxtb	r4, r4
  4044d0:	f04f 0a01 	mov.w	sl, #1
  } while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  4044d4:	4628      	mov	r0, r5
  4044d6:	47b0      	blx	r6
  4044d8:	2c02      	cmp	r4, #2
  4044da:	d81b      	bhi.n	404514 <mxt_handler+0x60>
  4044dc:	b1d0      	cbz	r0, 404514 <mxt_handler+0x60>
    if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  4044de:	a901      	add	r1, sp, #4
  4044e0:	4628      	mov	r0, r5
  4044e2:	47b8      	blx	r7
  4044e4:	2800      	cmp	r0, #0
  4044e6:	d1f5      	bne.n	4044d4 <mxt_handler+0x20>
    if(first == 0 ){
  4044e8:	f1ba 0f00 	cmp.w	sl, #0
  4044ec:	d1ee      	bne.n	4044cc <mxt_handler+0x18>
      *x = convert_axis_system_x(touch_event.y);
  4044ee:	f8bd 3008 	ldrh.w	r3, [sp, #8]
  return ILI9488_LCD_WIDTH - ILI9488_LCD_WIDTH*touch_y/4096;
  4044f2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4044f6:	f3c3 1393 	ubfx	r3, r3, #6, #20
  4044fa:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
      *x = convert_axis_system_x(touch_event.y);
  4044fe:	f8c9 3000 	str.w	r3, [r9]
      *y = convert_axis_system_y(touch_event.x);
  404502:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  return ILI9488_LCD_HEIGHT*touch_x/4096;
  404506:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  40450a:	f3c3 13d3 	ubfx	r3, r3, #7, #20
      *y = convert_axis_system_y(touch_event.x);
  40450e:	f8c8 3000 	str.w	r3, [r8]
  404512:	e7db      	b.n	4044cc <mxt_handler+0x18>
}
  404514:	b004      	add	sp, #16
  404516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40451a:	bf00      	nop
  40451c:	00400a39 	.word	0x00400a39
  404520:	004009c9 	.word	0x004009c9

00404524 <task_mxt>:
void task_mxt(void){
  404524:	b580      	push	{r7, lr}
  404526:	b08a      	sub	sp, #40	; 0x28
  mxt_init(&device);       	/* Initialize the mXT touch device */
  404528:	a802      	add	r0, sp, #8
  40452a:	4b0c      	ldr	r3, [pc, #48]	; (40455c <task_mxt+0x38>)
  40452c:	4798      	blx	r3
    if (mxt_is_message_pending(&device)) {
  40452e:	4c0c      	ldr	r4, [pc, #48]	; (404560 <task_mxt+0x3c>)
      mxt_handler(&device, &touch.x, &touch.y);
  404530:	4f0c      	ldr	r7, [pc, #48]	; (404564 <task_mxt+0x40>)
      xQueueSend( xQueueTouch, &touch, 0);           /* send mesage to queue */
  404532:	4e0d      	ldr	r6, [pc, #52]	; (404568 <task_mxt+0x44>)
  404534:	e002      	b.n	40453c <task_mxt+0x18>
    vTaskDelay(100);
  404536:	2064      	movs	r0, #100	; 0x64
  404538:	4b0c      	ldr	r3, [pc, #48]	; (40456c <task_mxt+0x48>)
  40453a:	4798      	blx	r3
    if (mxt_is_message_pending(&device)) {
  40453c:	a802      	add	r0, sp, #8
  40453e:	47a0      	blx	r4
  404540:	2800      	cmp	r0, #0
  404542:	d0f8      	beq.n	404536 <task_mxt+0x12>
      mxt_handler(&device, &touch.x, &touch.y);
  404544:	aa01      	add	r2, sp, #4
  404546:	4669      	mov	r1, sp
  404548:	a802      	add	r0, sp, #8
  40454a:	47b8      	blx	r7
      xQueueSend( xQueueTouch, &touch, 0);           /* send mesage to queue */
  40454c:	2300      	movs	r3, #0
  40454e:	461a      	mov	r2, r3
  404550:	4669      	mov	r1, sp
  404552:	6830      	ldr	r0, [r6, #0]
  404554:	4d06      	ldr	r5, [pc, #24]	; (404570 <task_mxt+0x4c>)
  404556:	47a8      	blx	r5
  404558:	e7ed      	b.n	404536 <task_mxt+0x12>
  40455a:	bf00      	nop
  40455c:	004004d5 	.word	0x004004d5
  404560:	004009c9 	.word	0x004009c9
  404564:	004044b5 	.word	0x004044b5
  404568:	2040c880 	.word	0x2040c880
  40456c:	004035dd 	.word	0x004035dd
  404570:	00402939 	.word	0x00402939

00404574 <main>:
/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void)
{
  404574:	b500      	push	{lr}
  404576:	b08b      	sub	sp, #44	; 0x2c
    .charlength   = USART_SERIAL_CHAR_LENGTH,
    .paritytype   = USART_SERIAL_PARITY,
    .stopbits     = USART_SERIAL_STOP_BIT
  };

  sysclk_init(); /* Initialize system clocks */
  404578:	4b31      	ldr	r3, [pc, #196]	; (404640 <main+0xcc>)
  40457a:	4798      	blx	r3
  board_init();  /* Initialize board */
  40457c:	4b31      	ldr	r3, [pc, #196]	; (404644 <main+0xd0>)
  40457e:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  404580:	4d31      	ldr	r5, [pc, #196]	; (404648 <main+0xd4>)
  404582:	4b32      	ldr	r3, [pc, #200]	; (40464c <main+0xd8>)
  404584:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  404586:	4a32      	ldr	r2, [pc, #200]	; (404650 <main+0xdc>)
  404588:	4b32      	ldr	r3, [pc, #200]	; (404654 <main+0xe0>)
  40458a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40458c:	4a32      	ldr	r2, [pc, #200]	; (404658 <main+0xe4>)
  40458e:	4b33      	ldr	r3, [pc, #204]	; (40465c <main+0xe8>)
  404590:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  404592:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  404596:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  404598:	23c0      	movs	r3, #192	; 0xc0
  40459a:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  40459c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4045a0:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  4045a2:	2400      	movs	r4, #0
  4045a4:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4045a6:	9408      	str	r4, [sp, #32]
  4045a8:	200e      	movs	r0, #14
  4045aa:	4b2d      	ldr	r3, [pc, #180]	; (404660 <main+0xec>)
  4045ac:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4045ae:	4a2d      	ldr	r2, [pc, #180]	; (404664 <main+0xf0>)
  4045b0:	a904      	add	r1, sp, #16
  4045b2:	4628      	mov	r0, r5
  4045b4:	4b2c      	ldr	r3, [pc, #176]	; (404668 <main+0xf4>)
  4045b6:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4045b8:	4628      	mov	r0, r5
  4045ba:	4b2c      	ldr	r3, [pc, #176]	; (40466c <main+0xf8>)
  4045bc:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4045be:	4628      	mov	r0, r5
  4045c0:	4b2b      	ldr	r3, [pc, #172]	; (404670 <main+0xfc>)
  4045c2:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4045c4:	4e2b      	ldr	r6, [pc, #172]	; (404674 <main+0x100>)
  4045c6:	6833      	ldr	r3, [r6, #0]
  4045c8:	4621      	mov	r1, r4
  4045ca:	6898      	ldr	r0, [r3, #8]
  4045cc:	4d2a      	ldr	r5, [pc, #168]	; (404678 <main+0x104>)
  4045ce:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4045d0:	6833      	ldr	r3, [r6, #0]
  4045d2:	4621      	mov	r1, r4
  4045d4:	6858      	ldr	r0, [r3, #4]
  4045d6:	47a8      	blx	r5
  
  /* Initialize stdio on USART */
  stdio_serial_init(USART_SERIAL_EXAMPLE, &usart_serial_options);
  
  /* Create task to handler LCD */
  if (xTaskCreate(task_adc, "adc", TASK_LCD_STACK_SIZE, NULL, TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
  4045d8:	9403      	str	r4, [sp, #12]
  4045da:	9402      	str	r4, [sp, #8]
  4045dc:	9401      	str	r4, [sp, #4]
  4045de:	9400      	str	r4, [sp, #0]
  4045e0:	4623      	mov	r3, r4
  4045e2:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  4045e6:	4925      	ldr	r1, [pc, #148]	; (40467c <main+0x108>)
  4045e8:	4825      	ldr	r0, [pc, #148]	; (404680 <main+0x10c>)
  4045ea:	4c26      	ldr	r4, [pc, #152]	; (404684 <main+0x110>)
  4045ec:	47a0      	blx	r4
  4045ee:	2801      	cmp	r0, #1
  4045f0:	d002      	beq.n	4045f8 <main+0x84>
	    printf("Failed to create test adc task\r\n");
  4045f2:	4825      	ldr	r0, [pc, #148]	; (404688 <main+0x114>)
  4045f4:	4b25      	ldr	r3, [pc, #148]	; (40468c <main+0x118>)
  4045f6:	4798      	blx	r3
    }
  
  /* Create task to handler touch */
  if (xTaskCreate(task_mxt, "mxt", TASK_MXT_STACK_SIZE, NULL, TASK_MXT_STACK_PRIORITY, NULL) != pdPASS) {
  4045f8:	2300      	movs	r3, #0
  4045fa:	9303      	str	r3, [sp, #12]
  4045fc:	9302      	str	r3, [sp, #8]
  4045fe:	9301      	str	r3, [sp, #4]
  404600:	9300      	str	r3, [sp, #0]
  404602:	f44f 7200 	mov.w	r2, #512	; 0x200
  404606:	4922      	ldr	r1, [pc, #136]	; (404690 <main+0x11c>)
  404608:	4822      	ldr	r0, [pc, #136]	; (404694 <main+0x120>)
  40460a:	4c1e      	ldr	r4, [pc, #120]	; (404684 <main+0x110>)
  40460c:	47a0      	blx	r4
  40460e:	2801      	cmp	r0, #1
  404610:	d002      	beq.n	404618 <main+0xa4>
    printf("Failed to create test led task\r\n");
  404612:	4821      	ldr	r0, [pc, #132]	; (404698 <main+0x124>)
  404614:	4b1d      	ldr	r3, [pc, #116]	; (40468c <main+0x118>)
  404616:	4798      	blx	r3
  }
  
  /* Create task to handler LCD */
  if (xTaskCreate(task_lcd, "lcd", TASK_LCD_STACK_SIZE, NULL, TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
  404618:	2300      	movs	r3, #0
  40461a:	9303      	str	r3, [sp, #12]
  40461c:	9302      	str	r3, [sp, #8]
  40461e:	9301      	str	r3, [sp, #4]
  404620:	9300      	str	r3, [sp, #0]
  404622:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  404626:	491d      	ldr	r1, [pc, #116]	; (40469c <main+0x128>)
  404628:	481d      	ldr	r0, [pc, #116]	; (4046a0 <main+0x12c>)
  40462a:	4c16      	ldr	r4, [pc, #88]	; (404684 <main+0x110>)
  40462c:	47a0      	blx	r4
  40462e:	2801      	cmp	r0, #1
  404630:	d002      	beq.n	404638 <main+0xc4>
    printf("Failed to create test led task\r\n");
  404632:	4819      	ldr	r0, [pc, #100]	; (404698 <main+0x124>)
  404634:	4b15      	ldr	r3, [pc, #84]	; (40468c <main+0x118>)
  404636:	4798      	blx	r3
  }
  
  /* Start the scheduler. */
  vTaskStartScheduler();
  404638:	4b1a      	ldr	r3, [pc, #104]	; (4046a4 <main+0x130>)
  40463a:	4798      	blx	r3
  40463c:	e7fe      	b.n	40463c <main+0xc8>
  40463e:	bf00      	nop
  404640:	00400aa9 	.word	0x00400aa9
  404644:	00400d39 	.word	0x00400d39
  404648:	40028000 	.word	0x40028000
  40464c:	2040c824 	.word	0x2040c824
  404650:	00404261 	.word	0x00404261
  404654:	2040c820 	.word	0x2040c820
  404658:	00404185 	.word	0x00404185
  40465c:	2040c81c 	.word	0x2040c81c
  404660:	00401a65 	.word	0x00401a65
  404664:	08f0d180 	.word	0x08f0d180
  404668:	00401ed9 	.word	0x00401ed9
  40466c:	00401f2d 	.word	0x00401f2d
  404670:	00401f33 	.word	0x00401f33
  404674:	20400014 	.word	0x20400014
  404678:	00404e9d 	.word	0x00404e9d
  40467c:	00423640 	.word	0x00423640
  404680:	0040409d 	.word	0x0040409d
  404684:	00403095 	.word	0x00403095
  404688:	00423644 	.word	0x00423644
  40468c:	004046f9 	.word	0x004046f9
  404690:	00423668 	.word	0x00423668
  404694:	00404525 	.word	0x00404525
  404698:	0042366c 	.word	0x0042366c
  40469c:	00423690 	.word	0x00423690
  4046a0:	004043ed 	.word	0x004043ed
  4046a4:	004032c9 	.word	0x004032c9

004046a8 <__libc_init_array>:
  4046a8:	b570      	push	{r4, r5, r6, lr}
  4046aa:	4e0f      	ldr	r6, [pc, #60]	; (4046e8 <__libc_init_array+0x40>)
  4046ac:	4d0f      	ldr	r5, [pc, #60]	; (4046ec <__libc_init_array+0x44>)
  4046ae:	1b76      	subs	r6, r6, r5
  4046b0:	10b6      	asrs	r6, r6, #2
  4046b2:	bf18      	it	ne
  4046b4:	2400      	movne	r4, #0
  4046b6:	d005      	beq.n	4046c4 <__libc_init_array+0x1c>
  4046b8:	3401      	adds	r4, #1
  4046ba:	f855 3b04 	ldr.w	r3, [r5], #4
  4046be:	4798      	blx	r3
  4046c0:	42a6      	cmp	r6, r4
  4046c2:	d1f9      	bne.n	4046b8 <__libc_init_array+0x10>
  4046c4:	4e0a      	ldr	r6, [pc, #40]	; (4046f0 <__libc_init_array+0x48>)
  4046c6:	4d0b      	ldr	r5, [pc, #44]	; (4046f4 <__libc_init_array+0x4c>)
  4046c8:	1b76      	subs	r6, r6, r5
  4046ca:	f01f f955 	bl	423978 <_init>
  4046ce:	10b6      	asrs	r6, r6, #2
  4046d0:	bf18      	it	ne
  4046d2:	2400      	movne	r4, #0
  4046d4:	d006      	beq.n	4046e4 <__libc_init_array+0x3c>
  4046d6:	3401      	adds	r4, #1
  4046d8:	f855 3b04 	ldr.w	r3, [r5], #4
  4046dc:	4798      	blx	r3
  4046de:	42a6      	cmp	r6, r4
  4046e0:	d1f9      	bne.n	4046d6 <__libc_init_array+0x2e>
  4046e2:	bd70      	pop	{r4, r5, r6, pc}
  4046e4:	bd70      	pop	{r4, r5, r6, pc}
  4046e6:	bf00      	nop
  4046e8:	00423984 	.word	0x00423984
  4046ec:	00423984 	.word	0x00423984
  4046f0:	0042398c 	.word	0x0042398c
  4046f4:	00423984 	.word	0x00423984

004046f8 <iprintf>:
  4046f8:	b40f      	push	{r0, r1, r2, r3}
  4046fa:	b500      	push	{lr}
  4046fc:	4907      	ldr	r1, [pc, #28]	; (40471c <iprintf+0x24>)
  4046fe:	b083      	sub	sp, #12
  404700:	ab04      	add	r3, sp, #16
  404702:	6808      	ldr	r0, [r1, #0]
  404704:	f853 2b04 	ldr.w	r2, [r3], #4
  404708:	6881      	ldr	r1, [r0, #8]
  40470a:	9301      	str	r3, [sp, #4]
  40470c:	f001 ffb4 	bl	406678 <_vfiprintf_r>
  404710:	b003      	add	sp, #12
  404712:	f85d eb04 	ldr.w	lr, [sp], #4
  404716:	b004      	add	sp, #16
  404718:	4770      	bx	lr
  40471a:	bf00      	nop
  40471c:	20400014 	.word	0x20400014

00404720 <malloc>:
  404720:	4b02      	ldr	r3, [pc, #8]	; (40472c <malloc+0xc>)
  404722:	4601      	mov	r1, r0
  404724:	6818      	ldr	r0, [r3, #0]
  404726:	f000 b803 	b.w	404730 <_malloc_r>
  40472a:	bf00      	nop
  40472c:	20400014 	.word	0x20400014

00404730 <_malloc_r>:
  404730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404734:	f101 060b 	add.w	r6, r1, #11
  404738:	2e16      	cmp	r6, #22
  40473a:	b083      	sub	sp, #12
  40473c:	4605      	mov	r5, r0
  40473e:	f240 809e 	bls.w	40487e <_malloc_r+0x14e>
  404742:	f036 0607 	bics.w	r6, r6, #7
  404746:	f100 80bd 	bmi.w	4048c4 <_malloc_r+0x194>
  40474a:	42b1      	cmp	r1, r6
  40474c:	f200 80ba 	bhi.w	4048c4 <_malloc_r+0x194>
  404750:	f000 fb86 	bl	404e60 <__malloc_lock>
  404754:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404758:	f0c0 8293 	bcc.w	404c82 <_malloc_r+0x552>
  40475c:	0a73      	lsrs	r3, r6, #9
  40475e:	f000 80b8 	beq.w	4048d2 <_malloc_r+0x1a2>
  404762:	2b04      	cmp	r3, #4
  404764:	f200 8179 	bhi.w	404a5a <_malloc_r+0x32a>
  404768:	09b3      	lsrs	r3, r6, #6
  40476a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40476e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404772:	00c3      	lsls	r3, r0, #3
  404774:	4fbf      	ldr	r7, [pc, #764]	; (404a74 <_malloc_r+0x344>)
  404776:	443b      	add	r3, r7
  404778:	f1a3 0108 	sub.w	r1, r3, #8
  40477c:	685c      	ldr	r4, [r3, #4]
  40477e:	42a1      	cmp	r1, r4
  404780:	d106      	bne.n	404790 <_malloc_r+0x60>
  404782:	e00c      	b.n	40479e <_malloc_r+0x6e>
  404784:	2a00      	cmp	r2, #0
  404786:	f280 80aa 	bge.w	4048de <_malloc_r+0x1ae>
  40478a:	68e4      	ldr	r4, [r4, #12]
  40478c:	42a1      	cmp	r1, r4
  40478e:	d006      	beq.n	40479e <_malloc_r+0x6e>
  404790:	6863      	ldr	r3, [r4, #4]
  404792:	f023 0303 	bic.w	r3, r3, #3
  404796:	1b9a      	subs	r2, r3, r6
  404798:	2a0f      	cmp	r2, #15
  40479a:	ddf3      	ble.n	404784 <_malloc_r+0x54>
  40479c:	4670      	mov	r0, lr
  40479e:	693c      	ldr	r4, [r7, #16]
  4047a0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404a88 <_malloc_r+0x358>
  4047a4:	4574      	cmp	r4, lr
  4047a6:	f000 81ab 	beq.w	404b00 <_malloc_r+0x3d0>
  4047aa:	6863      	ldr	r3, [r4, #4]
  4047ac:	f023 0303 	bic.w	r3, r3, #3
  4047b0:	1b9a      	subs	r2, r3, r6
  4047b2:	2a0f      	cmp	r2, #15
  4047b4:	f300 8190 	bgt.w	404ad8 <_malloc_r+0x3a8>
  4047b8:	2a00      	cmp	r2, #0
  4047ba:	f8c7 e014 	str.w	lr, [r7, #20]
  4047be:	f8c7 e010 	str.w	lr, [r7, #16]
  4047c2:	f280 809d 	bge.w	404900 <_malloc_r+0x1d0>
  4047c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4047ca:	f080 8161 	bcs.w	404a90 <_malloc_r+0x360>
  4047ce:	08db      	lsrs	r3, r3, #3
  4047d0:	f103 0c01 	add.w	ip, r3, #1
  4047d4:	1099      	asrs	r1, r3, #2
  4047d6:	687a      	ldr	r2, [r7, #4]
  4047d8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4047dc:	f8c4 8008 	str.w	r8, [r4, #8]
  4047e0:	2301      	movs	r3, #1
  4047e2:	408b      	lsls	r3, r1
  4047e4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4047e8:	4313      	orrs	r3, r2
  4047ea:	3908      	subs	r1, #8
  4047ec:	60e1      	str	r1, [r4, #12]
  4047ee:	607b      	str	r3, [r7, #4]
  4047f0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4047f4:	f8c8 400c 	str.w	r4, [r8, #12]
  4047f8:	1082      	asrs	r2, r0, #2
  4047fa:	2401      	movs	r4, #1
  4047fc:	4094      	lsls	r4, r2
  4047fe:	429c      	cmp	r4, r3
  404800:	f200 808b 	bhi.w	40491a <_malloc_r+0x1ea>
  404804:	421c      	tst	r4, r3
  404806:	d106      	bne.n	404816 <_malloc_r+0xe6>
  404808:	f020 0003 	bic.w	r0, r0, #3
  40480c:	0064      	lsls	r4, r4, #1
  40480e:	421c      	tst	r4, r3
  404810:	f100 0004 	add.w	r0, r0, #4
  404814:	d0fa      	beq.n	40480c <_malloc_r+0xdc>
  404816:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40481a:	46cc      	mov	ip, r9
  40481c:	4680      	mov	r8, r0
  40481e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404822:	459c      	cmp	ip, r3
  404824:	d107      	bne.n	404836 <_malloc_r+0x106>
  404826:	e16d      	b.n	404b04 <_malloc_r+0x3d4>
  404828:	2a00      	cmp	r2, #0
  40482a:	f280 817b 	bge.w	404b24 <_malloc_r+0x3f4>
  40482e:	68db      	ldr	r3, [r3, #12]
  404830:	459c      	cmp	ip, r3
  404832:	f000 8167 	beq.w	404b04 <_malloc_r+0x3d4>
  404836:	6859      	ldr	r1, [r3, #4]
  404838:	f021 0103 	bic.w	r1, r1, #3
  40483c:	1b8a      	subs	r2, r1, r6
  40483e:	2a0f      	cmp	r2, #15
  404840:	ddf2      	ble.n	404828 <_malloc_r+0xf8>
  404842:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404846:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40484a:	9300      	str	r3, [sp, #0]
  40484c:	199c      	adds	r4, r3, r6
  40484e:	4628      	mov	r0, r5
  404850:	f046 0601 	orr.w	r6, r6, #1
  404854:	f042 0501 	orr.w	r5, r2, #1
  404858:	605e      	str	r6, [r3, #4]
  40485a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40485e:	f8cc 8008 	str.w	r8, [ip, #8]
  404862:	617c      	str	r4, [r7, #20]
  404864:	613c      	str	r4, [r7, #16]
  404866:	f8c4 e00c 	str.w	lr, [r4, #12]
  40486a:	f8c4 e008 	str.w	lr, [r4, #8]
  40486e:	6065      	str	r5, [r4, #4]
  404870:	505a      	str	r2, [r3, r1]
  404872:	f000 fafb 	bl	404e6c <__malloc_unlock>
  404876:	9b00      	ldr	r3, [sp, #0]
  404878:	f103 0408 	add.w	r4, r3, #8
  40487c:	e01e      	b.n	4048bc <_malloc_r+0x18c>
  40487e:	2910      	cmp	r1, #16
  404880:	d820      	bhi.n	4048c4 <_malloc_r+0x194>
  404882:	f000 faed 	bl	404e60 <__malloc_lock>
  404886:	2610      	movs	r6, #16
  404888:	2318      	movs	r3, #24
  40488a:	2002      	movs	r0, #2
  40488c:	4f79      	ldr	r7, [pc, #484]	; (404a74 <_malloc_r+0x344>)
  40488e:	443b      	add	r3, r7
  404890:	f1a3 0208 	sub.w	r2, r3, #8
  404894:	685c      	ldr	r4, [r3, #4]
  404896:	4294      	cmp	r4, r2
  404898:	f000 813d 	beq.w	404b16 <_malloc_r+0x3e6>
  40489c:	6863      	ldr	r3, [r4, #4]
  40489e:	68e1      	ldr	r1, [r4, #12]
  4048a0:	68a6      	ldr	r6, [r4, #8]
  4048a2:	f023 0303 	bic.w	r3, r3, #3
  4048a6:	4423      	add	r3, r4
  4048a8:	4628      	mov	r0, r5
  4048aa:	685a      	ldr	r2, [r3, #4]
  4048ac:	60f1      	str	r1, [r6, #12]
  4048ae:	f042 0201 	orr.w	r2, r2, #1
  4048b2:	608e      	str	r6, [r1, #8]
  4048b4:	605a      	str	r2, [r3, #4]
  4048b6:	f000 fad9 	bl	404e6c <__malloc_unlock>
  4048ba:	3408      	adds	r4, #8
  4048bc:	4620      	mov	r0, r4
  4048be:	b003      	add	sp, #12
  4048c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048c4:	2400      	movs	r4, #0
  4048c6:	230c      	movs	r3, #12
  4048c8:	4620      	mov	r0, r4
  4048ca:	602b      	str	r3, [r5, #0]
  4048cc:	b003      	add	sp, #12
  4048ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048d2:	2040      	movs	r0, #64	; 0x40
  4048d4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4048d8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4048dc:	e74a      	b.n	404774 <_malloc_r+0x44>
  4048de:	4423      	add	r3, r4
  4048e0:	68e1      	ldr	r1, [r4, #12]
  4048e2:	685a      	ldr	r2, [r3, #4]
  4048e4:	68a6      	ldr	r6, [r4, #8]
  4048e6:	f042 0201 	orr.w	r2, r2, #1
  4048ea:	60f1      	str	r1, [r6, #12]
  4048ec:	4628      	mov	r0, r5
  4048ee:	608e      	str	r6, [r1, #8]
  4048f0:	605a      	str	r2, [r3, #4]
  4048f2:	f000 fabb 	bl	404e6c <__malloc_unlock>
  4048f6:	3408      	adds	r4, #8
  4048f8:	4620      	mov	r0, r4
  4048fa:	b003      	add	sp, #12
  4048fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404900:	4423      	add	r3, r4
  404902:	4628      	mov	r0, r5
  404904:	685a      	ldr	r2, [r3, #4]
  404906:	f042 0201 	orr.w	r2, r2, #1
  40490a:	605a      	str	r2, [r3, #4]
  40490c:	f000 faae 	bl	404e6c <__malloc_unlock>
  404910:	3408      	adds	r4, #8
  404912:	4620      	mov	r0, r4
  404914:	b003      	add	sp, #12
  404916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40491a:	68bc      	ldr	r4, [r7, #8]
  40491c:	6863      	ldr	r3, [r4, #4]
  40491e:	f023 0803 	bic.w	r8, r3, #3
  404922:	45b0      	cmp	r8, r6
  404924:	d304      	bcc.n	404930 <_malloc_r+0x200>
  404926:	eba8 0306 	sub.w	r3, r8, r6
  40492a:	2b0f      	cmp	r3, #15
  40492c:	f300 8085 	bgt.w	404a3a <_malloc_r+0x30a>
  404930:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404a8c <_malloc_r+0x35c>
  404934:	4b50      	ldr	r3, [pc, #320]	; (404a78 <_malloc_r+0x348>)
  404936:	f8d9 2000 	ldr.w	r2, [r9]
  40493a:	681b      	ldr	r3, [r3, #0]
  40493c:	3201      	adds	r2, #1
  40493e:	4433      	add	r3, r6
  404940:	eb04 0a08 	add.w	sl, r4, r8
  404944:	f000 8155 	beq.w	404bf2 <_malloc_r+0x4c2>
  404948:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40494c:	330f      	adds	r3, #15
  40494e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404952:	f02b 0b0f 	bic.w	fp, fp, #15
  404956:	4659      	mov	r1, fp
  404958:	4628      	mov	r0, r5
  40495a:	f000 fa8d 	bl	404e78 <_sbrk_r>
  40495e:	1c41      	adds	r1, r0, #1
  404960:	4602      	mov	r2, r0
  404962:	f000 80fc 	beq.w	404b5e <_malloc_r+0x42e>
  404966:	4582      	cmp	sl, r0
  404968:	f200 80f7 	bhi.w	404b5a <_malloc_r+0x42a>
  40496c:	4b43      	ldr	r3, [pc, #268]	; (404a7c <_malloc_r+0x34c>)
  40496e:	6819      	ldr	r1, [r3, #0]
  404970:	4459      	add	r1, fp
  404972:	6019      	str	r1, [r3, #0]
  404974:	f000 814d 	beq.w	404c12 <_malloc_r+0x4e2>
  404978:	f8d9 0000 	ldr.w	r0, [r9]
  40497c:	3001      	adds	r0, #1
  40497e:	bf1b      	ittet	ne
  404980:	eba2 0a0a 	subne.w	sl, r2, sl
  404984:	4451      	addne	r1, sl
  404986:	f8c9 2000 	streq.w	r2, [r9]
  40498a:	6019      	strne	r1, [r3, #0]
  40498c:	f012 0107 	ands.w	r1, r2, #7
  404990:	f000 8115 	beq.w	404bbe <_malloc_r+0x48e>
  404994:	f1c1 0008 	rsb	r0, r1, #8
  404998:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40499c:	4402      	add	r2, r0
  40499e:	3108      	adds	r1, #8
  4049a0:	eb02 090b 	add.w	r9, r2, fp
  4049a4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4049a8:	eba1 0909 	sub.w	r9, r1, r9
  4049ac:	4649      	mov	r1, r9
  4049ae:	4628      	mov	r0, r5
  4049b0:	9301      	str	r3, [sp, #4]
  4049b2:	9200      	str	r2, [sp, #0]
  4049b4:	f000 fa60 	bl	404e78 <_sbrk_r>
  4049b8:	1c43      	adds	r3, r0, #1
  4049ba:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4049be:	f000 8143 	beq.w	404c48 <_malloc_r+0x518>
  4049c2:	1a80      	subs	r0, r0, r2
  4049c4:	4448      	add	r0, r9
  4049c6:	f040 0001 	orr.w	r0, r0, #1
  4049ca:	6819      	ldr	r1, [r3, #0]
  4049cc:	60ba      	str	r2, [r7, #8]
  4049ce:	4449      	add	r1, r9
  4049d0:	42bc      	cmp	r4, r7
  4049d2:	6050      	str	r0, [r2, #4]
  4049d4:	6019      	str	r1, [r3, #0]
  4049d6:	d017      	beq.n	404a08 <_malloc_r+0x2d8>
  4049d8:	f1b8 0f0f 	cmp.w	r8, #15
  4049dc:	f240 80fb 	bls.w	404bd6 <_malloc_r+0x4a6>
  4049e0:	6860      	ldr	r0, [r4, #4]
  4049e2:	f1a8 020c 	sub.w	r2, r8, #12
  4049e6:	f022 0207 	bic.w	r2, r2, #7
  4049ea:	eb04 0e02 	add.w	lr, r4, r2
  4049ee:	f000 0001 	and.w	r0, r0, #1
  4049f2:	f04f 0c05 	mov.w	ip, #5
  4049f6:	4310      	orrs	r0, r2
  4049f8:	2a0f      	cmp	r2, #15
  4049fa:	6060      	str	r0, [r4, #4]
  4049fc:	f8ce c004 	str.w	ip, [lr, #4]
  404a00:	f8ce c008 	str.w	ip, [lr, #8]
  404a04:	f200 8117 	bhi.w	404c36 <_malloc_r+0x506>
  404a08:	4b1d      	ldr	r3, [pc, #116]	; (404a80 <_malloc_r+0x350>)
  404a0a:	68bc      	ldr	r4, [r7, #8]
  404a0c:	681a      	ldr	r2, [r3, #0]
  404a0e:	4291      	cmp	r1, r2
  404a10:	bf88      	it	hi
  404a12:	6019      	strhi	r1, [r3, #0]
  404a14:	4b1b      	ldr	r3, [pc, #108]	; (404a84 <_malloc_r+0x354>)
  404a16:	681a      	ldr	r2, [r3, #0]
  404a18:	4291      	cmp	r1, r2
  404a1a:	6862      	ldr	r2, [r4, #4]
  404a1c:	bf88      	it	hi
  404a1e:	6019      	strhi	r1, [r3, #0]
  404a20:	f022 0203 	bic.w	r2, r2, #3
  404a24:	4296      	cmp	r6, r2
  404a26:	eba2 0306 	sub.w	r3, r2, r6
  404a2a:	d801      	bhi.n	404a30 <_malloc_r+0x300>
  404a2c:	2b0f      	cmp	r3, #15
  404a2e:	dc04      	bgt.n	404a3a <_malloc_r+0x30a>
  404a30:	4628      	mov	r0, r5
  404a32:	f000 fa1b 	bl	404e6c <__malloc_unlock>
  404a36:	2400      	movs	r4, #0
  404a38:	e740      	b.n	4048bc <_malloc_r+0x18c>
  404a3a:	19a2      	adds	r2, r4, r6
  404a3c:	f043 0301 	orr.w	r3, r3, #1
  404a40:	f046 0601 	orr.w	r6, r6, #1
  404a44:	6066      	str	r6, [r4, #4]
  404a46:	4628      	mov	r0, r5
  404a48:	60ba      	str	r2, [r7, #8]
  404a4a:	6053      	str	r3, [r2, #4]
  404a4c:	f000 fa0e 	bl	404e6c <__malloc_unlock>
  404a50:	3408      	adds	r4, #8
  404a52:	4620      	mov	r0, r4
  404a54:	b003      	add	sp, #12
  404a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a5a:	2b14      	cmp	r3, #20
  404a5c:	d971      	bls.n	404b42 <_malloc_r+0x412>
  404a5e:	2b54      	cmp	r3, #84	; 0x54
  404a60:	f200 80a3 	bhi.w	404baa <_malloc_r+0x47a>
  404a64:	0b33      	lsrs	r3, r6, #12
  404a66:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404a6a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404a6e:	00c3      	lsls	r3, r0, #3
  404a70:	e680      	b.n	404774 <_malloc_r+0x44>
  404a72:	bf00      	nop
  404a74:	20400440 	.word	0x20400440
  404a78:	2040c790 	.word	0x2040c790
  404a7c:	2040c760 	.word	0x2040c760
  404a80:	2040c788 	.word	0x2040c788
  404a84:	2040c78c 	.word	0x2040c78c
  404a88:	20400448 	.word	0x20400448
  404a8c:	20400848 	.word	0x20400848
  404a90:	0a5a      	lsrs	r2, r3, #9
  404a92:	2a04      	cmp	r2, #4
  404a94:	d95b      	bls.n	404b4e <_malloc_r+0x41e>
  404a96:	2a14      	cmp	r2, #20
  404a98:	f200 80ae 	bhi.w	404bf8 <_malloc_r+0x4c8>
  404a9c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404aa0:	00c9      	lsls	r1, r1, #3
  404aa2:	325b      	adds	r2, #91	; 0x5b
  404aa4:	eb07 0c01 	add.w	ip, r7, r1
  404aa8:	5879      	ldr	r1, [r7, r1]
  404aaa:	f1ac 0c08 	sub.w	ip, ip, #8
  404aae:	458c      	cmp	ip, r1
  404ab0:	f000 8088 	beq.w	404bc4 <_malloc_r+0x494>
  404ab4:	684a      	ldr	r2, [r1, #4]
  404ab6:	f022 0203 	bic.w	r2, r2, #3
  404aba:	4293      	cmp	r3, r2
  404abc:	d273      	bcs.n	404ba6 <_malloc_r+0x476>
  404abe:	6889      	ldr	r1, [r1, #8]
  404ac0:	458c      	cmp	ip, r1
  404ac2:	d1f7      	bne.n	404ab4 <_malloc_r+0x384>
  404ac4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404ac8:	687b      	ldr	r3, [r7, #4]
  404aca:	60e2      	str	r2, [r4, #12]
  404acc:	f8c4 c008 	str.w	ip, [r4, #8]
  404ad0:	6094      	str	r4, [r2, #8]
  404ad2:	f8cc 400c 	str.w	r4, [ip, #12]
  404ad6:	e68f      	b.n	4047f8 <_malloc_r+0xc8>
  404ad8:	19a1      	adds	r1, r4, r6
  404ada:	f046 0c01 	orr.w	ip, r6, #1
  404ade:	f042 0601 	orr.w	r6, r2, #1
  404ae2:	f8c4 c004 	str.w	ip, [r4, #4]
  404ae6:	4628      	mov	r0, r5
  404ae8:	6179      	str	r1, [r7, #20]
  404aea:	6139      	str	r1, [r7, #16]
  404aec:	f8c1 e00c 	str.w	lr, [r1, #12]
  404af0:	f8c1 e008 	str.w	lr, [r1, #8]
  404af4:	604e      	str	r6, [r1, #4]
  404af6:	50e2      	str	r2, [r4, r3]
  404af8:	f000 f9b8 	bl	404e6c <__malloc_unlock>
  404afc:	3408      	adds	r4, #8
  404afe:	e6dd      	b.n	4048bc <_malloc_r+0x18c>
  404b00:	687b      	ldr	r3, [r7, #4]
  404b02:	e679      	b.n	4047f8 <_malloc_r+0xc8>
  404b04:	f108 0801 	add.w	r8, r8, #1
  404b08:	f018 0f03 	tst.w	r8, #3
  404b0c:	f10c 0c08 	add.w	ip, ip, #8
  404b10:	f47f ae85 	bne.w	40481e <_malloc_r+0xee>
  404b14:	e02d      	b.n	404b72 <_malloc_r+0x442>
  404b16:	68dc      	ldr	r4, [r3, #12]
  404b18:	42a3      	cmp	r3, r4
  404b1a:	bf08      	it	eq
  404b1c:	3002      	addeq	r0, #2
  404b1e:	f43f ae3e 	beq.w	40479e <_malloc_r+0x6e>
  404b22:	e6bb      	b.n	40489c <_malloc_r+0x16c>
  404b24:	4419      	add	r1, r3
  404b26:	461c      	mov	r4, r3
  404b28:	684a      	ldr	r2, [r1, #4]
  404b2a:	68db      	ldr	r3, [r3, #12]
  404b2c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404b30:	f042 0201 	orr.w	r2, r2, #1
  404b34:	604a      	str	r2, [r1, #4]
  404b36:	4628      	mov	r0, r5
  404b38:	60f3      	str	r3, [r6, #12]
  404b3a:	609e      	str	r6, [r3, #8]
  404b3c:	f000 f996 	bl	404e6c <__malloc_unlock>
  404b40:	e6bc      	b.n	4048bc <_malloc_r+0x18c>
  404b42:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404b46:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404b4a:	00c3      	lsls	r3, r0, #3
  404b4c:	e612      	b.n	404774 <_malloc_r+0x44>
  404b4e:	099a      	lsrs	r2, r3, #6
  404b50:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404b54:	00c9      	lsls	r1, r1, #3
  404b56:	3238      	adds	r2, #56	; 0x38
  404b58:	e7a4      	b.n	404aa4 <_malloc_r+0x374>
  404b5a:	42bc      	cmp	r4, r7
  404b5c:	d054      	beq.n	404c08 <_malloc_r+0x4d8>
  404b5e:	68bc      	ldr	r4, [r7, #8]
  404b60:	6862      	ldr	r2, [r4, #4]
  404b62:	f022 0203 	bic.w	r2, r2, #3
  404b66:	e75d      	b.n	404a24 <_malloc_r+0x2f4>
  404b68:	f859 3908 	ldr.w	r3, [r9], #-8
  404b6c:	4599      	cmp	r9, r3
  404b6e:	f040 8086 	bne.w	404c7e <_malloc_r+0x54e>
  404b72:	f010 0f03 	tst.w	r0, #3
  404b76:	f100 30ff 	add.w	r0, r0, #4294967295
  404b7a:	d1f5      	bne.n	404b68 <_malloc_r+0x438>
  404b7c:	687b      	ldr	r3, [r7, #4]
  404b7e:	ea23 0304 	bic.w	r3, r3, r4
  404b82:	607b      	str	r3, [r7, #4]
  404b84:	0064      	lsls	r4, r4, #1
  404b86:	429c      	cmp	r4, r3
  404b88:	f63f aec7 	bhi.w	40491a <_malloc_r+0x1ea>
  404b8c:	2c00      	cmp	r4, #0
  404b8e:	f43f aec4 	beq.w	40491a <_malloc_r+0x1ea>
  404b92:	421c      	tst	r4, r3
  404b94:	4640      	mov	r0, r8
  404b96:	f47f ae3e 	bne.w	404816 <_malloc_r+0xe6>
  404b9a:	0064      	lsls	r4, r4, #1
  404b9c:	421c      	tst	r4, r3
  404b9e:	f100 0004 	add.w	r0, r0, #4
  404ba2:	d0fa      	beq.n	404b9a <_malloc_r+0x46a>
  404ba4:	e637      	b.n	404816 <_malloc_r+0xe6>
  404ba6:	468c      	mov	ip, r1
  404ba8:	e78c      	b.n	404ac4 <_malloc_r+0x394>
  404baa:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404bae:	d815      	bhi.n	404bdc <_malloc_r+0x4ac>
  404bb0:	0bf3      	lsrs	r3, r6, #15
  404bb2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404bb6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404bba:	00c3      	lsls	r3, r0, #3
  404bbc:	e5da      	b.n	404774 <_malloc_r+0x44>
  404bbe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404bc2:	e6ed      	b.n	4049a0 <_malloc_r+0x270>
  404bc4:	687b      	ldr	r3, [r7, #4]
  404bc6:	1092      	asrs	r2, r2, #2
  404bc8:	2101      	movs	r1, #1
  404bca:	fa01 f202 	lsl.w	r2, r1, r2
  404bce:	4313      	orrs	r3, r2
  404bd0:	607b      	str	r3, [r7, #4]
  404bd2:	4662      	mov	r2, ip
  404bd4:	e779      	b.n	404aca <_malloc_r+0x39a>
  404bd6:	2301      	movs	r3, #1
  404bd8:	6053      	str	r3, [r2, #4]
  404bda:	e729      	b.n	404a30 <_malloc_r+0x300>
  404bdc:	f240 5254 	movw	r2, #1364	; 0x554
  404be0:	4293      	cmp	r3, r2
  404be2:	d822      	bhi.n	404c2a <_malloc_r+0x4fa>
  404be4:	0cb3      	lsrs	r3, r6, #18
  404be6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404bea:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404bee:	00c3      	lsls	r3, r0, #3
  404bf0:	e5c0      	b.n	404774 <_malloc_r+0x44>
  404bf2:	f103 0b10 	add.w	fp, r3, #16
  404bf6:	e6ae      	b.n	404956 <_malloc_r+0x226>
  404bf8:	2a54      	cmp	r2, #84	; 0x54
  404bfa:	d829      	bhi.n	404c50 <_malloc_r+0x520>
  404bfc:	0b1a      	lsrs	r2, r3, #12
  404bfe:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404c02:	00c9      	lsls	r1, r1, #3
  404c04:	326e      	adds	r2, #110	; 0x6e
  404c06:	e74d      	b.n	404aa4 <_malloc_r+0x374>
  404c08:	4b20      	ldr	r3, [pc, #128]	; (404c8c <_malloc_r+0x55c>)
  404c0a:	6819      	ldr	r1, [r3, #0]
  404c0c:	4459      	add	r1, fp
  404c0e:	6019      	str	r1, [r3, #0]
  404c10:	e6b2      	b.n	404978 <_malloc_r+0x248>
  404c12:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404c16:	2800      	cmp	r0, #0
  404c18:	f47f aeae 	bne.w	404978 <_malloc_r+0x248>
  404c1c:	eb08 030b 	add.w	r3, r8, fp
  404c20:	68ba      	ldr	r2, [r7, #8]
  404c22:	f043 0301 	orr.w	r3, r3, #1
  404c26:	6053      	str	r3, [r2, #4]
  404c28:	e6ee      	b.n	404a08 <_malloc_r+0x2d8>
  404c2a:	207f      	movs	r0, #127	; 0x7f
  404c2c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404c30:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404c34:	e59e      	b.n	404774 <_malloc_r+0x44>
  404c36:	f104 0108 	add.w	r1, r4, #8
  404c3a:	4628      	mov	r0, r5
  404c3c:	9300      	str	r3, [sp, #0]
  404c3e:	f003 fdf7 	bl	408830 <_free_r>
  404c42:	9b00      	ldr	r3, [sp, #0]
  404c44:	6819      	ldr	r1, [r3, #0]
  404c46:	e6df      	b.n	404a08 <_malloc_r+0x2d8>
  404c48:	2001      	movs	r0, #1
  404c4a:	f04f 0900 	mov.w	r9, #0
  404c4e:	e6bc      	b.n	4049ca <_malloc_r+0x29a>
  404c50:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404c54:	d805      	bhi.n	404c62 <_malloc_r+0x532>
  404c56:	0bda      	lsrs	r2, r3, #15
  404c58:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404c5c:	00c9      	lsls	r1, r1, #3
  404c5e:	3277      	adds	r2, #119	; 0x77
  404c60:	e720      	b.n	404aa4 <_malloc_r+0x374>
  404c62:	f240 5154 	movw	r1, #1364	; 0x554
  404c66:	428a      	cmp	r2, r1
  404c68:	d805      	bhi.n	404c76 <_malloc_r+0x546>
  404c6a:	0c9a      	lsrs	r2, r3, #18
  404c6c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404c70:	00c9      	lsls	r1, r1, #3
  404c72:	327c      	adds	r2, #124	; 0x7c
  404c74:	e716      	b.n	404aa4 <_malloc_r+0x374>
  404c76:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404c7a:	227e      	movs	r2, #126	; 0x7e
  404c7c:	e712      	b.n	404aa4 <_malloc_r+0x374>
  404c7e:	687b      	ldr	r3, [r7, #4]
  404c80:	e780      	b.n	404b84 <_malloc_r+0x454>
  404c82:	08f0      	lsrs	r0, r6, #3
  404c84:	f106 0308 	add.w	r3, r6, #8
  404c88:	e600      	b.n	40488c <_malloc_r+0x15c>
  404c8a:	bf00      	nop
  404c8c:	2040c760 	.word	0x2040c760

00404c90 <memcpy>:
  404c90:	4684      	mov	ip, r0
  404c92:	ea41 0300 	orr.w	r3, r1, r0
  404c96:	f013 0303 	ands.w	r3, r3, #3
  404c9a:	d16d      	bne.n	404d78 <memcpy+0xe8>
  404c9c:	3a40      	subs	r2, #64	; 0x40
  404c9e:	d341      	bcc.n	404d24 <memcpy+0x94>
  404ca0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ca4:	f840 3b04 	str.w	r3, [r0], #4
  404ca8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cac:	f840 3b04 	str.w	r3, [r0], #4
  404cb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404cb4:	f840 3b04 	str.w	r3, [r0], #4
  404cb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cbc:	f840 3b04 	str.w	r3, [r0], #4
  404cc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404cc4:	f840 3b04 	str.w	r3, [r0], #4
  404cc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ccc:	f840 3b04 	str.w	r3, [r0], #4
  404cd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404cd4:	f840 3b04 	str.w	r3, [r0], #4
  404cd8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cdc:	f840 3b04 	str.w	r3, [r0], #4
  404ce0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ce4:	f840 3b04 	str.w	r3, [r0], #4
  404ce8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cec:	f840 3b04 	str.w	r3, [r0], #4
  404cf0:	f851 3b04 	ldr.w	r3, [r1], #4
  404cf4:	f840 3b04 	str.w	r3, [r0], #4
  404cf8:	f851 3b04 	ldr.w	r3, [r1], #4
  404cfc:	f840 3b04 	str.w	r3, [r0], #4
  404d00:	f851 3b04 	ldr.w	r3, [r1], #4
  404d04:	f840 3b04 	str.w	r3, [r0], #4
  404d08:	f851 3b04 	ldr.w	r3, [r1], #4
  404d0c:	f840 3b04 	str.w	r3, [r0], #4
  404d10:	f851 3b04 	ldr.w	r3, [r1], #4
  404d14:	f840 3b04 	str.w	r3, [r0], #4
  404d18:	f851 3b04 	ldr.w	r3, [r1], #4
  404d1c:	f840 3b04 	str.w	r3, [r0], #4
  404d20:	3a40      	subs	r2, #64	; 0x40
  404d22:	d2bd      	bcs.n	404ca0 <memcpy+0x10>
  404d24:	3230      	adds	r2, #48	; 0x30
  404d26:	d311      	bcc.n	404d4c <memcpy+0xbc>
  404d28:	f851 3b04 	ldr.w	r3, [r1], #4
  404d2c:	f840 3b04 	str.w	r3, [r0], #4
  404d30:	f851 3b04 	ldr.w	r3, [r1], #4
  404d34:	f840 3b04 	str.w	r3, [r0], #4
  404d38:	f851 3b04 	ldr.w	r3, [r1], #4
  404d3c:	f840 3b04 	str.w	r3, [r0], #4
  404d40:	f851 3b04 	ldr.w	r3, [r1], #4
  404d44:	f840 3b04 	str.w	r3, [r0], #4
  404d48:	3a10      	subs	r2, #16
  404d4a:	d2ed      	bcs.n	404d28 <memcpy+0x98>
  404d4c:	320c      	adds	r2, #12
  404d4e:	d305      	bcc.n	404d5c <memcpy+0xcc>
  404d50:	f851 3b04 	ldr.w	r3, [r1], #4
  404d54:	f840 3b04 	str.w	r3, [r0], #4
  404d58:	3a04      	subs	r2, #4
  404d5a:	d2f9      	bcs.n	404d50 <memcpy+0xc0>
  404d5c:	3204      	adds	r2, #4
  404d5e:	d008      	beq.n	404d72 <memcpy+0xe2>
  404d60:	07d2      	lsls	r2, r2, #31
  404d62:	bf1c      	itt	ne
  404d64:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404d68:	f800 3b01 	strbne.w	r3, [r0], #1
  404d6c:	d301      	bcc.n	404d72 <memcpy+0xe2>
  404d6e:	880b      	ldrh	r3, [r1, #0]
  404d70:	8003      	strh	r3, [r0, #0]
  404d72:	4660      	mov	r0, ip
  404d74:	4770      	bx	lr
  404d76:	bf00      	nop
  404d78:	2a08      	cmp	r2, #8
  404d7a:	d313      	bcc.n	404da4 <memcpy+0x114>
  404d7c:	078b      	lsls	r3, r1, #30
  404d7e:	d08d      	beq.n	404c9c <memcpy+0xc>
  404d80:	f010 0303 	ands.w	r3, r0, #3
  404d84:	d08a      	beq.n	404c9c <memcpy+0xc>
  404d86:	f1c3 0304 	rsb	r3, r3, #4
  404d8a:	1ad2      	subs	r2, r2, r3
  404d8c:	07db      	lsls	r3, r3, #31
  404d8e:	bf1c      	itt	ne
  404d90:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404d94:	f800 3b01 	strbne.w	r3, [r0], #1
  404d98:	d380      	bcc.n	404c9c <memcpy+0xc>
  404d9a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404d9e:	f820 3b02 	strh.w	r3, [r0], #2
  404da2:	e77b      	b.n	404c9c <memcpy+0xc>
  404da4:	3a04      	subs	r2, #4
  404da6:	d3d9      	bcc.n	404d5c <memcpy+0xcc>
  404da8:	3a01      	subs	r2, #1
  404daa:	f811 3b01 	ldrb.w	r3, [r1], #1
  404dae:	f800 3b01 	strb.w	r3, [r0], #1
  404db2:	d2f9      	bcs.n	404da8 <memcpy+0x118>
  404db4:	780b      	ldrb	r3, [r1, #0]
  404db6:	7003      	strb	r3, [r0, #0]
  404db8:	784b      	ldrb	r3, [r1, #1]
  404dba:	7043      	strb	r3, [r0, #1]
  404dbc:	788b      	ldrb	r3, [r1, #2]
  404dbe:	7083      	strb	r3, [r0, #2]
  404dc0:	4660      	mov	r0, ip
  404dc2:	4770      	bx	lr

00404dc4 <memset>:
  404dc4:	b470      	push	{r4, r5, r6}
  404dc6:	0786      	lsls	r6, r0, #30
  404dc8:	d046      	beq.n	404e58 <memset+0x94>
  404dca:	1e54      	subs	r4, r2, #1
  404dcc:	2a00      	cmp	r2, #0
  404dce:	d041      	beq.n	404e54 <memset+0x90>
  404dd0:	b2ca      	uxtb	r2, r1
  404dd2:	4603      	mov	r3, r0
  404dd4:	e002      	b.n	404ddc <memset+0x18>
  404dd6:	f114 34ff 	adds.w	r4, r4, #4294967295
  404dda:	d33b      	bcc.n	404e54 <memset+0x90>
  404ddc:	f803 2b01 	strb.w	r2, [r3], #1
  404de0:	079d      	lsls	r5, r3, #30
  404de2:	d1f8      	bne.n	404dd6 <memset+0x12>
  404de4:	2c03      	cmp	r4, #3
  404de6:	d92e      	bls.n	404e46 <memset+0x82>
  404de8:	b2cd      	uxtb	r5, r1
  404dea:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404dee:	2c0f      	cmp	r4, #15
  404df0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404df4:	d919      	bls.n	404e2a <memset+0x66>
  404df6:	f103 0210 	add.w	r2, r3, #16
  404dfa:	4626      	mov	r6, r4
  404dfc:	3e10      	subs	r6, #16
  404dfe:	2e0f      	cmp	r6, #15
  404e00:	f842 5c10 	str.w	r5, [r2, #-16]
  404e04:	f842 5c0c 	str.w	r5, [r2, #-12]
  404e08:	f842 5c08 	str.w	r5, [r2, #-8]
  404e0c:	f842 5c04 	str.w	r5, [r2, #-4]
  404e10:	f102 0210 	add.w	r2, r2, #16
  404e14:	d8f2      	bhi.n	404dfc <memset+0x38>
  404e16:	f1a4 0210 	sub.w	r2, r4, #16
  404e1a:	f022 020f 	bic.w	r2, r2, #15
  404e1e:	f004 040f 	and.w	r4, r4, #15
  404e22:	3210      	adds	r2, #16
  404e24:	2c03      	cmp	r4, #3
  404e26:	4413      	add	r3, r2
  404e28:	d90d      	bls.n	404e46 <memset+0x82>
  404e2a:	461e      	mov	r6, r3
  404e2c:	4622      	mov	r2, r4
  404e2e:	3a04      	subs	r2, #4
  404e30:	2a03      	cmp	r2, #3
  404e32:	f846 5b04 	str.w	r5, [r6], #4
  404e36:	d8fa      	bhi.n	404e2e <memset+0x6a>
  404e38:	1f22      	subs	r2, r4, #4
  404e3a:	f022 0203 	bic.w	r2, r2, #3
  404e3e:	3204      	adds	r2, #4
  404e40:	4413      	add	r3, r2
  404e42:	f004 0403 	and.w	r4, r4, #3
  404e46:	b12c      	cbz	r4, 404e54 <memset+0x90>
  404e48:	b2c9      	uxtb	r1, r1
  404e4a:	441c      	add	r4, r3
  404e4c:	f803 1b01 	strb.w	r1, [r3], #1
  404e50:	429c      	cmp	r4, r3
  404e52:	d1fb      	bne.n	404e4c <memset+0x88>
  404e54:	bc70      	pop	{r4, r5, r6}
  404e56:	4770      	bx	lr
  404e58:	4614      	mov	r4, r2
  404e5a:	4603      	mov	r3, r0
  404e5c:	e7c2      	b.n	404de4 <memset+0x20>
  404e5e:	bf00      	nop

00404e60 <__malloc_lock>:
  404e60:	4801      	ldr	r0, [pc, #4]	; (404e68 <__malloc_lock+0x8>)
  404e62:	f003 bf8d 	b.w	408d80 <__retarget_lock_acquire_recursive>
  404e66:	bf00      	nop
  404e68:	2040c894 	.word	0x2040c894

00404e6c <__malloc_unlock>:
  404e6c:	4801      	ldr	r0, [pc, #4]	; (404e74 <__malloc_unlock+0x8>)
  404e6e:	f003 bf89 	b.w	408d84 <__retarget_lock_release_recursive>
  404e72:	bf00      	nop
  404e74:	2040c894 	.word	0x2040c894

00404e78 <_sbrk_r>:
  404e78:	b538      	push	{r3, r4, r5, lr}
  404e7a:	4c07      	ldr	r4, [pc, #28]	; (404e98 <_sbrk_r+0x20>)
  404e7c:	2300      	movs	r3, #0
  404e7e:	4605      	mov	r5, r0
  404e80:	4608      	mov	r0, r1
  404e82:	6023      	str	r3, [r4, #0]
  404e84:	f7fd f9a0 	bl	4021c8 <_sbrk>
  404e88:	1c43      	adds	r3, r0, #1
  404e8a:	d000      	beq.n	404e8e <_sbrk_r+0x16>
  404e8c:	bd38      	pop	{r3, r4, r5, pc}
  404e8e:	6823      	ldr	r3, [r4, #0]
  404e90:	2b00      	cmp	r3, #0
  404e92:	d0fb      	beq.n	404e8c <_sbrk_r+0x14>
  404e94:	602b      	str	r3, [r5, #0]
  404e96:	bd38      	pop	{r3, r4, r5, pc}
  404e98:	2040c8a8 	.word	0x2040c8a8

00404e9c <setbuf>:
  404e9c:	2900      	cmp	r1, #0
  404e9e:	bf0c      	ite	eq
  404ea0:	2202      	moveq	r2, #2
  404ea2:	2200      	movne	r2, #0
  404ea4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404ea8:	f000 b800 	b.w	404eac <setvbuf>

00404eac <setvbuf>:
  404eac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404eb0:	4c61      	ldr	r4, [pc, #388]	; (405038 <setvbuf+0x18c>)
  404eb2:	6825      	ldr	r5, [r4, #0]
  404eb4:	b083      	sub	sp, #12
  404eb6:	4604      	mov	r4, r0
  404eb8:	460f      	mov	r7, r1
  404eba:	4690      	mov	r8, r2
  404ebc:	461e      	mov	r6, r3
  404ebe:	b115      	cbz	r5, 404ec6 <setvbuf+0x1a>
  404ec0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404ec2:	2b00      	cmp	r3, #0
  404ec4:	d064      	beq.n	404f90 <setvbuf+0xe4>
  404ec6:	f1b8 0f02 	cmp.w	r8, #2
  404eca:	d006      	beq.n	404eda <setvbuf+0x2e>
  404ecc:	f1b8 0f01 	cmp.w	r8, #1
  404ed0:	f200 809f 	bhi.w	405012 <setvbuf+0x166>
  404ed4:	2e00      	cmp	r6, #0
  404ed6:	f2c0 809c 	blt.w	405012 <setvbuf+0x166>
  404eda:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404edc:	07d8      	lsls	r0, r3, #31
  404ede:	d534      	bpl.n	404f4a <setvbuf+0x9e>
  404ee0:	4621      	mov	r1, r4
  404ee2:	4628      	mov	r0, r5
  404ee4:	f003 fb26 	bl	408534 <_fflush_r>
  404ee8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404eea:	b141      	cbz	r1, 404efe <setvbuf+0x52>
  404eec:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404ef0:	4299      	cmp	r1, r3
  404ef2:	d002      	beq.n	404efa <setvbuf+0x4e>
  404ef4:	4628      	mov	r0, r5
  404ef6:	f003 fc9b 	bl	408830 <_free_r>
  404efa:	2300      	movs	r3, #0
  404efc:	6323      	str	r3, [r4, #48]	; 0x30
  404efe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404f02:	2200      	movs	r2, #0
  404f04:	61a2      	str	r2, [r4, #24]
  404f06:	6062      	str	r2, [r4, #4]
  404f08:	061a      	lsls	r2, r3, #24
  404f0a:	d43a      	bmi.n	404f82 <setvbuf+0xd6>
  404f0c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404f10:	f023 0303 	bic.w	r3, r3, #3
  404f14:	f1b8 0f02 	cmp.w	r8, #2
  404f18:	81a3      	strh	r3, [r4, #12]
  404f1a:	d01d      	beq.n	404f58 <setvbuf+0xac>
  404f1c:	ab01      	add	r3, sp, #4
  404f1e:	466a      	mov	r2, sp
  404f20:	4621      	mov	r1, r4
  404f22:	4628      	mov	r0, r5
  404f24:	f003 ff30 	bl	408d88 <__swhatbuf_r>
  404f28:	89a3      	ldrh	r3, [r4, #12]
  404f2a:	4318      	orrs	r0, r3
  404f2c:	81a0      	strh	r0, [r4, #12]
  404f2e:	2e00      	cmp	r6, #0
  404f30:	d132      	bne.n	404f98 <setvbuf+0xec>
  404f32:	9e00      	ldr	r6, [sp, #0]
  404f34:	4630      	mov	r0, r6
  404f36:	f7ff fbf3 	bl	404720 <malloc>
  404f3a:	4607      	mov	r7, r0
  404f3c:	2800      	cmp	r0, #0
  404f3e:	d06b      	beq.n	405018 <setvbuf+0x16c>
  404f40:	89a3      	ldrh	r3, [r4, #12]
  404f42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404f46:	81a3      	strh	r3, [r4, #12]
  404f48:	e028      	b.n	404f9c <setvbuf+0xf0>
  404f4a:	89a3      	ldrh	r3, [r4, #12]
  404f4c:	0599      	lsls	r1, r3, #22
  404f4e:	d4c7      	bmi.n	404ee0 <setvbuf+0x34>
  404f50:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404f52:	f003 ff15 	bl	408d80 <__retarget_lock_acquire_recursive>
  404f56:	e7c3      	b.n	404ee0 <setvbuf+0x34>
  404f58:	2500      	movs	r5, #0
  404f5a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404f5c:	2600      	movs	r6, #0
  404f5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404f62:	f043 0302 	orr.w	r3, r3, #2
  404f66:	2001      	movs	r0, #1
  404f68:	60a6      	str	r6, [r4, #8]
  404f6a:	07ce      	lsls	r6, r1, #31
  404f6c:	81a3      	strh	r3, [r4, #12]
  404f6e:	6022      	str	r2, [r4, #0]
  404f70:	6122      	str	r2, [r4, #16]
  404f72:	6160      	str	r0, [r4, #20]
  404f74:	d401      	bmi.n	404f7a <setvbuf+0xce>
  404f76:	0598      	lsls	r0, r3, #22
  404f78:	d53e      	bpl.n	404ff8 <setvbuf+0x14c>
  404f7a:	4628      	mov	r0, r5
  404f7c:	b003      	add	sp, #12
  404f7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404f82:	6921      	ldr	r1, [r4, #16]
  404f84:	4628      	mov	r0, r5
  404f86:	f003 fc53 	bl	408830 <_free_r>
  404f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404f8e:	e7bd      	b.n	404f0c <setvbuf+0x60>
  404f90:	4628      	mov	r0, r5
  404f92:	f003 fb27 	bl	4085e4 <__sinit>
  404f96:	e796      	b.n	404ec6 <setvbuf+0x1a>
  404f98:	2f00      	cmp	r7, #0
  404f9a:	d0cb      	beq.n	404f34 <setvbuf+0x88>
  404f9c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404f9e:	2b00      	cmp	r3, #0
  404fa0:	d033      	beq.n	40500a <setvbuf+0x15e>
  404fa2:	9b00      	ldr	r3, [sp, #0]
  404fa4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404fa8:	6027      	str	r7, [r4, #0]
  404faa:	429e      	cmp	r6, r3
  404fac:	bf1c      	itt	ne
  404fae:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  404fb2:	81a2      	strhne	r2, [r4, #12]
  404fb4:	f1b8 0f01 	cmp.w	r8, #1
  404fb8:	bf04      	itt	eq
  404fba:	f042 0201 	orreq.w	r2, r2, #1
  404fbe:	81a2      	strheq	r2, [r4, #12]
  404fc0:	b292      	uxth	r2, r2
  404fc2:	f012 0308 	ands.w	r3, r2, #8
  404fc6:	6127      	str	r7, [r4, #16]
  404fc8:	6166      	str	r6, [r4, #20]
  404fca:	d00e      	beq.n	404fea <setvbuf+0x13e>
  404fcc:	07d1      	lsls	r1, r2, #31
  404fce:	d51a      	bpl.n	405006 <setvbuf+0x15a>
  404fd0:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404fd2:	4276      	negs	r6, r6
  404fd4:	2300      	movs	r3, #0
  404fd6:	f015 0501 	ands.w	r5, r5, #1
  404fda:	61a6      	str	r6, [r4, #24]
  404fdc:	60a3      	str	r3, [r4, #8]
  404fde:	d009      	beq.n	404ff4 <setvbuf+0x148>
  404fe0:	2500      	movs	r5, #0
  404fe2:	4628      	mov	r0, r5
  404fe4:	b003      	add	sp, #12
  404fe6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404fea:	60a3      	str	r3, [r4, #8]
  404fec:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404fee:	f015 0501 	ands.w	r5, r5, #1
  404ff2:	d1f5      	bne.n	404fe0 <setvbuf+0x134>
  404ff4:	0593      	lsls	r3, r2, #22
  404ff6:	d4c0      	bmi.n	404f7a <setvbuf+0xce>
  404ff8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404ffa:	f003 fec3 	bl	408d84 <__retarget_lock_release_recursive>
  404ffe:	4628      	mov	r0, r5
  405000:	b003      	add	sp, #12
  405002:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405006:	60a6      	str	r6, [r4, #8]
  405008:	e7f0      	b.n	404fec <setvbuf+0x140>
  40500a:	4628      	mov	r0, r5
  40500c:	f003 faea 	bl	4085e4 <__sinit>
  405010:	e7c7      	b.n	404fa2 <setvbuf+0xf6>
  405012:	f04f 35ff 	mov.w	r5, #4294967295
  405016:	e7b0      	b.n	404f7a <setvbuf+0xce>
  405018:	f8dd 9000 	ldr.w	r9, [sp]
  40501c:	45b1      	cmp	r9, r6
  40501e:	d004      	beq.n	40502a <setvbuf+0x17e>
  405020:	4648      	mov	r0, r9
  405022:	f7ff fb7d 	bl	404720 <malloc>
  405026:	4607      	mov	r7, r0
  405028:	b920      	cbnz	r0, 405034 <setvbuf+0x188>
  40502a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40502e:	f04f 35ff 	mov.w	r5, #4294967295
  405032:	e792      	b.n	404f5a <setvbuf+0xae>
  405034:	464e      	mov	r6, r9
  405036:	e783      	b.n	404f40 <setvbuf+0x94>
  405038:	20400014 	.word	0x20400014

0040503c <sprintf>:
  40503c:	b40e      	push	{r1, r2, r3}
  40503e:	b5f0      	push	{r4, r5, r6, r7, lr}
  405040:	b09c      	sub	sp, #112	; 0x70
  405042:	ab21      	add	r3, sp, #132	; 0x84
  405044:	490f      	ldr	r1, [pc, #60]	; (405084 <sprintf+0x48>)
  405046:	f853 2b04 	ldr.w	r2, [r3], #4
  40504a:	9301      	str	r3, [sp, #4]
  40504c:	4605      	mov	r5, r0
  40504e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  405052:	6808      	ldr	r0, [r1, #0]
  405054:	9502      	str	r5, [sp, #8]
  405056:	f44f 7702 	mov.w	r7, #520	; 0x208
  40505a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40505e:	a902      	add	r1, sp, #8
  405060:	9506      	str	r5, [sp, #24]
  405062:	f8ad 7014 	strh.w	r7, [sp, #20]
  405066:	9404      	str	r4, [sp, #16]
  405068:	9407      	str	r4, [sp, #28]
  40506a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40506e:	f000 f895 	bl	40519c <_svfprintf_r>
  405072:	9b02      	ldr	r3, [sp, #8]
  405074:	2200      	movs	r2, #0
  405076:	701a      	strb	r2, [r3, #0]
  405078:	b01c      	add	sp, #112	; 0x70
  40507a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40507e:	b003      	add	sp, #12
  405080:	4770      	bx	lr
  405082:	bf00      	nop
  405084:	20400014 	.word	0x20400014
	...

004050c0 <strlen>:
  4050c0:	f890 f000 	pld	[r0]
  4050c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4050c8:	f020 0107 	bic.w	r1, r0, #7
  4050cc:	f06f 0c00 	mvn.w	ip, #0
  4050d0:	f010 0407 	ands.w	r4, r0, #7
  4050d4:	f891 f020 	pld	[r1, #32]
  4050d8:	f040 8049 	bne.w	40516e <strlen+0xae>
  4050dc:	f04f 0400 	mov.w	r4, #0
  4050e0:	f06f 0007 	mvn.w	r0, #7
  4050e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4050e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4050ec:	f100 0008 	add.w	r0, r0, #8
  4050f0:	fa82 f24c 	uadd8	r2, r2, ip
  4050f4:	faa4 f28c 	sel	r2, r4, ip
  4050f8:	fa83 f34c 	uadd8	r3, r3, ip
  4050fc:	faa2 f38c 	sel	r3, r2, ip
  405100:	bb4b      	cbnz	r3, 405156 <strlen+0x96>
  405102:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405106:	fa82 f24c 	uadd8	r2, r2, ip
  40510a:	f100 0008 	add.w	r0, r0, #8
  40510e:	faa4 f28c 	sel	r2, r4, ip
  405112:	fa83 f34c 	uadd8	r3, r3, ip
  405116:	faa2 f38c 	sel	r3, r2, ip
  40511a:	b9e3      	cbnz	r3, 405156 <strlen+0x96>
  40511c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405120:	fa82 f24c 	uadd8	r2, r2, ip
  405124:	f100 0008 	add.w	r0, r0, #8
  405128:	faa4 f28c 	sel	r2, r4, ip
  40512c:	fa83 f34c 	uadd8	r3, r3, ip
  405130:	faa2 f38c 	sel	r3, r2, ip
  405134:	b97b      	cbnz	r3, 405156 <strlen+0x96>
  405136:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40513a:	f101 0120 	add.w	r1, r1, #32
  40513e:	fa82 f24c 	uadd8	r2, r2, ip
  405142:	f100 0008 	add.w	r0, r0, #8
  405146:	faa4 f28c 	sel	r2, r4, ip
  40514a:	fa83 f34c 	uadd8	r3, r3, ip
  40514e:	faa2 f38c 	sel	r3, r2, ip
  405152:	2b00      	cmp	r3, #0
  405154:	d0c6      	beq.n	4050e4 <strlen+0x24>
  405156:	2a00      	cmp	r2, #0
  405158:	bf04      	itt	eq
  40515a:	3004      	addeq	r0, #4
  40515c:	461a      	moveq	r2, r3
  40515e:	ba12      	rev	r2, r2
  405160:	fab2 f282 	clz	r2, r2
  405164:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405168:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40516c:	4770      	bx	lr
  40516e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405172:	f004 0503 	and.w	r5, r4, #3
  405176:	f1c4 0000 	rsb	r0, r4, #0
  40517a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40517e:	f014 0f04 	tst.w	r4, #4
  405182:	f891 f040 	pld	[r1, #64]	; 0x40
  405186:	fa0c f505 	lsl.w	r5, ip, r5
  40518a:	ea62 0205 	orn	r2, r2, r5
  40518e:	bf1c      	itt	ne
  405190:	ea63 0305 	ornne	r3, r3, r5
  405194:	4662      	movne	r2, ip
  405196:	f04f 0400 	mov.w	r4, #0
  40519a:	e7a9      	b.n	4050f0 <strlen+0x30>

0040519c <_svfprintf_r>:
  40519c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4051a0:	b0c3      	sub	sp, #268	; 0x10c
  4051a2:	460c      	mov	r4, r1
  4051a4:	910b      	str	r1, [sp, #44]	; 0x2c
  4051a6:	4692      	mov	sl, r2
  4051a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4051aa:	900c      	str	r0, [sp, #48]	; 0x30
  4051ac:	f003 fdd6 	bl	408d5c <_localeconv_r>
  4051b0:	6803      	ldr	r3, [r0, #0]
  4051b2:	931a      	str	r3, [sp, #104]	; 0x68
  4051b4:	4618      	mov	r0, r3
  4051b6:	f7ff ff83 	bl	4050c0 <strlen>
  4051ba:	89a3      	ldrh	r3, [r4, #12]
  4051bc:	9019      	str	r0, [sp, #100]	; 0x64
  4051be:	0619      	lsls	r1, r3, #24
  4051c0:	d503      	bpl.n	4051ca <_svfprintf_r+0x2e>
  4051c2:	6923      	ldr	r3, [r4, #16]
  4051c4:	2b00      	cmp	r3, #0
  4051c6:	f001 8003 	beq.w	4061d0 <_svfprintf_r+0x1034>
  4051ca:	2300      	movs	r3, #0
  4051cc:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4051d0:	9313      	str	r3, [sp, #76]	; 0x4c
  4051d2:	9315      	str	r3, [sp, #84]	; 0x54
  4051d4:	9314      	str	r3, [sp, #80]	; 0x50
  4051d6:	9327      	str	r3, [sp, #156]	; 0x9c
  4051d8:	9326      	str	r3, [sp, #152]	; 0x98
  4051da:	9318      	str	r3, [sp, #96]	; 0x60
  4051dc:	931b      	str	r3, [sp, #108]	; 0x6c
  4051de:	9309      	str	r3, [sp, #36]	; 0x24
  4051e0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4051e4:	46c8      	mov	r8, r9
  4051e6:	9316      	str	r3, [sp, #88]	; 0x58
  4051e8:	9317      	str	r3, [sp, #92]	; 0x5c
  4051ea:	f89a 3000 	ldrb.w	r3, [sl]
  4051ee:	4654      	mov	r4, sl
  4051f0:	b1e3      	cbz	r3, 40522c <_svfprintf_r+0x90>
  4051f2:	2b25      	cmp	r3, #37	; 0x25
  4051f4:	d102      	bne.n	4051fc <_svfprintf_r+0x60>
  4051f6:	e019      	b.n	40522c <_svfprintf_r+0x90>
  4051f8:	2b25      	cmp	r3, #37	; 0x25
  4051fa:	d003      	beq.n	405204 <_svfprintf_r+0x68>
  4051fc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  405200:	2b00      	cmp	r3, #0
  405202:	d1f9      	bne.n	4051f8 <_svfprintf_r+0x5c>
  405204:	eba4 050a 	sub.w	r5, r4, sl
  405208:	b185      	cbz	r5, 40522c <_svfprintf_r+0x90>
  40520a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40520c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40520e:	f8c8 a000 	str.w	sl, [r8]
  405212:	3301      	adds	r3, #1
  405214:	442a      	add	r2, r5
  405216:	2b07      	cmp	r3, #7
  405218:	f8c8 5004 	str.w	r5, [r8, #4]
  40521c:	9227      	str	r2, [sp, #156]	; 0x9c
  40521e:	9326      	str	r3, [sp, #152]	; 0x98
  405220:	dc7f      	bgt.n	405322 <_svfprintf_r+0x186>
  405222:	f108 0808 	add.w	r8, r8, #8
  405226:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405228:	442b      	add	r3, r5
  40522a:	9309      	str	r3, [sp, #36]	; 0x24
  40522c:	7823      	ldrb	r3, [r4, #0]
  40522e:	2b00      	cmp	r3, #0
  405230:	d07f      	beq.n	405332 <_svfprintf_r+0x196>
  405232:	2300      	movs	r3, #0
  405234:	461a      	mov	r2, r3
  405236:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40523a:	4619      	mov	r1, r3
  40523c:	930d      	str	r3, [sp, #52]	; 0x34
  40523e:	469b      	mov	fp, r3
  405240:	f04f 30ff 	mov.w	r0, #4294967295
  405244:	7863      	ldrb	r3, [r4, #1]
  405246:	900a      	str	r0, [sp, #40]	; 0x28
  405248:	f104 0a01 	add.w	sl, r4, #1
  40524c:	f10a 0a01 	add.w	sl, sl, #1
  405250:	f1a3 0020 	sub.w	r0, r3, #32
  405254:	2858      	cmp	r0, #88	; 0x58
  405256:	f200 83c1 	bhi.w	4059dc <_svfprintf_r+0x840>
  40525a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40525e:	0238      	.short	0x0238
  405260:	03bf03bf 	.word	0x03bf03bf
  405264:	03bf0240 	.word	0x03bf0240
  405268:	03bf03bf 	.word	0x03bf03bf
  40526c:	03bf03bf 	.word	0x03bf03bf
  405270:	024503bf 	.word	0x024503bf
  405274:	03bf0203 	.word	0x03bf0203
  405278:	026b005d 	.word	0x026b005d
  40527c:	028603bf 	.word	0x028603bf
  405280:	039d039d 	.word	0x039d039d
  405284:	039d039d 	.word	0x039d039d
  405288:	039d039d 	.word	0x039d039d
  40528c:	039d039d 	.word	0x039d039d
  405290:	03bf039d 	.word	0x03bf039d
  405294:	03bf03bf 	.word	0x03bf03bf
  405298:	03bf03bf 	.word	0x03bf03bf
  40529c:	03bf03bf 	.word	0x03bf03bf
  4052a0:	03bf03bf 	.word	0x03bf03bf
  4052a4:	033703bf 	.word	0x033703bf
  4052a8:	03bf0357 	.word	0x03bf0357
  4052ac:	03bf0357 	.word	0x03bf0357
  4052b0:	03bf03bf 	.word	0x03bf03bf
  4052b4:	039803bf 	.word	0x039803bf
  4052b8:	03bf03bf 	.word	0x03bf03bf
  4052bc:	03bf03ad 	.word	0x03bf03ad
  4052c0:	03bf03bf 	.word	0x03bf03bf
  4052c4:	03bf03bf 	.word	0x03bf03bf
  4052c8:	03bf0259 	.word	0x03bf0259
  4052cc:	031e03bf 	.word	0x031e03bf
  4052d0:	03bf03bf 	.word	0x03bf03bf
  4052d4:	03bf03bf 	.word	0x03bf03bf
  4052d8:	03bf03bf 	.word	0x03bf03bf
  4052dc:	03bf03bf 	.word	0x03bf03bf
  4052e0:	03bf03bf 	.word	0x03bf03bf
  4052e4:	02db02c6 	.word	0x02db02c6
  4052e8:	03570357 	.word	0x03570357
  4052ec:	028b0357 	.word	0x028b0357
  4052f0:	03bf02db 	.word	0x03bf02db
  4052f4:	029003bf 	.word	0x029003bf
  4052f8:	029d03bf 	.word	0x029d03bf
  4052fc:	02b401cc 	.word	0x02b401cc
  405300:	03bf0208 	.word	0x03bf0208
  405304:	03bf01e1 	.word	0x03bf01e1
  405308:	03bf007e 	.word	0x03bf007e
  40530c:	020d03bf 	.word	0x020d03bf
  405310:	980d      	ldr	r0, [sp, #52]	; 0x34
  405312:	930f      	str	r3, [sp, #60]	; 0x3c
  405314:	4240      	negs	r0, r0
  405316:	900d      	str	r0, [sp, #52]	; 0x34
  405318:	f04b 0b04 	orr.w	fp, fp, #4
  40531c:	f89a 3000 	ldrb.w	r3, [sl]
  405320:	e794      	b.n	40524c <_svfprintf_r+0xb0>
  405322:	aa25      	add	r2, sp, #148	; 0x94
  405324:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405326:	980c      	ldr	r0, [sp, #48]	; 0x30
  405328:	f004 fb5a 	bl	4099e0 <__ssprint_r>
  40532c:	b940      	cbnz	r0, 405340 <_svfprintf_r+0x1a4>
  40532e:	46c8      	mov	r8, r9
  405330:	e779      	b.n	405226 <_svfprintf_r+0x8a>
  405332:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  405334:	b123      	cbz	r3, 405340 <_svfprintf_r+0x1a4>
  405336:	980c      	ldr	r0, [sp, #48]	; 0x30
  405338:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40533a:	aa25      	add	r2, sp, #148	; 0x94
  40533c:	f004 fb50 	bl	4099e0 <__ssprint_r>
  405340:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405342:	899b      	ldrh	r3, [r3, #12]
  405344:	f013 0f40 	tst.w	r3, #64	; 0x40
  405348:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40534a:	bf18      	it	ne
  40534c:	f04f 33ff 	movne.w	r3, #4294967295
  405350:	9309      	str	r3, [sp, #36]	; 0x24
  405352:	9809      	ldr	r0, [sp, #36]	; 0x24
  405354:	b043      	add	sp, #268	; 0x10c
  405356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40535a:	f01b 0f20 	tst.w	fp, #32
  40535e:	9311      	str	r3, [sp, #68]	; 0x44
  405360:	f040 81dd 	bne.w	40571e <_svfprintf_r+0x582>
  405364:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405366:	f01b 0f10 	tst.w	fp, #16
  40536a:	4613      	mov	r3, r2
  40536c:	f040 856e 	bne.w	405e4c <_svfprintf_r+0xcb0>
  405370:	f01b 0f40 	tst.w	fp, #64	; 0x40
  405374:	f000 856a 	beq.w	405e4c <_svfprintf_r+0xcb0>
  405378:	8814      	ldrh	r4, [r2, #0]
  40537a:	3204      	adds	r2, #4
  40537c:	2500      	movs	r5, #0
  40537e:	2301      	movs	r3, #1
  405380:	920f      	str	r2, [sp, #60]	; 0x3c
  405382:	2700      	movs	r7, #0
  405384:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405388:	990a      	ldr	r1, [sp, #40]	; 0x28
  40538a:	1c4a      	adds	r2, r1, #1
  40538c:	f000 8265 	beq.w	40585a <_svfprintf_r+0x6be>
  405390:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  405394:	9207      	str	r2, [sp, #28]
  405396:	ea54 0205 	orrs.w	r2, r4, r5
  40539a:	f040 8264 	bne.w	405866 <_svfprintf_r+0x6ca>
  40539e:	2900      	cmp	r1, #0
  4053a0:	f040 843c 	bne.w	405c1c <_svfprintf_r+0xa80>
  4053a4:	2b00      	cmp	r3, #0
  4053a6:	f040 84d7 	bne.w	405d58 <_svfprintf_r+0xbbc>
  4053aa:	f01b 0301 	ands.w	r3, fp, #1
  4053ae:	930e      	str	r3, [sp, #56]	; 0x38
  4053b0:	f000 8604 	beq.w	405fbc <_svfprintf_r+0xe20>
  4053b4:	ae42      	add	r6, sp, #264	; 0x108
  4053b6:	2330      	movs	r3, #48	; 0x30
  4053b8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4053bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4053be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4053c0:	4293      	cmp	r3, r2
  4053c2:	bfb8      	it	lt
  4053c4:	4613      	movlt	r3, r2
  4053c6:	9308      	str	r3, [sp, #32]
  4053c8:	2300      	movs	r3, #0
  4053ca:	9312      	str	r3, [sp, #72]	; 0x48
  4053cc:	b117      	cbz	r7, 4053d4 <_svfprintf_r+0x238>
  4053ce:	9b08      	ldr	r3, [sp, #32]
  4053d0:	3301      	adds	r3, #1
  4053d2:	9308      	str	r3, [sp, #32]
  4053d4:	9b07      	ldr	r3, [sp, #28]
  4053d6:	f013 0302 	ands.w	r3, r3, #2
  4053da:	9310      	str	r3, [sp, #64]	; 0x40
  4053dc:	d002      	beq.n	4053e4 <_svfprintf_r+0x248>
  4053de:	9b08      	ldr	r3, [sp, #32]
  4053e0:	3302      	adds	r3, #2
  4053e2:	9308      	str	r3, [sp, #32]
  4053e4:	9b07      	ldr	r3, [sp, #28]
  4053e6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4053ea:	f040 830e 	bne.w	405a0a <_svfprintf_r+0x86e>
  4053ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4053f0:	9a08      	ldr	r2, [sp, #32]
  4053f2:	eba3 0b02 	sub.w	fp, r3, r2
  4053f6:	f1bb 0f00 	cmp.w	fp, #0
  4053fa:	f340 8306 	ble.w	405a0a <_svfprintf_r+0x86e>
  4053fe:	f1bb 0f10 	cmp.w	fp, #16
  405402:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405404:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405406:	dd29      	ble.n	40545c <_svfprintf_r+0x2c0>
  405408:	4643      	mov	r3, r8
  40540a:	4621      	mov	r1, r4
  40540c:	46a8      	mov	r8, r5
  40540e:	2710      	movs	r7, #16
  405410:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405412:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405414:	e006      	b.n	405424 <_svfprintf_r+0x288>
  405416:	f1ab 0b10 	sub.w	fp, fp, #16
  40541a:	f1bb 0f10 	cmp.w	fp, #16
  40541e:	f103 0308 	add.w	r3, r3, #8
  405422:	dd18      	ble.n	405456 <_svfprintf_r+0x2ba>
  405424:	3201      	adds	r2, #1
  405426:	48b7      	ldr	r0, [pc, #732]	; (405704 <_svfprintf_r+0x568>)
  405428:	9226      	str	r2, [sp, #152]	; 0x98
  40542a:	3110      	adds	r1, #16
  40542c:	2a07      	cmp	r2, #7
  40542e:	9127      	str	r1, [sp, #156]	; 0x9c
  405430:	e883 0081 	stmia.w	r3, {r0, r7}
  405434:	ddef      	ble.n	405416 <_svfprintf_r+0x27a>
  405436:	aa25      	add	r2, sp, #148	; 0x94
  405438:	4629      	mov	r1, r5
  40543a:	4620      	mov	r0, r4
  40543c:	f004 fad0 	bl	4099e0 <__ssprint_r>
  405440:	2800      	cmp	r0, #0
  405442:	f47f af7d 	bne.w	405340 <_svfprintf_r+0x1a4>
  405446:	f1ab 0b10 	sub.w	fp, fp, #16
  40544a:	f1bb 0f10 	cmp.w	fp, #16
  40544e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405450:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405452:	464b      	mov	r3, r9
  405454:	dce6      	bgt.n	405424 <_svfprintf_r+0x288>
  405456:	4645      	mov	r5, r8
  405458:	460c      	mov	r4, r1
  40545a:	4698      	mov	r8, r3
  40545c:	3201      	adds	r2, #1
  40545e:	4ba9      	ldr	r3, [pc, #676]	; (405704 <_svfprintf_r+0x568>)
  405460:	9226      	str	r2, [sp, #152]	; 0x98
  405462:	445c      	add	r4, fp
  405464:	2a07      	cmp	r2, #7
  405466:	9427      	str	r4, [sp, #156]	; 0x9c
  405468:	e888 0808 	stmia.w	r8, {r3, fp}
  40546c:	f300 8498 	bgt.w	405da0 <_svfprintf_r+0xc04>
  405470:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405474:	f108 0808 	add.w	r8, r8, #8
  405478:	b177      	cbz	r7, 405498 <_svfprintf_r+0x2fc>
  40547a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40547c:	3301      	adds	r3, #1
  40547e:	3401      	adds	r4, #1
  405480:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  405484:	2201      	movs	r2, #1
  405486:	2b07      	cmp	r3, #7
  405488:	9427      	str	r4, [sp, #156]	; 0x9c
  40548a:	9326      	str	r3, [sp, #152]	; 0x98
  40548c:	e888 0006 	stmia.w	r8, {r1, r2}
  405490:	f300 83db 	bgt.w	405c4a <_svfprintf_r+0xaae>
  405494:	f108 0808 	add.w	r8, r8, #8
  405498:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40549a:	b16b      	cbz	r3, 4054b8 <_svfprintf_r+0x31c>
  40549c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40549e:	3301      	adds	r3, #1
  4054a0:	3402      	adds	r4, #2
  4054a2:	a91e      	add	r1, sp, #120	; 0x78
  4054a4:	2202      	movs	r2, #2
  4054a6:	2b07      	cmp	r3, #7
  4054a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4054aa:	9326      	str	r3, [sp, #152]	; 0x98
  4054ac:	e888 0006 	stmia.w	r8, {r1, r2}
  4054b0:	f300 83d6 	bgt.w	405c60 <_svfprintf_r+0xac4>
  4054b4:	f108 0808 	add.w	r8, r8, #8
  4054b8:	2d80      	cmp	r5, #128	; 0x80
  4054ba:	f000 8315 	beq.w	405ae8 <_svfprintf_r+0x94c>
  4054be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4054c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4054c2:	1a9f      	subs	r7, r3, r2
  4054c4:	2f00      	cmp	r7, #0
  4054c6:	dd36      	ble.n	405536 <_svfprintf_r+0x39a>
  4054c8:	2f10      	cmp	r7, #16
  4054ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4054cc:	4d8e      	ldr	r5, [pc, #568]	; (405708 <_svfprintf_r+0x56c>)
  4054ce:	dd27      	ble.n	405520 <_svfprintf_r+0x384>
  4054d0:	4642      	mov	r2, r8
  4054d2:	4621      	mov	r1, r4
  4054d4:	46b0      	mov	r8, r6
  4054d6:	f04f 0b10 	mov.w	fp, #16
  4054da:	462e      	mov	r6, r5
  4054dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4054de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4054e0:	e004      	b.n	4054ec <_svfprintf_r+0x350>
  4054e2:	3f10      	subs	r7, #16
  4054e4:	2f10      	cmp	r7, #16
  4054e6:	f102 0208 	add.w	r2, r2, #8
  4054ea:	dd15      	ble.n	405518 <_svfprintf_r+0x37c>
  4054ec:	3301      	adds	r3, #1
  4054ee:	3110      	adds	r1, #16
  4054f0:	2b07      	cmp	r3, #7
  4054f2:	9127      	str	r1, [sp, #156]	; 0x9c
  4054f4:	9326      	str	r3, [sp, #152]	; 0x98
  4054f6:	e882 0840 	stmia.w	r2, {r6, fp}
  4054fa:	ddf2      	ble.n	4054e2 <_svfprintf_r+0x346>
  4054fc:	aa25      	add	r2, sp, #148	; 0x94
  4054fe:	4629      	mov	r1, r5
  405500:	4620      	mov	r0, r4
  405502:	f004 fa6d 	bl	4099e0 <__ssprint_r>
  405506:	2800      	cmp	r0, #0
  405508:	f47f af1a 	bne.w	405340 <_svfprintf_r+0x1a4>
  40550c:	3f10      	subs	r7, #16
  40550e:	2f10      	cmp	r7, #16
  405510:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405512:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405514:	464a      	mov	r2, r9
  405516:	dce9      	bgt.n	4054ec <_svfprintf_r+0x350>
  405518:	4635      	mov	r5, r6
  40551a:	460c      	mov	r4, r1
  40551c:	4646      	mov	r6, r8
  40551e:	4690      	mov	r8, r2
  405520:	3301      	adds	r3, #1
  405522:	443c      	add	r4, r7
  405524:	2b07      	cmp	r3, #7
  405526:	9427      	str	r4, [sp, #156]	; 0x9c
  405528:	9326      	str	r3, [sp, #152]	; 0x98
  40552a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40552e:	f300 8381 	bgt.w	405c34 <_svfprintf_r+0xa98>
  405532:	f108 0808 	add.w	r8, r8, #8
  405536:	9b07      	ldr	r3, [sp, #28]
  405538:	05df      	lsls	r7, r3, #23
  40553a:	f100 8268 	bmi.w	405a0e <_svfprintf_r+0x872>
  40553e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405540:	990e      	ldr	r1, [sp, #56]	; 0x38
  405542:	f8c8 6000 	str.w	r6, [r8]
  405546:	3301      	adds	r3, #1
  405548:	440c      	add	r4, r1
  40554a:	2b07      	cmp	r3, #7
  40554c:	9427      	str	r4, [sp, #156]	; 0x9c
  40554e:	f8c8 1004 	str.w	r1, [r8, #4]
  405552:	9326      	str	r3, [sp, #152]	; 0x98
  405554:	f300 834d 	bgt.w	405bf2 <_svfprintf_r+0xa56>
  405558:	f108 0808 	add.w	r8, r8, #8
  40555c:	9b07      	ldr	r3, [sp, #28]
  40555e:	075b      	lsls	r3, r3, #29
  405560:	d53a      	bpl.n	4055d8 <_svfprintf_r+0x43c>
  405562:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405564:	9a08      	ldr	r2, [sp, #32]
  405566:	1a9d      	subs	r5, r3, r2
  405568:	2d00      	cmp	r5, #0
  40556a:	dd35      	ble.n	4055d8 <_svfprintf_r+0x43c>
  40556c:	2d10      	cmp	r5, #16
  40556e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405570:	dd20      	ble.n	4055b4 <_svfprintf_r+0x418>
  405572:	2610      	movs	r6, #16
  405574:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405576:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40557a:	e004      	b.n	405586 <_svfprintf_r+0x3ea>
  40557c:	3d10      	subs	r5, #16
  40557e:	2d10      	cmp	r5, #16
  405580:	f108 0808 	add.w	r8, r8, #8
  405584:	dd16      	ble.n	4055b4 <_svfprintf_r+0x418>
  405586:	3301      	adds	r3, #1
  405588:	4a5e      	ldr	r2, [pc, #376]	; (405704 <_svfprintf_r+0x568>)
  40558a:	9326      	str	r3, [sp, #152]	; 0x98
  40558c:	3410      	adds	r4, #16
  40558e:	2b07      	cmp	r3, #7
  405590:	9427      	str	r4, [sp, #156]	; 0x9c
  405592:	e888 0044 	stmia.w	r8, {r2, r6}
  405596:	ddf1      	ble.n	40557c <_svfprintf_r+0x3e0>
  405598:	aa25      	add	r2, sp, #148	; 0x94
  40559a:	4659      	mov	r1, fp
  40559c:	4638      	mov	r0, r7
  40559e:	f004 fa1f 	bl	4099e0 <__ssprint_r>
  4055a2:	2800      	cmp	r0, #0
  4055a4:	f47f aecc 	bne.w	405340 <_svfprintf_r+0x1a4>
  4055a8:	3d10      	subs	r5, #16
  4055aa:	2d10      	cmp	r5, #16
  4055ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4055ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4055b0:	46c8      	mov	r8, r9
  4055b2:	dce8      	bgt.n	405586 <_svfprintf_r+0x3ea>
  4055b4:	3301      	adds	r3, #1
  4055b6:	4a53      	ldr	r2, [pc, #332]	; (405704 <_svfprintf_r+0x568>)
  4055b8:	9326      	str	r3, [sp, #152]	; 0x98
  4055ba:	442c      	add	r4, r5
  4055bc:	2b07      	cmp	r3, #7
  4055be:	9427      	str	r4, [sp, #156]	; 0x9c
  4055c0:	e888 0024 	stmia.w	r8, {r2, r5}
  4055c4:	dd08      	ble.n	4055d8 <_svfprintf_r+0x43c>
  4055c6:	aa25      	add	r2, sp, #148	; 0x94
  4055c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4055ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4055cc:	f004 fa08 	bl	4099e0 <__ssprint_r>
  4055d0:	2800      	cmp	r0, #0
  4055d2:	f47f aeb5 	bne.w	405340 <_svfprintf_r+0x1a4>
  4055d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4055d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4055da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4055dc:	9908      	ldr	r1, [sp, #32]
  4055de:	428a      	cmp	r2, r1
  4055e0:	bfac      	ite	ge
  4055e2:	189b      	addge	r3, r3, r2
  4055e4:	185b      	addlt	r3, r3, r1
  4055e6:	9309      	str	r3, [sp, #36]	; 0x24
  4055e8:	2c00      	cmp	r4, #0
  4055ea:	f040 830d 	bne.w	405c08 <_svfprintf_r+0xa6c>
  4055ee:	2300      	movs	r3, #0
  4055f0:	9326      	str	r3, [sp, #152]	; 0x98
  4055f2:	46c8      	mov	r8, r9
  4055f4:	e5f9      	b.n	4051ea <_svfprintf_r+0x4e>
  4055f6:	9311      	str	r3, [sp, #68]	; 0x44
  4055f8:	f01b 0320 	ands.w	r3, fp, #32
  4055fc:	f040 81e3 	bne.w	4059c6 <_svfprintf_r+0x82a>
  405600:	f01b 0210 	ands.w	r2, fp, #16
  405604:	f040 842e 	bne.w	405e64 <_svfprintf_r+0xcc8>
  405608:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40560c:	f000 842a 	beq.w	405e64 <_svfprintf_r+0xcc8>
  405610:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405612:	4613      	mov	r3, r2
  405614:	460a      	mov	r2, r1
  405616:	3204      	adds	r2, #4
  405618:	880c      	ldrh	r4, [r1, #0]
  40561a:	920f      	str	r2, [sp, #60]	; 0x3c
  40561c:	2500      	movs	r5, #0
  40561e:	e6b0      	b.n	405382 <_svfprintf_r+0x1e6>
  405620:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405622:	9311      	str	r3, [sp, #68]	; 0x44
  405624:	6816      	ldr	r6, [r2, #0]
  405626:	2400      	movs	r4, #0
  405628:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40562c:	1d15      	adds	r5, r2, #4
  40562e:	2e00      	cmp	r6, #0
  405630:	f000 86a7 	beq.w	406382 <_svfprintf_r+0x11e6>
  405634:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405636:	1c53      	adds	r3, r2, #1
  405638:	f000 8609 	beq.w	40624e <_svfprintf_r+0x10b2>
  40563c:	4621      	mov	r1, r4
  40563e:	4630      	mov	r0, r6
  405640:	f003 fc36 	bl	408eb0 <memchr>
  405644:	2800      	cmp	r0, #0
  405646:	f000 86e1 	beq.w	40640c <_svfprintf_r+0x1270>
  40564a:	1b83      	subs	r3, r0, r6
  40564c:	930e      	str	r3, [sp, #56]	; 0x38
  40564e:	940a      	str	r4, [sp, #40]	; 0x28
  405650:	950f      	str	r5, [sp, #60]	; 0x3c
  405652:	f8cd b01c 	str.w	fp, [sp, #28]
  405656:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40565a:	9308      	str	r3, [sp, #32]
  40565c:	9412      	str	r4, [sp, #72]	; 0x48
  40565e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405662:	e6b3      	b.n	4053cc <_svfprintf_r+0x230>
  405664:	f89a 3000 	ldrb.w	r3, [sl]
  405668:	2201      	movs	r2, #1
  40566a:	212b      	movs	r1, #43	; 0x2b
  40566c:	e5ee      	b.n	40524c <_svfprintf_r+0xb0>
  40566e:	f04b 0b20 	orr.w	fp, fp, #32
  405672:	f89a 3000 	ldrb.w	r3, [sl]
  405676:	e5e9      	b.n	40524c <_svfprintf_r+0xb0>
  405678:	9311      	str	r3, [sp, #68]	; 0x44
  40567a:	2a00      	cmp	r2, #0
  40567c:	f040 8795 	bne.w	4065aa <_svfprintf_r+0x140e>
  405680:	4b22      	ldr	r3, [pc, #136]	; (40570c <_svfprintf_r+0x570>)
  405682:	9318      	str	r3, [sp, #96]	; 0x60
  405684:	f01b 0f20 	tst.w	fp, #32
  405688:	f040 8111 	bne.w	4058ae <_svfprintf_r+0x712>
  40568c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40568e:	f01b 0f10 	tst.w	fp, #16
  405692:	4613      	mov	r3, r2
  405694:	f040 83e1 	bne.w	405e5a <_svfprintf_r+0xcbe>
  405698:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40569c:	f000 83dd 	beq.w	405e5a <_svfprintf_r+0xcbe>
  4056a0:	3304      	adds	r3, #4
  4056a2:	8814      	ldrh	r4, [r2, #0]
  4056a4:	930f      	str	r3, [sp, #60]	; 0x3c
  4056a6:	2500      	movs	r5, #0
  4056a8:	f01b 0f01 	tst.w	fp, #1
  4056ac:	f000 810c 	beq.w	4058c8 <_svfprintf_r+0x72c>
  4056b0:	ea54 0305 	orrs.w	r3, r4, r5
  4056b4:	f000 8108 	beq.w	4058c8 <_svfprintf_r+0x72c>
  4056b8:	2330      	movs	r3, #48	; 0x30
  4056ba:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4056be:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4056c2:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4056c6:	f04b 0b02 	orr.w	fp, fp, #2
  4056ca:	2302      	movs	r3, #2
  4056cc:	e659      	b.n	405382 <_svfprintf_r+0x1e6>
  4056ce:	f89a 3000 	ldrb.w	r3, [sl]
  4056d2:	2900      	cmp	r1, #0
  4056d4:	f47f adba 	bne.w	40524c <_svfprintf_r+0xb0>
  4056d8:	2201      	movs	r2, #1
  4056da:	2120      	movs	r1, #32
  4056dc:	e5b6      	b.n	40524c <_svfprintf_r+0xb0>
  4056de:	f04b 0b01 	orr.w	fp, fp, #1
  4056e2:	f89a 3000 	ldrb.w	r3, [sl]
  4056e6:	e5b1      	b.n	40524c <_svfprintf_r+0xb0>
  4056e8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4056ea:	6823      	ldr	r3, [r4, #0]
  4056ec:	930d      	str	r3, [sp, #52]	; 0x34
  4056ee:	4618      	mov	r0, r3
  4056f0:	2800      	cmp	r0, #0
  4056f2:	4623      	mov	r3, r4
  4056f4:	f103 0304 	add.w	r3, r3, #4
  4056f8:	f6ff ae0a 	blt.w	405310 <_svfprintf_r+0x174>
  4056fc:	930f      	str	r3, [sp, #60]	; 0x3c
  4056fe:	f89a 3000 	ldrb.w	r3, [sl]
  405702:	e5a3      	b.n	40524c <_svfprintf_r+0xb0>
  405704:	00423714 	.word	0x00423714
  405708:	00423724 	.word	0x00423724
  40570c:	004236f4 	.word	0x004236f4
  405710:	f04b 0b10 	orr.w	fp, fp, #16
  405714:	f01b 0f20 	tst.w	fp, #32
  405718:	9311      	str	r3, [sp, #68]	; 0x44
  40571a:	f43f ae23 	beq.w	405364 <_svfprintf_r+0x1c8>
  40571e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405720:	3507      	adds	r5, #7
  405722:	f025 0307 	bic.w	r3, r5, #7
  405726:	f103 0208 	add.w	r2, r3, #8
  40572a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40572e:	920f      	str	r2, [sp, #60]	; 0x3c
  405730:	2301      	movs	r3, #1
  405732:	e626      	b.n	405382 <_svfprintf_r+0x1e6>
  405734:	f89a 3000 	ldrb.w	r3, [sl]
  405738:	2b2a      	cmp	r3, #42	; 0x2a
  40573a:	f10a 0401 	add.w	r4, sl, #1
  40573e:	f000 8727 	beq.w	406590 <_svfprintf_r+0x13f4>
  405742:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405746:	2809      	cmp	r0, #9
  405748:	46a2      	mov	sl, r4
  40574a:	f200 86ad 	bhi.w	4064a8 <_svfprintf_r+0x130c>
  40574e:	2300      	movs	r3, #0
  405750:	461c      	mov	r4, r3
  405752:	f81a 3b01 	ldrb.w	r3, [sl], #1
  405756:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40575a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40575e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405762:	2809      	cmp	r0, #9
  405764:	d9f5      	bls.n	405752 <_svfprintf_r+0x5b6>
  405766:	940a      	str	r4, [sp, #40]	; 0x28
  405768:	e572      	b.n	405250 <_svfprintf_r+0xb4>
  40576a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40576e:	f89a 3000 	ldrb.w	r3, [sl]
  405772:	e56b      	b.n	40524c <_svfprintf_r+0xb0>
  405774:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  405778:	f89a 3000 	ldrb.w	r3, [sl]
  40577c:	e566      	b.n	40524c <_svfprintf_r+0xb0>
  40577e:	f89a 3000 	ldrb.w	r3, [sl]
  405782:	2b6c      	cmp	r3, #108	; 0x6c
  405784:	bf03      	ittte	eq
  405786:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40578a:	f04b 0b20 	orreq.w	fp, fp, #32
  40578e:	f10a 0a01 	addeq.w	sl, sl, #1
  405792:	f04b 0b10 	orrne.w	fp, fp, #16
  405796:	e559      	b.n	40524c <_svfprintf_r+0xb0>
  405798:	2a00      	cmp	r2, #0
  40579a:	f040 8711 	bne.w	4065c0 <_svfprintf_r+0x1424>
  40579e:	f01b 0f20 	tst.w	fp, #32
  4057a2:	f040 84f9 	bne.w	406198 <_svfprintf_r+0xffc>
  4057a6:	f01b 0f10 	tst.w	fp, #16
  4057aa:	f040 84ac 	bne.w	406106 <_svfprintf_r+0xf6a>
  4057ae:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4057b2:	f000 84a8 	beq.w	406106 <_svfprintf_r+0xf6a>
  4057b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4057b8:	6813      	ldr	r3, [r2, #0]
  4057ba:	3204      	adds	r2, #4
  4057bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4057be:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4057c2:	801a      	strh	r2, [r3, #0]
  4057c4:	e511      	b.n	4051ea <_svfprintf_r+0x4e>
  4057c6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4057c8:	4bb3      	ldr	r3, [pc, #716]	; (405a98 <_svfprintf_r+0x8fc>)
  4057ca:	680c      	ldr	r4, [r1, #0]
  4057cc:	9318      	str	r3, [sp, #96]	; 0x60
  4057ce:	2230      	movs	r2, #48	; 0x30
  4057d0:	2378      	movs	r3, #120	; 0x78
  4057d2:	3104      	adds	r1, #4
  4057d4:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4057d8:	9311      	str	r3, [sp, #68]	; 0x44
  4057da:	f04b 0b02 	orr.w	fp, fp, #2
  4057de:	910f      	str	r1, [sp, #60]	; 0x3c
  4057e0:	2500      	movs	r5, #0
  4057e2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4057e6:	2302      	movs	r3, #2
  4057e8:	e5cb      	b.n	405382 <_svfprintf_r+0x1e6>
  4057ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4057ec:	9311      	str	r3, [sp, #68]	; 0x44
  4057ee:	680a      	ldr	r2, [r1, #0]
  4057f0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4057f4:	2300      	movs	r3, #0
  4057f6:	460a      	mov	r2, r1
  4057f8:	461f      	mov	r7, r3
  4057fa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4057fe:	3204      	adds	r2, #4
  405800:	2301      	movs	r3, #1
  405802:	9308      	str	r3, [sp, #32]
  405804:	f8cd b01c 	str.w	fp, [sp, #28]
  405808:	970a      	str	r7, [sp, #40]	; 0x28
  40580a:	9712      	str	r7, [sp, #72]	; 0x48
  40580c:	920f      	str	r2, [sp, #60]	; 0x3c
  40580e:	930e      	str	r3, [sp, #56]	; 0x38
  405810:	ae28      	add	r6, sp, #160	; 0xa0
  405812:	e5df      	b.n	4053d4 <_svfprintf_r+0x238>
  405814:	9311      	str	r3, [sp, #68]	; 0x44
  405816:	2a00      	cmp	r2, #0
  405818:	f040 86ea 	bne.w	4065f0 <_svfprintf_r+0x1454>
  40581c:	f01b 0f20 	tst.w	fp, #32
  405820:	d15d      	bne.n	4058de <_svfprintf_r+0x742>
  405822:	f01b 0f10 	tst.w	fp, #16
  405826:	f040 8308 	bne.w	405e3a <_svfprintf_r+0xc9e>
  40582a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40582e:	f000 8304 	beq.w	405e3a <_svfprintf_r+0xc9e>
  405832:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405834:	f9b1 4000 	ldrsh.w	r4, [r1]
  405838:	3104      	adds	r1, #4
  40583a:	17e5      	asrs	r5, r4, #31
  40583c:	4622      	mov	r2, r4
  40583e:	462b      	mov	r3, r5
  405840:	910f      	str	r1, [sp, #60]	; 0x3c
  405842:	2a00      	cmp	r2, #0
  405844:	f173 0300 	sbcs.w	r3, r3, #0
  405848:	db58      	blt.n	4058fc <_svfprintf_r+0x760>
  40584a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40584c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405850:	1c4a      	adds	r2, r1, #1
  405852:	f04f 0301 	mov.w	r3, #1
  405856:	f47f ad9b 	bne.w	405390 <_svfprintf_r+0x1f4>
  40585a:	ea54 0205 	orrs.w	r2, r4, r5
  40585e:	f000 81df 	beq.w	405c20 <_svfprintf_r+0xa84>
  405862:	f8cd b01c 	str.w	fp, [sp, #28]
  405866:	2b01      	cmp	r3, #1
  405868:	f000 827b 	beq.w	405d62 <_svfprintf_r+0xbc6>
  40586c:	2b02      	cmp	r3, #2
  40586e:	f040 8206 	bne.w	405c7e <_svfprintf_r+0xae2>
  405872:	9818      	ldr	r0, [sp, #96]	; 0x60
  405874:	464e      	mov	r6, r9
  405876:	0923      	lsrs	r3, r4, #4
  405878:	f004 010f 	and.w	r1, r4, #15
  40587c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  405880:	092a      	lsrs	r2, r5, #4
  405882:	461c      	mov	r4, r3
  405884:	4615      	mov	r5, r2
  405886:	5c43      	ldrb	r3, [r0, r1]
  405888:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40588c:	ea54 0305 	orrs.w	r3, r4, r5
  405890:	d1f1      	bne.n	405876 <_svfprintf_r+0x6da>
  405892:	eba9 0306 	sub.w	r3, r9, r6
  405896:	930e      	str	r3, [sp, #56]	; 0x38
  405898:	e590      	b.n	4053bc <_svfprintf_r+0x220>
  40589a:	9311      	str	r3, [sp, #68]	; 0x44
  40589c:	2a00      	cmp	r2, #0
  40589e:	f040 86a3 	bne.w	4065e8 <_svfprintf_r+0x144c>
  4058a2:	4b7e      	ldr	r3, [pc, #504]	; (405a9c <_svfprintf_r+0x900>)
  4058a4:	9318      	str	r3, [sp, #96]	; 0x60
  4058a6:	f01b 0f20 	tst.w	fp, #32
  4058aa:	f43f aeef 	beq.w	40568c <_svfprintf_r+0x4f0>
  4058ae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4058b0:	3507      	adds	r5, #7
  4058b2:	f025 0307 	bic.w	r3, r5, #7
  4058b6:	f103 0208 	add.w	r2, r3, #8
  4058ba:	f01b 0f01 	tst.w	fp, #1
  4058be:	920f      	str	r2, [sp, #60]	; 0x3c
  4058c0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4058c4:	f47f aef4 	bne.w	4056b0 <_svfprintf_r+0x514>
  4058c8:	2302      	movs	r3, #2
  4058ca:	e55a      	b.n	405382 <_svfprintf_r+0x1e6>
  4058cc:	9311      	str	r3, [sp, #68]	; 0x44
  4058ce:	2a00      	cmp	r2, #0
  4058d0:	f040 8686 	bne.w	4065e0 <_svfprintf_r+0x1444>
  4058d4:	f04b 0b10 	orr.w	fp, fp, #16
  4058d8:	f01b 0f20 	tst.w	fp, #32
  4058dc:	d0a1      	beq.n	405822 <_svfprintf_r+0x686>
  4058de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4058e0:	3507      	adds	r5, #7
  4058e2:	f025 0507 	bic.w	r5, r5, #7
  4058e6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4058ea:	2a00      	cmp	r2, #0
  4058ec:	f105 0108 	add.w	r1, r5, #8
  4058f0:	461d      	mov	r5, r3
  4058f2:	f173 0300 	sbcs.w	r3, r3, #0
  4058f6:	910f      	str	r1, [sp, #60]	; 0x3c
  4058f8:	4614      	mov	r4, r2
  4058fa:	daa6      	bge.n	40584a <_svfprintf_r+0x6ae>
  4058fc:	272d      	movs	r7, #45	; 0x2d
  4058fe:	4264      	negs	r4, r4
  405900:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405904:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405908:	2301      	movs	r3, #1
  40590a:	e53d      	b.n	405388 <_svfprintf_r+0x1ec>
  40590c:	9311      	str	r3, [sp, #68]	; 0x44
  40590e:	2a00      	cmp	r2, #0
  405910:	f040 8662 	bne.w	4065d8 <_svfprintf_r+0x143c>
  405914:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405916:	3507      	adds	r5, #7
  405918:	f025 0307 	bic.w	r3, r5, #7
  40591c:	f103 0208 	add.w	r2, r3, #8
  405920:	920f      	str	r2, [sp, #60]	; 0x3c
  405922:	681a      	ldr	r2, [r3, #0]
  405924:	9215      	str	r2, [sp, #84]	; 0x54
  405926:	685b      	ldr	r3, [r3, #4]
  405928:	9314      	str	r3, [sp, #80]	; 0x50
  40592a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40592c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40592e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  405932:	4628      	mov	r0, r5
  405934:	4621      	mov	r1, r4
  405936:	f04f 32ff 	mov.w	r2, #4294967295
  40593a:	4b59      	ldr	r3, [pc, #356]	; (405aa0 <_svfprintf_r+0x904>)
  40593c:	f004 ff1e 	bl	40a77c <__aeabi_dcmpun>
  405940:	2800      	cmp	r0, #0
  405942:	f040 834a 	bne.w	405fda <_svfprintf_r+0xe3e>
  405946:	4628      	mov	r0, r5
  405948:	4621      	mov	r1, r4
  40594a:	f04f 32ff 	mov.w	r2, #4294967295
  40594e:	4b54      	ldr	r3, [pc, #336]	; (405aa0 <_svfprintf_r+0x904>)
  405950:	f004 fef6 	bl	40a740 <__aeabi_dcmple>
  405954:	2800      	cmp	r0, #0
  405956:	f040 8340 	bne.w	405fda <_svfprintf_r+0xe3e>
  40595a:	a815      	add	r0, sp, #84	; 0x54
  40595c:	c80d      	ldmia	r0, {r0, r2, r3}
  40595e:	9914      	ldr	r1, [sp, #80]	; 0x50
  405960:	f004 fee4 	bl	40a72c <__aeabi_dcmplt>
  405964:	2800      	cmp	r0, #0
  405966:	f040 8530 	bne.w	4063ca <_svfprintf_r+0x122e>
  40596a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40596e:	4e4d      	ldr	r6, [pc, #308]	; (405aa4 <_svfprintf_r+0x908>)
  405970:	4b4d      	ldr	r3, [pc, #308]	; (405aa8 <_svfprintf_r+0x90c>)
  405972:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  405976:	9007      	str	r0, [sp, #28]
  405978:	9811      	ldr	r0, [sp, #68]	; 0x44
  40597a:	2203      	movs	r2, #3
  40597c:	2100      	movs	r1, #0
  40597e:	9208      	str	r2, [sp, #32]
  405980:	910a      	str	r1, [sp, #40]	; 0x28
  405982:	2847      	cmp	r0, #71	; 0x47
  405984:	bfd8      	it	le
  405986:	461e      	movle	r6, r3
  405988:	920e      	str	r2, [sp, #56]	; 0x38
  40598a:	9112      	str	r1, [sp, #72]	; 0x48
  40598c:	e51e      	b.n	4053cc <_svfprintf_r+0x230>
  40598e:	f04b 0b08 	orr.w	fp, fp, #8
  405992:	f89a 3000 	ldrb.w	r3, [sl]
  405996:	e459      	b.n	40524c <_svfprintf_r+0xb0>
  405998:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40599c:	2300      	movs	r3, #0
  40599e:	461c      	mov	r4, r3
  4059a0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4059a4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4059a8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4059ac:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4059b0:	2809      	cmp	r0, #9
  4059b2:	d9f5      	bls.n	4059a0 <_svfprintf_r+0x804>
  4059b4:	940d      	str	r4, [sp, #52]	; 0x34
  4059b6:	e44b      	b.n	405250 <_svfprintf_r+0xb4>
  4059b8:	f04b 0b10 	orr.w	fp, fp, #16
  4059bc:	9311      	str	r3, [sp, #68]	; 0x44
  4059be:	f01b 0320 	ands.w	r3, fp, #32
  4059c2:	f43f ae1d 	beq.w	405600 <_svfprintf_r+0x464>
  4059c6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4059c8:	3507      	adds	r5, #7
  4059ca:	f025 0307 	bic.w	r3, r5, #7
  4059ce:	f103 0208 	add.w	r2, r3, #8
  4059d2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4059d6:	920f      	str	r2, [sp, #60]	; 0x3c
  4059d8:	2300      	movs	r3, #0
  4059da:	e4d2      	b.n	405382 <_svfprintf_r+0x1e6>
  4059dc:	9311      	str	r3, [sp, #68]	; 0x44
  4059de:	2a00      	cmp	r2, #0
  4059e0:	f040 85e7 	bne.w	4065b2 <_svfprintf_r+0x1416>
  4059e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4059e6:	2a00      	cmp	r2, #0
  4059e8:	f43f aca3 	beq.w	405332 <_svfprintf_r+0x196>
  4059ec:	2300      	movs	r3, #0
  4059ee:	2101      	movs	r1, #1
  4059f0:	461f      	mov	r7, r3
  4059f2:	9108      	str	r1, [sp, #32]
  4059f4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4059f8:	f8cd b01c 	str.w	fp, [sp, #28]
  4059fc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  405a00:	930a      	str	r3, [sp, #40]	; 0x28
  405a02:	9312      	str	r3, [sp, #72]	; 0x48
  405a04:	910e      	str	r1, [sp, #56]	; 0x38
  405a06:	ae28      	add	r6, sp, #160	; 0xa0
  405a08:	e4e4      	b.n	4053d4 <_svfprintf_r+0x238>
  405a0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405a0c:	e534      	b.n	405478 <_svfprintf_r+0x2dc>
  405a0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405a10:	2b65      	cmp	r3, #101	; 0x65
  405a12:	f340 80a7 	ble.w	405b64 <_svfprintf_r+0x9c8>
  405a16:	a815      	add	r0, sp, #84	; 0x54
  405a18:	c80d      	ldmia	r0, {r0, r2, r3}
  405a1a:	9914      	ldr	r1, [sp, #80]	; 0x50
  405a1c:	f004 fe7c 	bl	40a718 <__aeabi_dcmpeq>
  405a20:	2800      	cmp	r0, #0
  405a22:	f000 8150 	beq.w	405cc6 <_svfprintf_r+0xb2a>
  405a26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405a28:	4a20      	ldr	r2, [pc, #128]	; (405aac <_svfprintf_r+0x910>)
  405a2a:	f8c8 2000 	str.w	r2, [r8]
  405a2e:	3301      	adds	r3, #1
  405a30:	3401      	adds	r4, #1
  405a32:	2201      	movs	r2, #1
  405a34:	2b07      	cmp	r3, #7
  405a36:	9427      	str	r4, [sp, #156]	; 0x9c
  405a38:	9326      	str	r3, [sp, #152]	; 0x98
  405a3a:	f8c8 2004 	str.w	r2, [r8, #4]
  405a3e:	f300 836a 	bgt.w	406116 <_svfprintf_r+0xf7a>
  405a42:	f108 0808 	add.w	r8, r8, #8
  405a46:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405a48:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405a4a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405a4c:	4293      	cmp	r3, r2
  405a4e:	db03      	blt.n	405a58 <_svfprintf_r+0x8bc>
  405a50:	9b07      	ldr	r3, [sp, #28]
  405a52:	07dd      	lsls	r5, r3, #31
  405a54:	f57f ad82 	bpl.w	40555c <_svfprintf_r+0x3c0>
  405a58:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405a5a:	9919      	ldr	r1, [sp, #100]	; 0x64
  405a5c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  405a5e:	f8c8 2000 	str.w	r2, [r8]
  405a62:	3301      	adds	r3, #1
  405a64:	440c      	add	r4, r1
  405a66:	2b07      	cmp	r3, #7
  405a68:	f8c8 1004 	str.w	r1, [r8, #4]
  405a6c:	9427      	str	r4, [sp, #156]	; 0x9c
  405a6e:	9326      	str	r3, [sp, #152]	; 0x98
  405a70:	f300 839e 	bgt.w	4061b0 <_svfprintf_r+0x1014>
  405a74:	f108 0808 	add.w	r8, r8, #8
  405a78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405a7a:	1e5e      	subs	r6, r3, #1
  405a7c:	2e00      	cmp	r6, #0
  405a7e:	f77f ad6d 	ble.w	40555c <_svfprintf_r+0x3c0>
  405a82:	2e10      	cmp	r6, #16
  405a84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405a86:	4d0a      	ldr	r5, [pc, #40]	; (405ab0 <_svfprintf_r+0x914>)
  405a88:	f340 81f5 	ble.w	405e76 <_svfprintf_r+0xcda>
  405a8c:	4622      	mov	r2, r4
  405a8e:	2710      	movs	r7, #16
  405a90:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405a94:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  405a96:	e013      	b.n	405ac0 <_svfprintf_r+0x924>
  405a98:	004236f4 	.word	0x004236f4
  405a9c:	004236e0 	.word	0x004236e0
  405aa0:	7fefffff 	.word	0x7fefffff
  405aa4:	004236d4 	.word	0x004236d4
  405aa8:	004236d0 	.word	0x004236d0
  405aac:	00423710 	.word	0x00423710
  405ab0:	00423724 	.word	0x00423724
  405ab4:	f108 0808 	add.w	r8, r8, #8
  405ab8:	3e10      	subs	r6, #16
  405aba:	2e10      	cmp	r6, #16
  405abc:	f340 81da 	ble.w	405e74 <_svfprintf_r+0xcd8>
  405ac0:	3301      	adds	r3, #1
  405ac2:	3210      	adds	r2, #16
  405ac4:	2b07      	cmp	r3, #7
  405ac6:	9227      	str	r2, [sp, #156]	; 0x9c
  405ac8:	9326      	str	r3, [sp, #152]	; 0x98
  405aca:	e888 00a0 	stmia.w	r8, {r5, r7}
  405ace:	ddf1      	ble.n	405ab4 <_svfprintf_r+0x918>
  405ad0:	aa25      	add	r2, sp, #148	; 0x94
  405ad2:	4621      	mov	r1, r4
  405ad4:	4658      	mov	r0, fp
  405ad6:	f003 ff83 	bl	4099e0 <__ssprint_r>
  405ada:	2800      	cmp	r0, #0
  405adc:	f47f ac30 	bne.w	405340 <_svfprintf_r+0x1a4>
  405ae0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405ae2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405ae4:	46c8      	mov	r8, r9
  405ae6:	e7e7      	b.n	405ab8 <_svfprintf_r+0x91c>
  405ae8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405aea:	9a08      	ldr	r2, [sp, #32]
  405aec:	1a9f      	subs	r7, r3, r2
  405aee:	2f00      	cmp	r7, #0
  405af0:	f77f ace5 	ble.w	4054be <_svfprintf_r+0x322>
  405af4:	2f10      	cmp	r7, #16
  405af6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405af8:	4db6      	ldr	r5, [pc, #728]	; (405dd4 <_svfprintf_r+0xc38>)
  405afa:	dd27      	ble.n	405b4c <_svfprintf_r+0x9b0>
  405afc:	4642      	mov	r2, r8
  405afe:	4621      	mov	r1, r4
  405b00:	46b0      	mov	r8, r6
  405b02:	f04f 0b10 	mov.w	fp, #16
  405b06:	462e      	mov	r6, r5
  405b08:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405b0a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405b0c:	e004      	b.n	405b18 <_svfprintf_r+0x97c>
  405b0e:	3f10      	subs	r7, #16
  405b10:	2f10      	cmp	r7, #16
  405b12:	f102 0208 	add.w	r2, r2, #8
  405b16:	dd15      	ble.n	405b44 <_svfprintf_r+0x9a8>
  405b18:	3301      	adds	r3, #1
  405b1a:	3110      	adds	r1, #16
  405b1c:	2b07      	cmp	r3, #7
  405b1e:	9127      	str	r1, [sp, #156]	; 0x9c
  405b20:	9326      	str	r3, [sp, #152]	; 0x98
  405b22:	e882 0840 	stmia.w	r2, {r6, fp}
  405b26:	ddf2      	ble.n	405b0e <_svfprintf_r+0x972>
  405b28:	aa25      	add	r2, sp, #148	; 0x94
  405b2a:	4629      	mov	r1, r5
  405b2c:	4620      	mov	r0, r4
  405b2e:	f003 ff57 	bl	4099e0 <__ssprint_r>
  405b32:	2800      	cmp	r0, #0
  405b34:	f47f ac04 	bne.w	405340 <_svfprintf_r+0x1a4>
  405b38:	3f10      	subs	r7, #16
  405b3a:	2f10      	cmp	r7, #16
  405b3c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405b3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405b40:	464a      	mov	r2, r9
  405b42:	dce9      	bgt.n	405b18 <_svfprintf_r+0x97c>
  405b44:	4635      	mov	r5, r6
  405b46:	460c      	mov	r4, r1
  405b48:	4646      	mov	r6, r8
  405b4a:	4690      	mov	r8, r2
  405b4c:	3301      	adds	r3, #1
  405b4e:	443c      	add	r4, r7
  405b50:	2b07      	cmp	r3, #7
  405b52:	9427      	str	r4, [sp, #156]	; 0x9c
  405b54:	9326      	str	r3, [sp, #152]	; 0x98
  405b56:	e888 00a0 	stmia.w	r8, {r5, r7}
  405b5a:	f300 8232 	bgt.w	405fc2 <_svfprintf_r+0xe26>
  405b5e:	f108 0808 	add.w	r8, r8, #8
  405b62:	e4ac      	b.n	4054be <_svfprintf_r+0x322>
  405b64:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405b66:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405b68:	2b01      	cmp	r3, #1
  405b6a:	f340 81fe 	ble.w	405f6a <_svfprintf_r+0xdce>
  405b6e:	3701      	adds	r7, #1
  405b70:	3401      	adds	r4, #1
  405b72:	2301      	movs	r3, #1
  405b74:	2f07      	cmp	r7, #7
  405b76:	9427      	str	r4, [sp, #156]	; 0x9c
  405b78:	9726      	str	r7, [sp, #152]	; 0x98
  405b7a:	f8c8 6000 	str.w	r6, [r8]
  405b7e:	f8c8 3004 	str.w	r3, [r8, #4]
  405b82:	f300 8203 	bgt.w	405f8c <_svfprintf_r+0xdf0>
  405b86:	f108 0808 	add.w	r8, r8, #8
  405b8a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405b8c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  405b8e:	f8c8 3000 	str.w	r3, [r8]
  405b92:	3701      	adds	r7, #1
  405b94:	4414      	add	r4, r2
  405b96:	2f07      	cmp	r7, #7
  405b98:	9427      	str	r4, [sp, #156]	; 0x9c
  405b9a:	9726      	str	r7, [sp, #152]	; 0x98
  405b9c:	f8c8 2004 	str.w	r2, [r8, #4]
  405ba0:	f300 8200 	bgt.w	405fa4 <_svfprintf_r+0xe08>
  405ba4:	f108 0808 	add.w	r8, r8, #8
  405ba8:	a815      	add	r0, sp, #84	; 0x54
  405baa:	c80d      	ldmia	r0, {r0, r2, r3}
  405bac:	9914      	ldr	r1, [sp, #80]	; 0x50
  405bae:	f004 fdb3 	bl	40a718 <__aeabi_dcmpeq>
  405bb2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405bb4:	2800      	cmp	r0, #0
  405bb6:	f040 8101 	bne.w	405dbc <_svfprintf_r+0xc20>
  405bba:	3b01      	subs	r3, #1
  405bbc:	3701      	adds	r7, #1
  405bbe:	3601      	adds	r6, #1
  405bc0:	441c      	add	r4, r3
  405bc2:	2f07      	cmp	r7, #7
  405bc4:	9726      	str	r7, [sp, #152]	; 0x98
  405bc6:	9427      	str	r4, [sp, #156]	; 0x9c
  405bc8:	f8c8 6000 	str.w	r6, [r8]
  405bcc:	f8c8 3004 	str.w	r3, [r8, #4]
  405bd0:	f300 8127 	bgt.w	405e22 <_svfprintf_r+0xc86>
  405bd4:	f108 0808 	add.w	r8, r8, #8
  405bd8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  405bda:	f8c8 2004 	str.w	r2, [r8, #4]
  405bde:	3701      	adds	r7, #1
  405be0:	4414      	add	r4, r2
  405be2:	ab21      	add	r3, sp, #132	; 0x84
  405be4:	2f07      	cmp	r7, #7
  405be6:	9427      	str	r4, [sp, #156]	; 0x9c
  405be8:	9726      	str	r7, [sp, #152]	; 0x98
  405bea:	f8c8 3000 	str.w	r3, [r8]
  405bee:	f77f acb3 	ble.w	405558 <_svfprintf_r+0x3bc>
  405bf2:	aa25      	add	r2, sp, #148	; 0x94
  405bf4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405bf6:	980c      	ldr	r0, [sp, #48]	; 0x30
  405bf8:	f003 fef2 	bl	4099e0 <__ssprint_r>
  405bfc:	2800      	cmp	r0, #0
  405bfe:	f47f ab9f 	bne.w	405340 <_svfprintf_r+0x1a4>
  405c02:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405c04:	46c8      	mov	r8, r9
  405c06:	e4a9      	b.n	40555c <_svfprintf_r+0x3c0>
  405c08:	aa25      	add	r2, sp, #148	; 0x94
  405c0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405c0c:	980c      	ldr	r0, [sp, #48]	; 0x30
  405c0e:	f003 fee7 	bl	4099e0 <__ssprint_r>
  405c12:	2800      	cmp	r0, #0
  405c14:	f43f aceb 	beq.w	4055ee <_svfprintf_r+0x452>
  405c18:	f7ff bb92 	b.w	405340 <_svfprintf_r+0x1a4>
  405c1c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405c20:	2b01      	cmp	r3, #1
  405c22:	f000 8134 	beq.w	405e8e <_svfprintf_r+0xcf2>
  405c26:	2b02      	cmp	r3, #2
  405c28:	d125      	bne.n	405c76 <_svfprintf_r+0xada>
  405c2a:	f8cd b01c 	str.w	fp, [sp, #28]
  405c2e:	2400      	movs	r4, #0
  405c30:	2500      	movs	r5, #0
  405c32:	e61e      	b.n	405872 <_svfprintf_r+0x6d6>
  405c34:	aa25      	add	r2, sp, #148	; 0x94
  405c36:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405c38:	980c      	ldr	r0, [sp, #48]	; 0x30
  405c3a:	f003 fed1 	bl	4099e0 <__ssprint_r>
  405c3e:	2800      	cmp	r0, #0
  405c40:	f47f ab7e 	bne.w	405340 <_svfprintf_r+0x1a4>
  405c44:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405c46:	46c8      	mov	r8, r9
  405c48:	e475      	b.n	405536 <_svfprintf_r+0x39a>
  405c4a:	aa25      	add	r2, sp, #148	; 0x94
  405c4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405c4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405c50:	f003 fec6 	bl	4099e0 <__ssprint_r>
  405c54:	2800      	cmp	r0, #0
  405c56:	f47f ab73 	bne.w	405340 <_svfprintf_r+0x1a4>
  405c5a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405c5c:	46c8      	mov	r8, r9
  405c5e:	e41b      	b.n	405498 <_svfprintf_r+0x2fc>
  405c60:	aa25      	add	r2, sp, #148	; 0x94
  405c62:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405c64:	980c      	ldr	r0, [sp, #48]	; 0x30
  405c66:	f003 febb 	bl	4099e0 <__ssprint_r>
  405c6a:	2800      	cmp	r0, #0
  405c6c:	f47f ab68 	bne.w	405340 <_svfprintf_r+0x1a4>
  405c70:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405c72:	46c8      	mov	r8, r9
  405c74:	e420      	b.n	4054b8 <_svfprintf_r+0x31c>
  405c76:	f8cd b01c 	str.w	fp, [sp, #28]
  405c7a:	2400      	movs	r4, #0
  405c7c:	2500      	movs	r5, #0
  405c7e:	4649      	mov	r1, r9
  405c80:	e000      	b.n	405c84 <_svfprintf_r+0xae8>
  405c82:	4631      	mov	r1, r6
  405c84:	08e2      	lsrs	r2, r4, #3
  405c86:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  405c8a:	08e8      	lsrs	r0, r5, #3
  405c8c:	f004 0307 	and.w	r3, r4, #7
  405c90:	4605      	mov	r5, r0
  405c92:	4614      	mov	r4, r2
  405c94:	3330      	adds	r3, #48	; 0x30
  405c96:	ea54 0205 	orrs.w	r2, r4, r5
  405c9a:	f801 3c01 	strb.w	r3, [r1, #-1]
  405c9e:	f101 36ff 	add.w	r6, r1, #4294967295
  405ca2:	d1ee      	bne.n	405c82 <_svfprintf_r+0xae6>
  405ca4:	9a07      	ldr	r2, [sp, #28]
  405ca6:	07d2      	lsls	r2, r2, #31
  405ca8:	f57f adf3 	bpl.w	405892 <_svfprintf_r+0x6f6>
  405cac:	2b30      	cmp	r3, #48	; 0x30
  405cae:	f43f adf0 	beq.w	405892 <_svfprintf_r+0x6f6>
  405cb2:	3902      	subs	r1, #2
  405cb4:	2330      	movs	r3, #48	; 0x30
  405cb6:	f806 3c01 	strb.w	r3, [r6, #-1]
  405cba:	eba9 0301 	sub.w	r3, r9, r1
  405cbe:	930e      	str	r3, [sp, #56]	; 0x38
  405cc0:	460e      	mov	r6, r1
  405cc2:	f7ff bb7b 	b.w	4053bc <_svfprintf_r+0x220>
  405cc6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405cc8:	2900      	cmp	r1, #0
  405cca:	f340 822e 	ble.w	40612a <_svfprintf_r+0xf8e>
  405cce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405cd0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405cd2:	4293      	cmp	r3, r2
  405cd4:	bfa8      	it	ge
  405cd6:	4613      	movge	r3, r2
  405cd8:	2b00      	cmp	r3, #0
  405cda:	461f      	mov	r7, r3
  405cdc:	dd0d      	ble.n	405cfa <_svfprintf_r+0xb5e>
  405cde:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405ce0:	f8c8 6000 	str.w	r6, [r8]
  405ce4:	3301      	adds	r3, #1
  405ce6:	443c      	add	r4, r7
  405ce8:	2b07      	cmp	r3, #7
  405cea:	9427      	str	r4, [sp, #156]	; 0x9c
  405cec:	f8c8 7004 	str.w	r7, [r8, #4]
  405cf0:	9326      	str	r3, [sp, #152]	; 0x98
  405cf2:	f300 831f 	bgt.w	406334 <_svfprintf_r+0x1198>
  405cf6:	f108 0808 	add.w	r8, r8, #8
  405cfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405cfc:	2f00      	cmp	r7, #0
  405cfe:	bfa8      	it	ge
  405d00:	1bdb      	subge	r3, r3, r7
  405d02:	2b00      	cmp	r3, #0
  405d04:	461f      	mov	r7, r3
  405d06:	f340 80d6 	ble.w	405eb6 <_svfprintf_r+0xd1a>
  405d0a:	2f10      	cmp	r7, #16
  405d0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405d0e:	4d31      	ldr	r5, [pc, #196]	; (405dd4 <_svfprintf_r+0xc38>)
  405d10:	f340 81ed 	ble.w	4060ee <_svfprintf_r+0xf52>
  405d14:	4642      	mov	r2, r8
  405d16:	4621      	mov	r1, r4
  405d18:	46b0      	mov	r8, r6
  405d1a:	f04f 0b10 	mov.w	fp, #16
  405d1e:	462e      	mov	r6, r5
  405d20:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405d22:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405d24:	e004      	b.n	405d30 <_svfprintf_r+0xb94>
  405d26:	3208      	adds	r2, #8
  405d28:	3f10      	subs	r7, #16
  405d2a:	2f10      	cmp	r7, #16
  405d2c:	f340 81db 	ble.w	4060e6 <_svfprintf_r+0xf4a>
  405d30:	3301      	adds	r3, #1
  405d32:	3110      	adds	r1, #16
  405d34:	2b07      	cmp	r3, #7
  405d36:	9127      	str	r1, [sp, #156]	; 0x9c
  405d38:	9326      	str	r3, [sp, #152]	; 0x98
  405d3a:	e882 0840 	stmia.w	r2, {r6, fp}
  405d3e:	ddf2      	ble.n	405d26 <_svfprintf_r+0xb8a>
  405d40:	aa25      	add	r2, sp, #148	; 0x94
  405d42:	4629      	mov	r1, r5
  405d44:	4620      	mov	r0, r4
  405d46:	f003 fe4b 	bl	4099e0 <__ssprint_r>
  405d4a:	2800      	cmp	r0, #0
  405d4c:	f47f aaf8 	bne.w	405340 <_svfprintf_r+0x1a4>
  405d50:	9927      	ldr	r1, [sp, #156]	; 0x9c
  405d52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405d54:	464a      	mov	r2, r9
  405d56:	e7e7      	b.n	405d28 <_svfprintf_r+0xb8c>
  405d58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405d5a:	930e      	str	r3, [sp, #56]	; 0x38
  405d5c:	464e      	mov	r6, r9
  405d5e:	f7ff bb2d 	b.w	4053bc <_svfprintf_r+0x220>
  405d62:	2d00      	cmp	r5, #0
  405d64:	bf08      	it	eq
  405d66:	2c0a      	cmpeq	r4, #10
  405d68:	f0c0 808f 	bcc.w	405e8a <_svfprintf_r+0xcee>
  405d6c:	464e      	mov	r6, r9
  405d6e:	4620      	mov	r0, r4
  405d70:	4629      	mov	r1, r5
  405d72:	220a      	movs	r2, #10
  405d74:	2300      	movs	r3, #0
  405d76:	f004 fd3f 	bl	40a7f8 <__aeabi_uldivmod>
  405d7a:	3230      	adds	r2, #48	; 0x30
  405d7c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  405d80:	4620      	mov	r0, r4
  405d82:	4629      	mov	r1, r5
  405d84:	2300      	movs	r3, #0
  405d86:	220a      	movs	r2, #10
  405d88:	f004 fd36 	bl	40a7f8 <__aeabi_uldivmod>
  405d8c:	4604      	mov	r4, r0
  405d8e:	460d      	mov	r5, r1
  405d90:	ea54 0305 	orrs.w	r3, r4, r5
  405d94:	d1eb      	bne.n	405d6e <_svfprintf_r+0xbd2>
  405d96:	eba9 0306 	sub.w	r3, r9, r6
  405d9a:	930e      	str	r3, [sp, #56]	; 0x38
  405d9c:	f7ff bb0e 	b.w	4053bc <_svfprintf_r+0x220>
  405da0:	aa25      	add	r2, sp, #148	; 0x94
  405da2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405da4:	980c      	ldr	r0, [sp, #48]	; 0x30
  405da6:	f003 fe1b 	bl	4099e0 <__ssprint_r>
  405daa:	2800      	cmp	r0, #0
  405dac:	f47f aac8 	bne.w	405340 <_svfprintf_r+0x1a4>
  405db0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405db4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405db6:	46c8      	mov	r8, r9
  405db8:	f7ff bb5e 	b.w	405478 <_svfprintf_r+0x2dc>
  405dbc:	1e5e      	subs	r6, r3, #1
  405dbe:	2e00      	cmp	r6, #0
  405dc0:	f77f af0a 	ble.w	405bd8 <_svfprintf_r+0xa3c>
  405dc4:	2e10      	cmp	r6, #16
  405dc6:	4d03      	ldr	r5, [pc, #12]	; (405dd4 <_svfprintf_r+0xc38>)
  405dc8:	dd22      	ble.n	405e10 <_svfprintf_r+0xc74>
  405dca:	4622      	mov	r2, r4
  405dcc:	f04f 0b10 	mov.w	fp, #16
  405dd0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405dd2:	e006      	b.n	405de2 <_svfprintf_r+0xc46>
  405dd4:	00423724 	.word	0x00423724
  405dd8:	3e10      	subs	r6, #16
  405dda:	2e10      	cmp	r6, #16
  405ddc:	f108 0808 	add.w	r8, r8, #8
  405de0:	dd15      	ble.n	405e0e <_svfprintf_r+0xc72>
  405de2:	3701      	adds	r7, #1
  405de4:	3210      	adds	r2, #16
  405de6:	2f07      	cmp	r7, #7
  405de8:	9227      	str	r2, [sp, #156]	; 0x9c
  405dea:	9726      	str	r7, [sp, #152]	; 0x98
  405dec:	e888 0820 	stmia.w	r8, {r5, fp}
  405df0:	ddf2      	ble.n	405dd8 <_svfprintf_r+0xc3c>
  405df2:	aa25      	add	r2, sp, #148	; 0x94
  405df4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405df6:	4620      	mov	r0, r4
  405df8:	f003 fdf2 	bl	4099e0 <__ssprint_r>
  405dfc:	2800      	cmp	r0, #0
  405dfe:	f47f aa9f 	bne.w	405340 <_svfprintf_r+0x1a4>
  405e02:	3e10      	subs	r6, #16
  405e04:	2e10      	cmp	r6, #16
  405e06:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405e08:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405e0a:	46c8      	mov	r8, r9
  405e0c:	dce9      	bgt.n	405de2 <_svfprintf_r+0xc46>
  405e0e:	4614      	mov	r4, r2
  405e10:	3701      	adds	r7, #1
  405e12:	4434      	add	r4, r6
  405e14:	2f07      	cmp	r7, #7
  405e16:	9427      	str	r4, [sp, #156]	; 0x9c
  405e18:	9726      	str	r7, [sp, #152]	; 0x98
  405e1a:	e888 0060 	stmia.w	r8, {r5, r6}
  405e1e:	f77f aed9 	ble.w	405bd4 <_svfprintf_r+0xa38>
  405e22:	aa25      	add	r2, sp, #148	; 0x94
  405e24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405e26:	980c      	ldr	r0, [sp, #48]	; 0x30
  405e28:	f003 fdda 	bl	4099e0 <__ssprint_r>
  405e2c:	2800      	cmp	r0, #0
  405e2e:	f47f aa87 	bne.w	405340 <_svfprintf_r+0x1a4>
  405e32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405e34:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405e36:	46c8      	mov	r8, r9
  405e38:	e6ce      	b.n	405bd8 <_svfprintf_r+0xa3c>
  405e3a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405e3c:	6814      	ldr	r4, [r2, #0]
  405e3e:	4613      	mov	r3, r2
  405e40:	3304      	adds	r3, #4
  405e42:	17e5      	asrs	r5, r4, #31
  405e44:	930f      	str	r3, [sp, #60]	; 0x3c
  405e46:	4622      	mov	r2, r4
  405e48:	462b      	mov	r3, r5
  405e4a:	e4fa      	b.n	405842 <_svfprintf_r+0x6a6>
  405e4c:	3204      	adds	r2, #4
  405e4e:	681c      	ldr	r4, [r3, #0]
  405e50:	920f      	str	r2, [sp, #60]	; 0x3c
  405e52:	2301      	movs	r3, #1
  405e54:	2500      	movs	r5, #0
  405e56:	f7ff ba94 	b.w	405382 <_svfprintf_r+0x1e6>
  405e5a:	681c      	ldr	r4, [r3, #0]
  405e5c:	3304      	adds	r3, #4
  405e5e:	930f      	str	r3, [sp, #60]	; 0x3c
  405e60:	2500      	movs	r5, #0
  405e62:	e421      	b.n	4056a8 <_svfprintf_r+0x50c>
  405e64:	990f      	ldr	r1, [sp, #60]	; 0x3c
  405e66:	460a      	mov	r2, r1
  405e68:	3204      	adds	r2, #4
  405e6a:	680c      	ldr	r4, [r1, #0]
  405e6c:	920f      	str	r2, [sp, #60]	; 0x3c
  405e6e:	2500      	movs	r5, #0
  405e70:	f7ff ba87 	b.w	405382 <_svfprintf_r+0x1e6>
  405e74:	4614      	mov	r4, r2
  405e76:	3301      	adds	r3, #1
  405e78:	4434      	add	r4, r6
  405e7a:	2b07      	cmp	r3, #7
  405e7c:	9427      	str	r4, [sp, #156]	; 0x9c
  405e7e:	9326      	str	r3, [sp, #152]	; 0x98
  405e80:	e888 0060 	stmia.w	r8, {r5, r6}
  405e84:	f77f ab68 	ble.w	405558 <_svfprintf_r+0x3bc>
  405e88:	e6b3      	b.n	405bf2 <_svfprintf_r+0xa56>
  405e8a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405e8e:	f8cd b01c 	str.w	fp, [sp, #28]
  405e92:	ae42      	add	r6, sp, #264	; 0x108
  405e94:	3430      	adds	r4, #48	; 0x30
  405e96:	2301      	movs	r3, #1
  405e98:	f806 4d41 	strb.w	r4, [r6, #-65]!
  405e9c:	930e      	str	r3, [sp, #56]	; 0x38
  405e9e:	f7ff ba8d 	b.w	4053bc <_svfprintf_r+0x220>
  405ea2:	aa25      	add	r2, sp, #148	; 0x94
  405ea4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405ea6:	980c      	ldr	r0, [sp, #48]	; 0x30
  405ea8:	f003 fd9a 	bl	4099e0 <__ssprint_r>
  405eac:	2800      	cmp	r0, #0
  405eae:	f47f aa47 	bne.w	405340 <_svfprintf_r+0x1a4>
  405eb2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405eb4:	46c8      	mov	r8, r9
  405eb6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405eb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405eba:	429a      	cmp	r2, r3
  405ebc:	db44      	blt.n	405f48 <_svfprintf_r+0xdac>
  405ebe:	9b07      	ldr	r3, [sp, #28]
  405ec0:	07d9      	lsls	r1, r3, #31
  405ec2:	d441      	bmi.n	405f48 <_svfprintf_r+0xdac>
  405ec4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405ec6:	9812      	ldr	r0, [sp, #72]	; 0x48
  405ec8:	1a9a      	subs	r2, r3, r2
  405eca:	1a1d      	subs	r5, r3, r0
  405ecc:	4295      	cmp	r5, r2
  405ece:	bfa8      	it	ge
  405ed0:	4615      	movge	r5, r2
  405ed2:	2d00      	cmp	r5, #0
  405ed4:	dd0e      	ble.n	405ef4 <_svfprintf_r+0xd58>
  405ed6:	9926      	ldr	r1, [sp, #152]	; 0x98
  405ed8:	f8c8 5004 	str.w	r5, [r8, #4]
  405edc:	3101      	adds	r1, #1
  405ede:	4406      	add	r6, r0
  405ee0:	442c      	add	r4, r5
  405ee2:	2907      	cmp	r1, #7
  405ee4:	f8c8 6000 	str.w	r6, [r8]
  405ee8:	9427      	str	r4, [sp, #156]	; 0x9c
  405eea:	9126      	str	r1, [sp, #152]	; 0x98
  405eec:	f300 823b 	bgt.w	406366 <_svfprintf_r+0x11ca>
  405ef0:	f108 0808 	add.w	r8, r8, #8
  405ef4:	2d00      	cmp	r5, #0
  405ef6:	bfac      	ite	ge
  405ef8:	1b56      	subge	r6, r2, r5
  405efa:	4616      	movlt	r6, r2
  405efc:	2e00      	cmp	r6, #0
  405efe:	f77f ab2d 	ble.w	40555c <_svfprintf_r+0x3c0>
  405f02:	2e10      	cmp	r6, #16
  405f04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405f06:	4db0      	ldr	r5, [pc, #704]	; (4061c8 <_svfprintf_r+0x102c>)
  405f08:	ddb5      	ble.n	405e76 <_svfprintf_r+0xcda>
  405f0a:	4622      	mov	r2, r4
  405f0c:	2710      	movs	r7, #16
  405f0e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405f12:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  405f14:	e004      	b.n	405f20 <_svfprintf_r+0xd84>
  405f16:	f108 0808 	add.w	r8, r8, #8
  405f1a:	3e10      	subs	r6, #16
  405f1c:	2e10      	cmp	r6, #16
  405f1e:	dda9      	ble.n	405e74 <_svfprintf_r+0xcd8>
  405f20:	3301      	adds	r3, #1
  405f22:	3210      	adds	r2, #16
  405f24:	2b07      	cmp	r3, #7
  405f26:	9227      	str	r2, [sp, #156]	; 0x9c
  405f28:	9326      	str	r3, [sp, #152]	; 0x98
  405f2a:	e888 00a0 	stmia.w	r8, {r5, r7}
  405f2e:	ddf2      	ble.n	405f16 <_svfprintf_r+0xd7a>
  405f30:	aa25      	add	r2, sp, #148	; 0x94
  405f32:	4621      	mov	r1, r4
  405f34:	4658      	mov	r0, fp
  405f36:	f003 fd53 	bl	4099e0 <__ssprint_r>
  405f3a:	2800      	cmp	r0, #0
  405f3c:	f47f aa00 	bne.w	405340 <_svfprintf_r+0x1a4>
  405f40:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405f42:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405f44:	46c8      	mov	r8, r9
  405f46:	e7e8      	b.n	405f1a <_svfprintf_r+0xd7e>
  405f48:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405f4a:	9819      	ldr	r0, [sp, #100]	; 0x64
  405f4c:	991a      	ldr	r1, [sp, #104]	; 0x68
  405f4e:	f8c8 1000 	str.w	r1, [r8]
  405f52:	3301      	adds	r3, #1
  405f54:	4404      	add	r4, r0
  405f56:	2b07      	cmp	r3, #7
  405f58:	9427      	str	r4, [sp, #156]	; 0x9c
  405f5a:	f8c8 0004 	str.w	r0, [r8, #4]
  405f5e:	9326      	str	r3, [sp, #152]	; 0x98
  405f60:	f300 81f5 	bgt.w	40634e <_svfprintf_r+0x11b2>
  405f64:	f108 0808 	add.w	r8, r8, #8
  405f68:	e7ac      	b.n	405ec4 <_svfprintf_r+0xd28>
  405f6a:	9b07      	ldr	r3, [sp, #28]
  405f6c:	07da      	lsls	r2, r3, #31
  405f6e:	f53f adfe 	bmi.w	405b6e <_svfprintf_r+0x9d2>
  405f72:	3701      	adds	r7, #1
  405f74:	3401      	adds	r4, #1
  405f76:	2301      	movs	r3, #1
  405f78:	2f07      	cmp	r7, #7
  405f7a:	9427      	str	r4, [sp, #156]	; 0x9c
  405f7c:	9726      	str	r7, [sp, #152]	; 0x98
  405f7e:	f8c8 6000 	str.w	r6, [r8]
  405f82:	f8c8 3004 	str.w	r3, [r8, #4]
  405f86:	f77f ae25 	ble.w	405bd4 <_svfprintf_r+0xa38>
  405f8a:	e74a      	b.n	405e22 <_svfprintf_r+0xc86>
  405f8c:	aa25      	add	r2, sp, #148	; 0x94
  405f8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405f90:	980c      	ldr	r0, [sp, #48]	; 0x30
  405f92:	f003 fd25 	bl	4099e0 <__ssprint_r>
  405f96:	2800      	cmp	r0, #0
  405f98:	f47f a9d2 	bne.w	405340 <_svfprintf_r+0x1a4>
  405f9c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405f9e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405fa0:	46c8      	mov	r8, r9
  405fa2:	e5f2      	b.n	405b8a <_svfprintf_r+0x9ee>
  405fa4:	aa25      	add	r2, sp, #148	; 0x94
  405fa6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405fa8:	980c      	ldr	r0, [sp, #48]	; 0x30
  405faa:	f003 fd19 	bl	4099e0 <__ssprint_r>
  405fae:	2800      	cmp	r0, #0
  405fb0:	f47f a9c6 	bne.w	405340 <_svfprintf_r+0x1a4>
  405fb4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405fb6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405fb8:	46c8      	mov	r8, r9
  405fba:	e5f5      	b.n	405ba8 <_svfprintf_r+0xa0c>
  405fbc:	464e      	mov	r6, r9
  405fbe:	f7ff b9fd 	b.w	4053bc <_svfprintf_r+0x220>
  405fc2:	aa25      	add	r2, sp, #148	; 0x94
  405fc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405fc6:	980c      	ldr	r0, [sp, #48]	; 0x30
  405fc8:	f003 fd0a 	bl	4099e0 <__ssprint_r>
  405fcc:	2800      	cmp	r0, #0
  405fce:	f47f a9b7 	bne.w	405340 <_svfprintf_r+0x1a4>
  405fd2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405fd4:	46c8      	mov	r8, r9
  405fd6:	f7ff ba72 	b.w	4054be <_svfprintf_r+0x322>
  405fda:	9c15      	ldr	r4, [sp, #84]	; 0x54
  405fdc:	4622      	mov	r2, r4
  405fde:	4620      	mov	r0, r4
  405fe0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  405fe2:	4623      	mov	r3, r4
  405fe4:	4621      	mov	r1, r4
  405fe6:	f004 fbc9 	bl	40a77c <__aeabi_dcmpun>
  405fea:	2800      	cmp	r0, #0
  405fec:	f040 8286 	bne.w	4064fc <_svfprintf_r+0x1360>
  405ff0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ff2:	3301      	adds	r3, #1
  405ff4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405ff6:	f023 0320 	bic.w	r3, r3, #32
  405ffa:	930e      	str	r3, [sp, #56]	; 0x38
  405ffc:	f000 81e2 	beq.w	4063c4 <_svfprintf_r+0x1228>
  406000:	2b47      	cmp	r3, #71	; 0x47
  406002:	f000 811e 	beq.w	406242 <_svfprintf_r+0x10a6>
  406006:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40600a:	9307      	str	r3, [sp, #28]
  40600c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40600e:	1e1f      	subs	r7, r3, #0
  406010:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406012:	9308      	str	r3, [sp, #32]
  406014:	bfbb      	ittet	lt
  406016:	463b      	movlt	r3, r7
  406018:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40601c:	2300      	movge	r3, #0
  40601e:	232d      	movlt	r3, #45	; 0x2d
  406020:	9310      	str	r3, [sp, #64]	; 0x40
  406022:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406024:	2b66      	cmp	r3, #102	; 0x66
  406026:	f000 81bb 	beq.w	4063a0 <_svfprintf_r+0x1204>
  40602a:	2b46      	cmp	r3, #70	; 0x46
  40602c:	f000 80df 	beq.w	4061ee <_svfprintf_r+0x1052>
  406030:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406032:	9a08      	ldr	r2, [sp, #32]
  406034:	2b45      	cmp	r3, #69	; 0x45
  406036:	bf0c      	ite	eq
  406038:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40603a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40603c:	a823      	add	r0, sp, #140	; 0x8c
  40603e:	a920      	add	r1, sp, #128	; 0x80
  406040:	bf08      	it	eq
  406042:	1c5d      	addeq	r5, r3, #1
  406044:	9004      	str	r0, [sp, #16]
  406046:	9103      	str	r1, [sp, #12]
  406048:	a81f      	add	r0, sp, #124	; 0x7c
  40604a:	2102      	movs	r1, #2
  40604c:	463b      	mov	r3, r7
  40604e:	9002      	str	r0, [sp, #8]
  406050:	9501      	str	r5, [sp, #4]
  406052:	9100      	str	r1, [sp, #0]
  406054:	980c      	ldr	r0, [sp, #48]	; 0x30
  406056:	f001 faa3 	bl	4075a0 <_dtoa_r>
  40605a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40605c:	2b67      	cmp	r3, #103	; 0x67
  40605e:	4606      	mov	r6, r0
  406060:	f040 81e0 	bne.w	406424 <_svfprintf_r+0x1288>
  406064:	f01b 0f01 	tst.w	fp, #1
  406068:	f000 8246 	beq.w	4064f8 <_svfprintf_r+0x135c>
  40606c:	1974      	adds	r4, r6, r5
  40606e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  406070:	9808      	ldr	r0, [sp, #32]
  406072:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  406074:	4639      	mov	r1, r7
  406076:	f004 fb4f 	bl	40a718 <__aeabi_dcmpeq>
  40607a:	2800      	cmp	r0, #0
  40607c:	f040 8165 	bne.w	40634a <_svfprintf_r+0x11ae>
  406080:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406082:	42a3      	cmp	r3, r4
  406084:	d206      	bcs.n	406094 <_svfprintf_r+0xef8>
  406086:	2130      	movs	r1, #48	; 0x30
  406088:	1c5a      	adds	r2, r3, #1
  40608a:	9223      	str	r2, [sp, #140]	; 0x8c
  40608c:	7019      	strb	r1, [r3, #0]
  40608e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406090:	429c      	cmp	r4, r3
  406092:	d8f9      	bhi.n	406088 <_svfprintf_r+0xeec>
  406094:	1b9b      	subs	r3, r3, r6
  406096:	9313      	str	r3, [sp, #76]	; 0x4c
  406098:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40609a:	2b47      	cmp	r3, #71	; 0x47
  40609c:	f000 80e9 	beq.w	406272 <_svfprintf_r+0x10d6>
  4060a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4060a2:	2b65      	cmp	r3, #101	; 0x65
  4060a4:	f340 81cd 	ble.w	406442 <_svfprintf_r+0x12a6>
  4060a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4060aa:	2b66      	cmp	r3, #102	; 0x66
  4060ac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4060ae:	9312      	str	r3, [sp, #72]	; 0x48
  4060b0:	f000 819e 	beq.w	4063f0 <_svfprintf_r+0x1254>
  4060b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4060b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4060b8:	4619      	mov	r1, r3
  4060ba:	4291      	cmp	r1, r2
  4060bc:	f300 818a 	bgt.w	4063d4 <_svfprintf_r+0x1238>
  4060c0:	f01b 0f01 	tst.w	fp, #1
  4060c4:	f040 8213 	bne.w	4064ee <_svfprintf_r+0x1352>
  4060c8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4060cc:	9308      	str	r3, [sp, #32]
  4060ce:	2367      	movs	r3, #103	; 0x67
  4060d0:	920e      	str	r2, [sp, #56]	; 0x38
  4060d2:	9311      	str	r3, [sp, #68]	; 0x44
  4060d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4060d6:	2b00      	cmp	r3, #0
  4060d8:	f040 80c4 	bne.w	406264 <_svfprintf_r+0x10c8>
  4060dc:	930a      	str	r3, [sp, #40]	; 0x28
  4060de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4060e2:	f7ff b973 	b.w	4053cc <_svfprintf_r+0x230>
  4060e6:	4635      	mov	r5, r6
  4060e8:	460c      	mov	r4, r1
  4060ea:	4646      	mov	r6, r8
  4060ec:	4690      	mov	r8, r2
  4060ee:	3301      	adds	r3, #1
  4060f0:	443c      	add	r4, r7
  4060f2:	2b07      	cmp	r3, #7
  4060f4:	9427      	str	r4, [sp, #156]	; 0x9c
  4060f6:	9326      	str	r3, [sp, #152]	; 0x98
  4060f8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4060fc:	f73f aed1 	bgt.w	405ea2 <_svfprintf_r+0xd06>
  406100:	f108 0808 	add.w	r8, r8, #8
  406104:	e6d7      	b.n	405eb6 <_svfprintf_r+0xd1a>
  406106:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406108:	6813      	ldr	r3, [r2, #0]
  40610a:	3204      	adds	r2, #4
  40610c:	920f      	str	r2, [sp, #60]	; 0x3c
  40610e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406110:	601a      	str	r2, [r3, #0]
  406112:	f7ff b86a 	b.w	4051ea <_svfprintf_r+0x4e>
  406116:	aa25      	add	r2, sp, #148	; 0x94
  406118:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40611a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40611c:	f003 fc60 	bl	4099e0 <__ssprint_r>
  406120:	2800      	cmp	r0, #0
  406122:	f47f a90d 	bne.w	405340 <_svfprintf_r+0x1a4>
  406126:	46c8      	mov	r8, r9
  406128:	e48d      	b.n	405a46 <_svfprintf_r+0x8aa>
  40612a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40612c:	4a27      	ldr	r2, [pc, #156]	; (4061cc <_svfprintf_r+0x1030>)
  40612e:	f8c8 2000 	str.w	r2, [r8]
  406132:	3301      	adds	r3, #1
  406134:	3401      	adds	r4, #1
  406136:	2201      	movs	r2, #1
  406138:	2b07      	cmp	r3, #7
  40613a:	9427      	str	r4, [sp, #156]	; 0x9c
  40613c:	9326      	str	r3, [sp, #152]	; 0x98
  40613e:	f8c8 2004 	str.w	r2, [r8, #4]
  406142:	dc72      	bgt.n	40622a <_svfprintf_r+0x108e>
  406144:	f108 0808 	add.w	r8, r8, #8
  406148:	b929      	cbnz	r1, 406156 <_svfprintf_r+0xfba>
  40614a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40614c:	b91b      	cbnz	r3, 406156 <_svfprintf_r+0xfba>
  40614e:	9b07      	ldr	r3, [sp, #28]
  406150:	07d8      	lsls	r0, r3, #31
  406152:	f57f aa03 	bpl.w	40555c <_svfprintf_r+0x3c0>
  406156:	9b26      	ldr	r3, [sp, #152]	; 0x98
  406158:	9819      	ldr	r0, [sp, #100]	; 0x64
  40615a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40615c:	f8c8 2000 	str.w	r2, [r8]
  406160:	3301      	adds	r3, #1
  406162:	4602      	mov	r2, r0
  406164:	4422      	add	r2, r4
  406166:	2b07      	cmp	r3, #7
  406168:	9227      	str	r2, [sp, #156]	; 0x9c
  40616a:	f8c8 0004 	str.w	r0, [r8, #4]
  40616e:	9326      	str	r3, [sp, #152]	; 0x98
  406170:	f300 818d 	bgt.w	40648e <_svfprintf_r+0x12f2>
  406174:	f108 0808 	add.w	r8, r8, #8
  406178:	2900      	cmp	r1, #0
  40617a:	f2c0 8165 	blt.w	406448 <_svfprintf_r+0x12ac>
  40617e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  406180:	f8c8 6000 	str.w	r6, [r8]
  406184:	3301      	adds	r3, #1
  406186:	188c      	adds	r4, r1, r2
  406188:	2b07      	cmp	r3, #7
  40618a:	9427      	str	r4, [sp, #156]	; 0x9c
  40618c:	9326      	str	r3, [sp, #152]	; 0x98
  40618e:	f8c8 1004 	str.w	r1, [r8, #4]
  406192:	f77f a9e1 	ble.w	405558 <_svfprintf_r+0x3bc>
  406196:	e52c      	b.n	405bf2 <_svfprintf_r+0xa56>
  406198:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40619a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40619c:	6813      	ldr	r3, [r2, #0]
  40619e:	17cd      	asrs	r5, r1, #31
  4061a0:	4608      	mov	r0, r1
  4061a2:	3204      	adds	r2, #4
  4061a4:	4629      	mov	r1, r5
  4061a6:	920f      	str	r2, [sp, #60]	; 0x3c
  4061a8:	e9c3 0100 	strd	r0, r1, [r3]
  4061ac:	f7ff b81d 	b.w	4051ea <_svfprintf_r+0x4e>
  4061b0:	aa25      	add	r2, sp, #148	; 0x94
  4061b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4061b4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4061b6:	f003 fc13 	bl	4099e0 <__ssprint_r>
  4061ba:	2800      	cmp	r0, #0
  4061bc:	f47f a8c0 	bne.w	405340 <_svfprintf_r+0x1a4>
  4061c0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4061c2:	46c8      	mov	r8, r9
  4061c4:	e458      	b.n	405a78 <_svfprintf_r+0x8dc>
  4061c6:	bf00      	nop
  4061c8:	00423724 	.word	0x00423724
  4061cc:	00423710 	.word	0x00423710
  4061d0:	2140      	movs	r1, #64	; 0x40
  4061d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4061d4:	f7fe faac 	bl	404730 <_malloc_r>
  4061d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4061da:	6010      	str	r0, [r2, #0]
  4061dc:	6110      	str	r0, [r2, #16]
  4061de:	2800      	cmp	r0, #0
  4061e0:	f000 81f2 	beq.w	4065c8 <_svfprintf_r+0x142c>
  4061e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4061e6:	2340      	movs	r3, #64	; 0x40
  4061e8:	6153      	str	r3, [r2, #20]
  4061ea:	f7fe bfee 	b.w	4051ca <_svfprintf_r+0x2e>
  4061ee:	a823      	add	r0, sp, #140	; 0x8c
  4061f0:	a920      	add	r1, sp, #128	; 0x80
  4061f2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4061f4:	9004      	str	r0, [sp, #16]
  4061f6:	9103      	str	r1, [sp, #12]
  4061f8:	a81f      	add	r0, sp, #124	; 0x7c
  4061fa:	2103      	movs	r1, #3
  4061fc:	9002      	str	r0, [sp, #8]
  4061fe:	9a08      	ldr	r2, [sp, #32]
  406200:	9401      	str	r4, [sp, #4]
  406202:	463b      	mov	r3, r7
  406204:	9100      	str	r1, [sp, #0]
  406206:	980c      	ldr	r0, [sp, #48]	; 0x30
  406208:	f001 f9ca 	bl	4075a0 <_dtoa_r>
  40620c:	4625      	mov	r5, r4
  40620e:	4606      	mov	r6, r0
  406210:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406212:	2b46      	cmp	r3, #70	; 0x46
  406214:	eb06 0405 	add.w	r4, r6, r5
  406218:	f47f af29 	bne.w	40606e <_svfprintf_r+0xed2>
  40621c:	7833      	ldrb	r3, [r6, #0]
  40621e:	2b30      	cmp	r3, #48	; 0x30
  406220:	f000 8178 	beq.w	406514 <_svfprintf_r+0x1378>
  406224:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  406226:	442c      	add	r4, r5
  406228:	e721      	b.n	40606e <_svfprintf_r+0xed2>
  40622a:	aa25      	add	r2, sp, #148	; 0x94
  40622c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40622e:	980c      	ldr	r0, [sp, #48]	; 0x30
  406230:	f003 fbd6 	bl	4099e0 <__ssprint_r>
  406234:	2800      	cmp	r0, #0
  406236:	f47f a883 	bne.w	405340 <_svfprintf_r+0x1a4>
  40623a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40623c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40623e:	46c8      	mov	r8, r9
  406240:	e782      	b.n	406148 <_svfprintf_r+0xfac>
  406242:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406244:	2b00      	cmp	r3, #0
  406246:	bf08      	it	eq
  406248:	2301      	moveq	r3, #1
  40624a:	930a      	str	r3, [sp, #40]	; 0x28
  40624c:	e6db      	b.n	406006 <_svfprintf_r+0xe6a>
  40624e:	4630      	mov	r0, r6
  406250:	940a      	str	r4, [sp, #40]	; 0x28
  406252:	f7fe ff35 	bl	4050c0 <strlen>
  406256:	950f      	str	r5, [sp, #60]	; 0x3c
  406258:	900e      	str	r0, [sp, #56]	; 0x38
  40625a:	f8cd b01c 	str.w	fp, [sp, #28]
  40625e:	4603      	mov	r3, r0
  406260:	f7ff b9f9 	b.w	405656 <_svfprintf_r+0x4ba>
  406264:	272d      	movs	r7, #45	; 0x2d
  406266:	2300      	movs	r3, #0
  406268:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40626c:	930a      	str	r3, [sp, #40]	; 0x28
  40626e:	f7ff b8ae 	b.w	4053ce <_svfprintf_r+0x232>
  406272:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406274:	9312      	str	r3, [sp, #72]	; 0x48
  406276:	461a      	mov	r2, r3
  406278:	3303      	adds	r3, #3
  40627a:	db04      	blt.n	406286 <_svfprintf_r+0x10ea>
  40627c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40627e:	4619      	mov	r1, r3
  406280:	4291      	cmp	r1, r2
  406282:	f6bf af17 	bge.w	4060b4 <_svfprintf_r+0xf18>
  406286:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406288:	3b02      	subs	r3, #2
  40628a:	9311      	str	r3, [sp, #68]	; 0x44
  40628c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  406290:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  406294:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406296:	3b01      	subs	r3, #1
  406298:	2b00      	cmp	r3, #0
  40629a:	931f      	str	r3, [sp, #124]	; 0x7c
  40629c:	bfbd      	ittte	lt
  40629e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4062a0:	f1c3 0301 	rsblt	r3, r3, #1
  4062a4:	222d      	movlt	r2, #45	; 0x2d
  4062a6:	222b      	movge	r2, #43	; 0x2b
  4062a8:	2b09      	cmp	r3, #9
  4062aa:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4062ae:	f340 8116 	ble.w	4064de <_svfprintf_r+0x1342>
  4062b2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4062b6:	4620      	mov	r0, r4
  4062b8:	4dab      	ldr	r5, [pc, #684]	; (406568 <_svfprintf_r+0x13cc>)
  4062ba:	e000      	b.n	4062be <_svfprintf_r+0x1122>
  4062bc:	4610      	mov	r0, r2
  4062be:	fb85 1203 	smull	r1, r2, r5, r3
  4062c2:	17d9      	asrs	r1, r3, #31
  4062c4:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4062c8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4062cc:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4062d0:	3230      	adds	r2, #48	; 0x30
  4062d2:	2909      	cmp	r1, #9
  4062d4:	f800 2c01 	strb.w	r2, [r0, #-1]
  4062d8:	460b      	mov	r3, r1
  4062da:	f100 32ff 	add.w	r2, r0, #4294967295
  4062de:	dced      	bgt.n	4062bc <_svfprintf_r+0x1120>
  4062e0:	3330      	adds	r3, #48	; 0x30
  4062e2:	3802      	subs	r0, #2
  4062e4:	b2d9      	uxtb	r1, r3
  4062e6:	4284      	cmp	r4, r0
  4062e8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4062ec:	f240 8165 	bls.w	4065ba <_svfprintf_r+0x141e>
  4062f0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4062f4:	4613      	mov	r3, r2
  4062f6:	e001      	b.n	4062fc <_svfprintf_r+0x1160>
  4062f8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4062fc:	f800 1b01 	strb.w	r1, [r0], #1
  406300:	42a3      	cmp	r3, r4
  406302:	d1f9      	bne.n	4062f8 <_svfprintf_r+0x115c>
  406304:	3301      	adds	r3, #1
  406306:	1a9b      	subs	r3, r3, r2
  406308:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40630c:	4413      	add	r3, r2
  40630e:	aa21      	add	r2, sp, #132	; 0x84
  406310:	1a9b      	subs	r3, r3, r2
  406312:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  406314:	931b      	str	r3, [sp, #108]	; 0x6c
  406316:	2a01      	cmp	r2, #1
  406318:	4413      	add	r3, r2
  40631a:	930e      	str	r3, [sp, #56]	; 0x38
  40631c:	f340 8119 	ble.w	406552 <_svfprintf_r+0x13b6>
  406320:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406322:	9a19      	ldr	r2, [sp, #100]	; 0x64
  406324:	4413      	add	r3, r2
  406326:	930e      	str	r3, [sp, #56]	; 0x38
  406328:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40632c:	9308      	str	r3, [sp, #32]
  40632e:	2300      	movs	r3, #0
  406330:	9312      	str	r3, [sp, #72]	; 0x48
  406332:	e6cf      	b.n	4060d4 <_svfprintf_r+0xf38>
  406334:	aa25      	add	r2, sp, #148	; 0x94
  406336:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406338:	980c      	ldr	r0, [sp, #48]	; 0x30
  40633a:	f003 fb51 	bl	4099e0 <__ssprint_r>
  40633e:	2800      	cmp	r0, #0
  406340:	f47e affe 	bne.w	405340 <_svfprintf_r+0x1a4>
  406344:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406346:	46c8      	mov	r8, r9
  406348:	e4d7      	b.n	405cfa <_svfprintf_r+0xb5e>
  40634a:	4623      	mov	r3, r4
  40634c:	e6a2      	b.n	406094 <_svfprintf_r+0xef8>
  40634e:	aa25      	add	r2, sp, #148	; 0x94
  406350:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406352:	980c      	ldr	r0, [sp, #48]	; 0x30
  406354:	f003 fb44 	bl	4099e0 <__ssprint_r>
  406358:	2800      	cmp	r0, #0
  40635a:	f47e aff1 	bne.w	405340 <_svfprintf_r+0x1a4>
  40635e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  406360:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  406362:	46c8      	mov	r8, r9
  406364:	e5ae      	b.n	405ec4 <_svfprintf_r+0xd28>
  406366:	aa25      	add	r2, sp, #148	; 0x94
  406368:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40636a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40636c:	f003 fb38 	bl	4099e0 <__ssprint_r>
  406370:	2800      	cmp	r0, #0
  406372:	f47e afe5 	bne.w	405340 <_svfprintf_r+0x1a4>
  406376:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  406378:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40637a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40637c:	1a9a      	subs	r2, r3, r2
  40637e:	46c8      	mov	r8, r9
  406380:	e5b8      	b.n	405ef4 <_svfprintf_r+0xd58>
  406382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406384:	9612      	str	r6, [sp, #72]	; 0x48
  406386:	2b06      	cmp	r3, #6
  406388:	bf28      	it	cs
  40638a:	2306      	movcs	r3, #6
  40638c:	960a      	str	r6, [sp, #40]	; 0x28
  40638e:	4637      	mov	r7, r6
  406390:	9308      	str	r3, [sp, #32]
  406392:	950f      	str	r5, [sp, #60]	; 0x3c
  406394:	f8cd b01c 	str.w	fp, [sp, #28]
  406398:	930e      	str	r3, [sp, #56]	; 0x38
  40639a:	4e74      	ldr	r6, [pc, #464]	; (40656c <_svfprintf_r+0x13d0>)
  40639c:	f7ff b816 	b.w	4053cc <_svfprintf_r+0x230>
  4063a0:	a823      	add	r0, sp, #140	; 0x8c
  4063a2:	a920      	add	r1, sp, #128	; 0x80
  4063a4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4063a6:	9004      	str	r0, [sp, #16]
  4063a8:	9103      	str	r1, [sp, #12]
  4063aa:	a81f      	add	r0, sp, #124	; 0x7c
  4063ac:	2103      	movs	r1, #3
  4063ae:	9002      	str	r0, [sp, #8]
  4063b0:	9a08      	ldr	r2, [sp, #32]
  4063b2:	9501      	str	r5, [sp, #4]
  4063b4:	463b      	mov	r3, r7
  4063b6:	9100      	str	r1, [sp, #0]
  4063b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4063ba:	f001 f8f1 	bl	4075a0 <_dtoa_r>
  4063be:	4606      	mov	r6, r0
  4063c0:	1944      	adds	r4, r0, r5
  4063c2:	e72b      	b.n	40621c <_svfprintf_r+0x1080>
  4063c4:	2306      	movs	r3, #6
  4063c6:	930a      	str	r3, [sp, #40]	; 0x28
  4063c8:	e61d      	b.n	406006 <_svfprintf_r+0xe6a>
  4063ca:	272d      	movs	r7, #45	; 0x2d
  4063cc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4063d0:	f7ff bacd 	b.w	40596e <_svfprintf_r+0x7d2>
  4063d4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4063d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4063d8:	4413      	add	r3, r2
  4063da:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4063dc:	930e      	str	r3, [sp, #56]	; 0x38
  4063de:	2a00      	cmp	r2, #0
  4063e0:	f340 80b0 	ble.w	406544 <_svfprintf_r+0x13a8>
  4063e4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4063e8:	9308      	str	r3, [sp, #32]
  4063ea:	2367      	movs	r3, #103	; 0x67
  4063ec:	9311      	str	r3, [sp, #68]	; 0x44
  4063ee:	e671      	b.n	4060d4 <_svfprintf_r+0xf38>
  4063f0:	2b00      	cmp	r3, #0
  4063f2:	f340 80c3 	ble.w	40657c <_svfprintf_r+0x13e0>
  4063f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4063f8:	2a00      	cmp	r2, #0
  4063fa:	f040 8099 	bne.w	406530 <_svfprintf_r+0x1394>
  4063fe:	f01b 0f01 	tst.w	fp, #1
  406402:	f040 8095 	bne.w	406530 <_svfprintf_r+0x1394>
  406406:	9308      	str	r3, [sp, #32]
  406408:	930e      	str	r3, [sp, #56]	; 0x38
  40640a:	e663      	b.n	4060d4 <_svfprintf_r+0xf38>
  40640c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40640e:	9308      	str	r3, [sp, #32]
  406410:	930e      	str	r3, [sp, #56]	; 0x38
  406412:	900a      	str	r0, [sp, #40]	; 0x28
  406414:	950f      	str	r5, [sp, #60]	; 0x3c
  406416:	f8cd b01c 	str.w	fp, [sp, #28]
  40641a:	9012      	str	r0, [sp, #72]	; 0x48
  40641c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  406420:	f7fe bfd4 	b.w	4053cc <_svfprintf_r+0x230>
  406424:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406426:	2b47      	cmp	r3, #71	; 0x47
  406428:	f47f ae20 	bne.w	40606c <_svfprintf_r+0xed0>
  40642c:	f01b 0f01 	tst.w	fp, #1
  406430:	f47f aeee 	bne.w	406210 <_svfprintf_r+0x1074>
  406434:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  406436:	1b9b      	subs	r3, r3, r6
  406438:	9313      	str	r3, [sp, #76]	; 0x4c
  40643a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40643c:	2b47      	cmp	r3, #71	; 0x47
  40643e:	f43f af18 	beq.w	406272 <_svfprintf_r+0x10d6>
  406442:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  406444:	9312      	str	r3, [sp, #72]	; 0x48
  406446:	e721      	b.n	40628c <_svfprintf_r+0x10f0>
  406448:	424f      	negs	r7, r1
  40644a:	3110      	adds	r1, #16
  40644c:	4d48      	ldr	r5, [pc, #288]	; (406570 <_svfprintf_r+0x13d4>)
  40644e:	da2f      	bge.n	4064b0 <_svfprintf_r+0x1314>
  406450:	2410      	movs	r4, #16
  406452:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  406456:	e004      	b.n	406462 <_svfprintf_r+0x12c6>
  406458:	f108 0808 	add.w	r8, r8, #8
  40645c:	3f10      	subs	r7, #16
  40645e:	2f10      	cmp	r7, #16
  406460:	dd26      	ble.n	4064b0 <_svfprintf_r+0x1314>
  406462:	3301      	adds	r3, #1
  406464:	3210      	adds	r2, #16
  406466:	2b07      	cmp	r3, #7
  406468:	9227      	str	r2, [sp, #156]	; 0x9c
  40646a:	9326      	str	r3, [sp, #152]	; 0x98
  40646c:	f8c8 5000 	str.w	r5, [r8]
  406470:	f8c8 4004 	str.w	r4, [r8, #4]
  406474:	ddf0      	ble.n	406458 <_svfprintf_r+0x12bc>
  406476:	aa25      	add	r2, sp, #148	; 0x94
  406478:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40647a:	4658      	mov	r0, fp
  40647c:	f003 fab0 	bl	4099e0 <__ssprint_r>
  406480:	2800      	cmp	r0, #0
  406482:	f47e af5d 	bne.w	405340 <_svfprintf_r+0x1a4>
  406486:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  406488:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40648a:	46c8      	mov	r8, r9
  40648c:	e7e6      	b.n	40645c <_svfprintf_r+0x12c0>
  40648e:	aa25      	add	r2, sp, #148	; 0x94
  406490:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406492:	980c      	ldr	r0, [sp, #48]	; 0x30
  406494:	f003 faa4 	bl	4099e0 <__ssprint_r>
  406498:	2800      	cmp	r0, #0
  40649a:	f47e af51 	bne.w	405340 <_svfprintf_r+0x1a4>
  40649e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4064a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4064a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4064a4:	46c8      	mov	r8, r9
  4064a6:	e667      	b.n	406178 <_svfprintf_r+0xfdc>
  4064a8:	2000      	movs	r0, #0
  4064aa:	900a      	str	r0, [sp, #40]	; 0x28
  4064ac:	f7fe bed0 	b.w	405250 <_svfprintf_r+0xb4>
  4064b0:	3301      	adds	r3, #1
  4064b2:	443a      	add	r2, r7
  4064b4:	2b07      	cmp	r3, #7
  4064b6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4064ba:	9227      	str	r2, [sp, #156]	; 0x9c
  4064bc:	9326      	str	r3, [sp, #152]	; 0x98
  4064be:	f108 0808 	add.w	r8, r8, #8
  4064c2:	f77f ae5c 	ble.w	40617e <_svfprintf_r+0xfe2>
  4064c6:	aa25      	add	r2, sp, #148	; 0x94
  4064c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4064ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4064cc:	f003 fa88 	bl	4099e0 <__ssprint_r>
  4064d0:	2800      	cmp	r0, #0
  4064d2:	f47e af35 	bne.w	405340 <_svfprintf_r+0x1a4>
  4064d6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4064d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4064da:	46c8      	mov	r8, r9
  4064dc:	e64f      	b.n	40617e <_svfprintf_r+0xfe2>
  4064de:	3330      	adds	r3, #48	; 0x30
  4064e0:	2230      	movs	r2, #48	; 0x30
  4064e2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4064e6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4064ea:	ab22      	add	r3, sp, #136	; 0x88
  4064ec:	e70f      	b.n	40630e <_svfprintf_r+0x1172>
  4064ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4064f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4064f2:	4413      	add	r3, r2
  4064f4:	930e      	str	r3, [sp, #56]	; 0x38
  4064f6:	e775      	b.n	4063e4 <_svfprintf_r+0x1248>
  4064f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4064fa:	e5cb      	b.n	406094 <_svfprintf_r+0xef8>
  4064fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4064fe:	4e1d      	ldr	r6, [pc, #116]	; (406574 <_svfprintf_r+0x13d8>)
  406500:	2b00      	cmp	r3, #0
  406502:	bfb6      	itet	lt
  406504:	272d      	movlt	r7, #45	; 0x2d
  406506:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40650a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40650e:	4b1a      	ldr	r3, [pc, #104]	; (406578 <_svfprintf_r+0x13dc>)
  406510:	f7ff ba2f 	b.w	405972 <_svfprintf_r+0x7d6>
  406514:	9a16      	ldr	r2, [sp, #88]	; 0x58
  406516:	9808      	ldr	r0, [sp, #32]
  406518:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40651a:	4639      	mov	r1, r7
  40651c:	f004 f8fc 	bl	40a718 <__aeabi_dcmpeq>
  406520:	2800      	cmp	r0, #0
  406522:	f47f ae7f 	bne.w	406224 <_svfprintf_r+0x1088>
  406526:	f1c5 0501 	rsb	r5, r5, #1
  40652a:	951f      	str	r5, [sp, #124]	; 0x7c
  40652c:	442c      	add	r4, r5
  40652e:	e59e      	b.n	40606e <_svfprintf_r+0xed2>
  406530:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406532:	9a19      	ldr	r2, [sp, #100]	; 0x64
  406534:	4413      	add	r3, r2
  406536:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406538:	441a      	add	r2, r3
  40653a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40653e:	920e      	str	r2, [sp, #56]	; 0x38
  406540:	9308      	str	r3, [sp, #32]
  406542:	e5c7      	b.n	4060d4 <_svfprintf_r+0xf38>
  406544:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406546:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  406548:	f1c3 0301 	rsb	r3, r3, #1
  40654c:	441a      	add	r2, r3
  40654e:	4613      	mov	r3, r2
  406550:	e7d0      	b.n	4064f4 <_svfprintf_r+0x1358>
  406552:	f01b 0301 	ands.w	r3, fp, #1
  406556:	9312      	str	r3, [sp, #72]	; 0x48
  406558:	f47f aee2 	bne.w	406320 <_svfprintf_r+0x1184>
  40655c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40655e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  406562:	9308      	str	r3, [sp, #32]
  406564:	e5b6      	b.n	4060d4 <_svfprintf_r+0xf38>
  406566:	bf00      	nop
  406568:	66666667 	.word	0x66666667
  40656c:	00423708 	.word	0x00423708
  406570:	00423724 	.word	0x00423724
  406574:	004236dc 	.word	0x004236dc
  406578:	004236d8 	.word	0x004236d8
  40657c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40657e:	b913      	cbnz	r3, 406586 <_svfprintf_r+0x13ea>
  406580:	f01b 0f01 	tst.w	fp, #1
  406584:	d002      	beq.n	40658c <_svfprintf_r+0x13f0>
  406586:	9b19      	ldr	r3, [sp, #100]	; 0x64
  406588:	3301      	adds	r3, #1
  40658a:	e7d4      	b.n	406536 <_svfprintf_r+0x139a>
  40658c:	2301      	movs	r3, #1
  40658e:	e73a      	b.n	406406 <_svfprintf_r+0x126a>
  406590:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  406592:	f89a 3001 	ldrb.w	r3, [sl, #1]
  406596:	6828      	ldr	r0, [r5, #0]
  406598:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40659c:	900a      	str	r0, [sp, #40]	; 0x28
  40659e:	4628      	mov	r0, r5
  4065a0:	3004      	adds	r0, #4
  4065a2:	46a2      	mov	sl, r4
  4065a4:	900f      	str	r0, [sp, #60]	; 0x3c
  4065a6:	f7fe be51 	b.w	40524c <_svfprintf_r+0xb0>
  4065aa:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4065ae:	f7ff b867 	b.w	405680 <_svfprintf_r+0x4e4>
  4065b2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4065b6:	f7ff ba15 	b.w	4059e4 <_svfprintf_r+0x848>
  4065ba:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4065be:	e6a6      	b.n	40630e <_svfprintf_r+0x1172>
  4065c0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4065c4:	f7ff b8eb 	b.w	40579e <_svfprintf_r+0x602>
  4065c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4065ca:	230c      	movs	r3, #12
  4065cc:	6013      	str	r3, [r2, #0]
  4065ce:	f04f 33ff 	mov.w	r3, #4294967295
  4065d2:	9309      	str	r3, [sp, #36]	; 0x24
  4065d4:	f7fe bebd 	b.w	405352 <_svfprintf_r+0x1b6>
  4065d8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4065dc:	f7ff b99a 	b.w	405914 <_svfprintf_r+0x778>
  4065e0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4065e4:	f7ff b976 	b.w	4058d4 <_svfprintf_r+0x738>
  4065e8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4065ec:	f7ff b959 	b.w	4058a2 <_svfprintf_r+0x706>
  4065f0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4065f4:	f7ff b912 	b.w	40581c <_svfprintf_r+0x680>

004065f8 <__sprint_r.part.0>:
  4065f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4065fc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4065fe:	049c      	lsls	r4, r3, #18
  406600:	4693      	mov	fp, r2
  406602:	d52f      	bpl.n	406664 <__sprint_r.part.0+0x6c>
  406604:	6893      	ldr	r3, [r2, #8]
  406606:	6812      	ldr	r2, [r2, #0]
  406608:	b353      	cbz	r3, 406660 <__sprint_r.part.0+0x68>
  40660a:	460e      	mov	r6, r1
  40660c:	4607      	mov	r7, r0
  40660e:	f102 0908 	add.w	r9, r2, #8
  406612:	e919 0420 	ldmdb	r9, {r5, sl}
  406616:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40661a:	d017      	beq.n	40664c <__sprint_r.part.0+0x54>
  40661c:	3d04      	subs	r5, #4
  40661e:	2400      	movs	r4, #0
  406620:	e001      	b.n	406626 <__sprint_r.part.0+0x2e>
  406622:	45a0      	cmp	r8, r4
  406624:	d010      	beq.n	406648 <__sprint_r.part.0+0x50>
  406626:	4632      	mov	r2, r6
  406628:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40662c:	4638      	mov	r0, r7
  40662e:	f002 f87b 	bl	408728 <_fputwc_r>
  406632:	1c43      	adds	r3, r0, #1
  406634:	f104 0401 	add.w	r4, r4, #1
  406638:	d1f3      	bne.n	406622 <__sprint_r.part.0+0x2a>
  40663a:	2300      	movs	r3, #0
  40663c:	f8cb 3008 	str.w	r3, [fp, #8]
  406640:	f8cb 3004 	str.w	r3, [fp, #4]
  406644:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406648:	f8db 3008 	ldr.w	r3, [fp, #8]
  40664c:	f02a 0a03 	bic.w	sl, sl, #3
  406650:	eba3 030a 	sub.w	r3, r3, sl
  406654:	f8cb 3008 	str.w	r3, [fp, #8]
  406658:	f109 0908 	add.w	r9, r9, #8
  40665c:	2b00      	cmp	r3, #0
  40665e:	d1d8      	bne.n	406612 <__sprint_r.part.0+0x1a>
  406660:	2000      	movs	r0, #0
  406662:	e7ea      	b.n	40663a <__sprint_r.part.0+0x42>
  406664:	f002 f9ca 	bl	4089fc <__sfvwrite_r>
  406668:	2300      	movs	r3, #0
  40666a:	f8cb 3008 	str.w	r3, [fp, #8]
  40666e:	f8cb 3004 	str.w	r3, [fp, #4]
  406672:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406676:	bf00      	nop

00406678 <_vfiprintf_r>:
  406678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40667c:	b0ad      	sub	sp, #180	; 0xb4
  40667e:	461d      	mov	r5, r3
  406680:	468b      	mov	fp, r1
  406682:	4690      	mov	r8, r2
  406684:	9307      	str	r3, [sp, #28]
  406686:	9006      	str	r0, [sp, #24]
  406688:	b118      	cbz	r0, 406692 <_vfiprintf_r+0x1a>
  40668a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40668c:	2b00      	cmp	r3, #0
  40668e:	f000 80f3 	beq.w	406878 <_vfiprintf_r+0x200>
  406692:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406696:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40669a:	07df      	lsls	r7, r3, #31
  40669c:	b281      	uxth	r1, r0
  40669e:	d402      	bmi.n	4066a6 <_vfiprintf_r+0x2e>
  4066a0:	058e      	lsls	r6, r1, #22
  4066a2:	f140 80fc 	bpl.w	40689e <_vfiprintf_r+0x226>
  4066a6:	048c      	lsls	r4, r1, #18
  4066a8:	d40a      	bmi.n	4066c0 <_vfiprintf_r+0x48>
  4066aa:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4066ae:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4066b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4066b6:	f8ab 100c 	strh.w	r1, [fp, #12]
  4066ba:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4066be:	b289      	uxth	r1, r1
  4066c0:	0708      	lsls	r0, r1, #28
  4066c2:	f140 80b3 	bpl.w	40682c <_vfiprintf_r+0x1b4>
  4066c6:	f8db 3010 	ldr.w	r3, [fp, #16]
  4066ca:	2b00      	cmp	r3, #0
  4066cc:	f000 80ae 	beq.w	40682c <_vfiprintf_r+0x1b4>
  4066d0:	f001 031a 	and.w	r3, r1, #26
  4066d4:	2b0a      	cmp	r3, #10
  4066d6:	f000 80b5 	beq.w	406844 <_vfiprintf_r+0x1cc>
  4066da:	2300      	movs	r3, #0
  4066dc:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4066e0:	930b      	str	r3, [sp, #44]	; 0x2c
  4066e2:	9311      	str	r3, [sp, #68]	; 0x44
  4066e4:	9310      	str	r3, [sp, #64]	; 0x40
  4066e6:	9303      	str	r3, [sp, #12]
  4066e8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4066ec:	46ca      	mov	sl, r9
  4066ee:	f8cd b010 	str.w	fp, [sp, #16]
  4066f2:	f898 3000 	ldrb.w	r3, [r8]
  4066f6:	4644      	mov	r4, r8
  4066f8:	b1fb      	cbz	r3, 40673a <_vfiprintf_r+0xc2>
  4066fa:	2b25      	cmp	r3, #37	; 0x25
  4066fc:	d102      	bne.n	406704 <_vfiprintf_r+0x8c>
  4066fe:	e01c      	b.n	40673a <_vfiprintf_r+0xc2>
  406700:	2b25      	cmp	r3, #37	; 0x25
  406702:	d003      	beq.n	40670c <_vfiprintf_r+0x94>
  406704:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  406708:	2b00      	cmp	r3, #0
  40670a:	d1f9      	bne.n	406700 <_vfiprintf_r+0x88>
  40670c:	eba4 0508 	sub.w	r5, r4, r8
  406710:	b19d      	cbz	r5, 40673a <_vfiprintf_r+0xc2>
  406712:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406714:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406716:	f8ca 8000 	str.w	r8, [sl]
  40671a:	3301      	adds	r3, #1
  40671c:	442a      	add	r2, r5
  40671e:	2b07      	cmp	r3, #7
  406720:	f8ca 5004 	str.w	r5, [sl, #4]
  406724:	9211      	str	r2, [sp, #68]	; 0x44
  406726:	9310      	str	r3, [sp, #64]	; 0x40
  406728:	dd7a      	ble.n	406820 <_vfiprintf_r+0x1a8>
  40672a:	2a00      	cmp	r2, #0
  40672c:	f040 84b0 	bne.w	407090 <_vfiprintf_r+0xa18>
  406730:	9b03      	ldr	r3, [sp, #12]
  406732:	9210      	str	r2, [sp, #64]	; 0x40
  406734:	442b      	add	r3, r5
  406736:	46ca      	mov	sl, r9
  406738:	9303      	str	r3, [sp, #12]
  40673a:	7823      	ldrb	r3, [r4, #0]
  40673c:	2b00      	cmp	r3, #0
  40673e:	f000 83e0 	beq.w	406f02 <_vfiprintf_r+0x88a>
  406742:	2000      	movs	r0, #0
  406744:	f04f 0300 	mov.w	r3, #0
  406748:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40674c:	f104 0801 	add.w	r8, r4, #1
  406750:	7862      	ldrb	r2, [r4, #1]
  406752:	4605      	mov	r5, r0
  406754:	4606      	mov	r6, r0
  406756:	4603      	mov	r3, r0
  406758:	f04f 34ff 	mov.w	r4, #4294967295
  40675c:	f108 0801 	add.w	r8, r8, #1
  406760:	f1a2 0120 	sub.w	r1, r2, #32
  406764:	2958      	cmp	r1, #88	; 0x58
  406766:	f200 82de 	bhi.w	406d26 <_vfiprintf_r+0x6ae>
  40676a:	e8df f011 	tbh	[pc, r1, lsl #1]
  40676e:	0221      	.short	0x0221
  406770:	02dc02dc 	.word	0x02dc02dc
  406774:	02dc0229 	.word	0x02dc0229
  406778:	02dc02dc 	.word	0x02dc02dc
  40677c:	02dc02dc 	.word	0x02dc02dc
  406780:	028902dc 	.word	0x028902dc
  406784:	02dc0295 	.word	0x02dc0295
  406788:	02bd00a2 	.word	0x02bd00a2
  40678c:	019f02dc 	.word	0x019f02dc
  406790:	01a401a4 	.word	0x01a401a4
  406794:	01a401a4 	.word	0x01a401a4
  406798:	01a401a4 	.word	0x01a401a4
  40679c:	01a401a4 	.word	0x01a401a4
  4067a0:	02dc01a4 	.word	0x02dc01a4
  4067a4:	02dc02dc 	.word	0x02dc02dc
  4067a8:	02dc02dc 	.word	0x02dc02dc
  4067ac:	02dc02dc 	.word	0x02dc02dc
  4067b0:	02dc02dc 	.word	0x02dc02dc
  4067b4:	01b202dc 	.word	0x01b202dc
  4067b8:	02dc02dc 	.word	0x02dc02dc
  4067bc:	02dc02dc 	.word	0x02dc02dc
  4067c0:	02dc02dc 	.word	0x02dc02dc
  4067c4:	02dc02dc 	.word	0x02dc02dc
  4067c8:	02dc02dc 	.word	0x02dc02dc
  4067cc:	02dc0197 	.word	0x02dc0197
  4067d0:	02dc02dc 	.word	0x02dc02dc
  4067d4:	02dc02dc 	.word	0x02dc02dc
  4067d8:	02dc019b 	.word	0x02dc019b
  4067dc:	025302dc 	.word	0x025302dc
  4067e0:	02dc02dc 	.word	0x02dc02dc
  4067e4:	02dc02dc 	.word	0x02dc02dc
  4067e8:	02dc02dc 	.word	0x02dc02dc
  4067ec:	02dc02dc 	.word	0x02dc02dc
  4067f0:	02dc02dc 	.word	0x02dc02dc
  4067f4:	021b025a 	.word	0x021b025a
  4067f8:	02dc02dc 	.word	0x02dc02dc
  4067fc:	026e02dc 	.word	0x026e02dc
  406800:	02dc021b 	.word	0x02dc021b
  406804:	027302dc 	.word	0x027302dc
  406808:	01f502dc 	.word	0x01f502dc
  40680c:	02090182 	.word	0x02090182
  406810:	02dc02d7 	.word	0x02dc02d7
  406814:	02dc029a 	.word	0x02dc029a
  406818:	02dc00a7 	.word	0x02dc00a7
  40681c:	022e02dc 	.word	0x022e02dc
  406820:	f10a 0a08 	add.w	sl, sl, #8
  406824:	9b03      	ldr	r3, [sp, #12]
  406826:	442b      	add	r3, r5
  406828:	9303      	str	r3, [sp, #12]
  40682a:	e786      	b.n	40673a <_vfiprintf_r+0xc2>
  40682c:	4659      	mov	r1, fp
  40682e:	9806      	ldr	r0, [sp, #24]
  406830:	f000 fdac 	bl	40738c <__swsetup_r>
  406834:	bb18      	cbnz	r0, 40687e <_vfiprintf_r+0x206>
  406836:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40683a:	f001 031a 	and.w	r3, r1, #26
  40683e:	2b0a      	cmp	r3, #10
  406840:	f47f af4b 	bne.w	4066da <_vfiprintf_r+0x62>
  406844:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  406848:	2b00      	cmp	r3, #0
  40684a:	f6ff af46 	blt.w	4066da <_vfiprintf_r+0x62>
  40684e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406852:	07db      	lsls	r3, r3, #31
  406854:	d405      	bmi.n	406862 <_vfiprintf_r+0x1ea>
  406856:	058f      	lsls	r7, r1, #22
  406858:	d403      	bmi.n	406862 <_vfiprintf_r+0x1ea>
  40685a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40685e:	f002 fa91 	bl	408d84 <__retarget_lock_release_recursive>
  406862:	462b      	mov	r3, r5
  406864:	4642      	mov	r2, r8
  406866:	4659      	mov	r1, fp
  406868:	9806      	ldr	r0, [sp, #24]
  40686a:	f000 fd4d 	bl	407308 <__sbprintf>
  40686e:	9003      	str	r0, [sp, #12]
  406870:	9803      	ldr	r0, [sp, #12]
  406872:	b02d      	add	sp, #180	; 0xb4
  406874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406878:	f001 feb4 	bl	4085e4 <__sinit>
  40687c:	e709      	b.n	406692 <_vfiprintf_r+0x1a>
  40687e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406882:	07d9      	lsls	r1, r3, #31
  406884:	d404      	bmi.n	406890 <_vfiprintf_r+0x218>
  406886:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40688a:	059a      	lsls	r2, r3, #22
  40688c:	f140 84aa 	bpl.w	4071e4 <_vfiprintf_r+0xb6c>
  406890:	f04f 33ff 	mov.w	r3, #4294967295
  406894:	9303      	str	r3, [sp, #12]
  406896:	9803      	ldr	r0, [sp, #12]
  406898:	b02d      	add	sp, #180	; 0xb4
  40689a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40689e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4068a2:	f002 fa6d 	bl	408d80 <__retarget_lock_acquire_recursive>
  4068a6:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4068aa:	b281      	uxth	r1, r0
  4068ac:	e6fb      	b.n	4066a6 <_vfiprintf_r+0x2e>
  4068ae:	4276      	negs	r6, r6
  4068b0:	9207      	str	r2, [sp, #28]
  4068b2:	f043 0304 	orr.w	r3, r3, #4
  4068b6:	f898 2000 	ldrb.w	r2, [r8]
  4068ba:	e74f      	b.n	40675c <_vfiprintf_r+0xe4>
  4068bc:	9608      	str	r6, [sp, #32]
  4068be:	069e      	lsls	r6, r3, #26
  4068c0:	f100 8450 	bmi.w	407164 <_vfiprintf_r+0xaec>
  4068c4:	9907      	ldr	r1, [sp, #28]
  4068c6:	06dd      	lsls	r5, r3, #27
  4068c8:	460a      	mov	r2, r1
  4068ca:	f100 83ef 	bmi.w	4070ac <_vfiprintf_r+0xa34>
  4068ce:	0658      	lsls	r0, r3, #25
  4068d0:	f140 83ec 	bpl.w	4070ac <_vfiprintf_r+0xa34>
  4068d4:	880e      	ldrh	r6, [r1, #0]
  4068d6:	3104      	adds	r1, #4
  4068d8:	2700      	movs	r7, #0
  4068da:	2201      	movs	r2, #1
  4068dc:	9107      	str	r1, [sp, #28]
  4068de:	f04f 0100 	mov.w	r1, #0
  4068e2:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4068e6:	2500      	movs	r5, #0
  4068e8:	1c61      	adds	r1, r4, #1
  4068ea:	f000 8116 	beq.w	406b1a <_vfiprintf_r+0x4a2>
  4068ee:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4068f2:	9102      	str	r1, [sp, #8]
  4068f4:	ea56 0107 	orrs.w	r1, r6, r7
  4068f8:	f040 8114 	bne.w	406b24 <_vfiprintf_r+0x4ac>
  4068fc:	2c00      	cmp	r4, #0
  4068fe:	f040 835c 	bne.w	406fba <_vfiprintf_r+0x942>
  406902:	2a00      	cmp	r2, #0
  406904:	f040 83b7 	bne.w	407076 <_vfiprintf_r+0x9fe>
  406908:	f013 0301 	ands.w	r3, r3, #1
  40690c:	9305      	str	r3, [sp, #20]
  40690e:	f000 8457 	beq.w	4071c0 <_vfiprintf_r+0xb48>
  406912:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  406916:	2330      	movs	r3, #48	; 0x30
  406918:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40691c:	9b05      	ldr	r3, [sp, #20]
  40691e:	42a3      	cmp	r3, r4
  406920:	bfb8      	it	lt
  406922:	4623      	movlt	r3, r4
  406924:	9301      	str	r3, [sp, #4]
  406926:	b10d      	cbz	r5, 40692c <_vfiprintf_r+0x2b4>
  406928:	3301      	adds	r3, #1
  40692a:	9301      	str	r3, [sp, #4]
  40692c:	9b02      	ldr	r3, [sp, #8]
  40692e:	f013 0302 	ands.w	r3, r3, #2
  406932:	9309      	str	r3, [sp, #36]	; 0x24
  406934:	d002      	beq.n	40693c <_vfiprintf_r+0x2c4>
  406936:	9b01      	ldr	r3, [sp, #4]
  406938:	3302      	adds	r3, #2
  40693a:	9301      	str	r3, [sp, #4]
  40693c:	9b02      	ldr	r3, [sp, #8]
  40693e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  406942:	930a      	str	r3, [sp, #40]	; 0x28
  406944:	f040 8217 	bne.w	406d76 <_vfiprintf_r+0x6fe>
  406948:	9b08      	ldr	r3, [sp, #32]
  40694a:	9a01      	ldr	r2, [sp, #4]
  40694c:	1a9d      	subs	r5, r3, r2
  40694e:	2d00      	cmp	r5, #0
  406950:	f340 8211 	ble.w	406d76 <_vfiprintf_r+0x6fe>
  406954:	2d10      	cmp	r5, #16
  406956:	f340 8490 	ble.w	40727a <_vfiprintf_r+0xc02>
  40695a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40695c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40695e:	4ec4      	ldr	r6, [pc, #784]	; (406c70 <_vfiprintf_r+0x5f8>)
  406960:	46d6      	mov	lr, sl
  406962:	2710      	movs	r7, #16
  406964:	46a2      	mov	sl, r4
  406966:	4619      	mov	r1, r3
  406968:	9c06      	ldr	r4, [sp, #24]
  40696a:	e007      	b.n	40697c <_vfiprintf_r+0x304>
  40696c:	f101 0c02 	add.w	ip, r1, #2
  406970:	f10e 0e08 	add.w	lr, lr, #8
  406974:	4601      	mov	r1, r0
  406976:	3d10      	subs	r5, #16
  406978:	2d10      	cmp	r5, #16
  40697a:	dd11      	ble.n	4069a0 <_vfiprintf_r+0x328>
  40697c:	1c48      	adds	r0, r1, #1
  40697e:	3210      	adds	r2, #16
  406980:	2807      	cmp	r0, #7
  406982:	9211      	str	r2, [sp, #68]	; 0x44
  406984:	e88e 00c0 	stmia.w	lr, {r6, r7}
  406988:	9010      	str	r0, [sp, #64]	; 0x40
  40698a:	ddef      	ble.n	40696c <_vfiprintf_r+0x2f4>
  40698c:	2a00      	cmp	r2, #0
  40698e:	f040 81e4 	bne.w	406d5a <_vfiprintf_r+0x6e2>
  406992:	3d10      	subs	r5, #16
  406994:	2d10      	cmp	r5, #16
  406996:	4611      	mov	r1, r2
  406998:	f04f 0c01 	mov.w	ip, #1
  40699c:	46ce      	mov	lr, r9
  40699e:	dced      	bgt.n	40697c <_vfiprintf_r+0x304>
  4069a0:	4654      	mov	r4, sl
  4069a2:	4661      	mov	r1, ip
  4069a4:	46f2      	mov	sl, lr
  4069a6:	442a      	add	r2, r5
  4069a8:	2907      	cmp	r1, #7
  4069aa:	9211      	str	r2, [sp, #68]	; 0x44
  4069ac:	f8ca 6000 	str.w	r6, [sl]
  4069b0:	f8ca 5004 	str.w	r5, [sl, #4]
  4069b4:	9110      	str	r1, [sp, #64]	; 0x40
  4069b6:	f300 82ec 	bgt.w	406f92 <_vfiprintf_r+0x91a>
  4069ba:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4069be:	f10a 0a08 	add.w	sl, sl, #8
  4069c2:	1c48      	adds	r0, r1, #1
  4069c4:	2d00      	cmp	r5, #0
  4069c6:	f040 81de 	bne.w	406d86 <_vfiprintf_r+0x70e>
  4069ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4069cc:	2b00      	cmp	r3, #0
  4069ce:	f000 81f8 	beq.w	406dc2 <_vfiprintf_r+0x74a>
  4069d2:	3202      	adds	r2, #2
  4069d4:	a90e      	add	r1, sp, #56	; 0x38
  4069d6:	2302      	movs	r3, #2
  4069d8:	2807      	cmp	r0, #7
  4069da:	9211      	str	r2, [sp, #68]	; 0x44
  4069dc:	9010      	str	r0, [sp, #64]	; 0x40
  4069de:	e88a 000a 	stmia.w	sl, {r1, r3}
  4069e2:	f340 81ea 	ble.w	406dba <_vfiprintf_r+0x742>
  4069e6:	2a00      	cmp	r2, #0
  4069e8:	f040 838c 	bne.w	407104 <_vfiprintf_r+0xa8c>
  4069ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4069ee:	2b80      	cmp	r3, #128	; 0x80
  4069f0:	f04f 0001 	mov.w	r0, #1
  4069f4:	4611      	mov	r1, r2
  4069f6:	46ca      	mov	sl, r9
  4069f8:	f040 81e7 	bne.w	406dca <_vfiprintf_r+0x752>
  4069fc:	9b08      	ldr	r3, [sp, #32]
  4069fe:	9d01      	ldr	r5, [sp, #4]
  406a00:	1b5e      	subs	r6, r3, r5
  406a02:	2e00      	cmp	r6, #0
  406a04:	f340 81e1 	ble.w	406dca <_vfiprintf_r+0x752>
  406a08:	2e10      	cmp	r6, #16
  406a0a:	4d9a      	ldr	r5, [pc, #616]	; (406c74 <_vfiprintf_r+0x5fc>)
  406a0c:	f340 8450 	ble.w	4072b0 <_vfiprintf_r+0xc38>
  406a10:	46d4      	mov	ip, sl
  406a12:	2710      	movs	r7, #16
  406a14:	46a2      	mov	sl, r4
  406a16:	9c06      	ldr	r4, [sp, #24]
  406a18:	e007      	b.n	406a2a <_vfiprintf_r+0x3b2>
  406a1a:	f101 0e02 	add.w	lr, r1, #2
  406a1e:	f10c 0c08 	add.w	ip, ip, #8
  406a22:	4601      	mov	r1, r0
  406a24:	3e10      	subs	r6, #16
  406a26:	2e10      	cmp	r6, #16
  406a28:	dd11      	ble.n	406a4e <_vfiprintf_r+0x3d6>
  406a2a:	1c48      	adds	r0, r1, #1
  406a2c:	3210      	adds	r2, #16
  406a2e:	2807      	cmp	r0, #7
  406a30:	9211      	str	r2, [sp, #68]	; 0x44
  406a32:	e88c 00a0 	stmia.w	ip, {r5, r7}
  406a36:	9010      	str	r0, [sp, #64]	; 0x40
  406a38:	ddef      	ble.n	406a1a <_vfiprintf_r+0x3a2>
  406a3a:	2a00      	cmp	r2, #0
  406a3c:	f040 829d 	bne.w	406f7a <_vfiprintf_r+0x902>
  406a40:	3e10      	subs	r6, #16
  406a42:	2e10      	cmp	r6, #16
  406a44:	f04f 0e01 	mov.w	lr, #1
  406a48:	4611      	mov	r1, r2
  406a4a:	46cc      	mov	ip, r9
  406a4c:	dced      	bgt.n	406a2a <_vfiprintf_r+0x3b2>
  406a4e:	4654      	mov	r4, sl
  406a50:	46e2      	mov	sl, ip
  406a52:	4432      	add	r2, r6
  406a54:	f1be 0f07 	cmp.w	lr, #7
  406a58:	9211      	str	r2, [sp, #68]	; 0x44
  406a5a:	e88a 0060 	stmia.w	sl, {r5, r6}
  406a5e:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  406a62:	f300 8369 	bgt.w	407138 <_vfiprintf_r+0xac0>
  406a66:	f10a 0a08 	add.w	sl, sl, #8
  406a6a:	f10e 0001 	add.w	r0, lr, #1
  406a6e:	4671      	mov	r1, lr
  406a70:	e1ab      	b.n	406dca <_vfiprintf_r+0x752>
  406a72:	9608      	str	r6, [sp, #32]
  406a74:	f013 0220 	ands.w	r2, r3, #32
  406a78:	f040 838c 	bne.w	407194 <_vfiprintf_r+0xb1c>
  406a7c:	f013 0110 	ands.w	r1, r3, #16
  406a80:	f040 831a 	bne.w	4070b8 <_vfiprintf_r+0xa40>
  406a84:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  406a88:	f000 8316 	beq.w	4070b8 <_vfiprintf_r+0xa40>
  406a8c:	9807      	ldr	r0, [sp, #28]
  406a8e:	460a      	mov	r2, r1
  406a90:	4601      	mov	r1, r0
  406a92:	3104      	adds	r1, #4
  406a94:	8806      	ldrh	r6, [r0, #0]
  406a96:	9107      	str	r1, [sp, #28]
  406a98:	2700      	movs	r7, #0
  406a9a:	e720      	b.n	4068de <_vfiprintf_r+0x266>
  406a9c:	9608      	str	r6, [sp, #32]
  406a9e:	f043 0310 	orr.w	r3, r3, #16
  406aa2:	e7e7      	b.n	406a74 <_vfiprintf_r+0x3fc>
  406aa4:	9608      	str	r6, [sp, #32]
  406aa6:	f043 0310 	orr.w	r3, r3, #16
  406aaa:	e708      	b.n	4068be <_vfiprintf_r+0x246>
  406aac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406ab0:	f898 2000 	ldrb.w	r2, [r8]
  406ab4:	e652      	b.n	40675c <_vfiprintf_r+0xe4>
  406ab6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406aba:	2600      	movs	r6, #0
  406abc:	f818 2b01 	ldrb.w	r2, [r8], #1
  406ac0:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  406ac4:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  406ac8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406acc:	2909      	cmp	r1, #9
  406ace:	d9f5      	bls.n	406abc <_vfiprintf_r+0x444>
  406ad0:	e646      	b.n	406760 <_vfiprintf_r+0xe8>
  406ad2:	9608      	str	r6, [sp, #32]
  406ad4:	2800      	cmp	r0, #0
  406ad6:	f040 8408 	bne.w	4072ea <_vfiprintf_r+0xc72>
  406ada:	f043 0310 	orr.w	r3, r3, #16
  406ade:	069e      	lsls	r6, r3, #26
  406ae0:	f100 834c 	bmi.w	40717c <_vfiprintf_r+0xb04>
  406ae4:	06dd      	lsls	r5, r3, #27
  406ae6:	f100 82f3 	bmi.w	4070d0 <_vfiprintf_r+0xa58>
  406aea:	0658      	lsls	r0, r3, #25
  406aec:	f140 82f0 	bpl.w	4070d0 <_vfiprintf_r+0xa58>
  406af0:	9d07      	ldr	r5, [sp, #28]
  406af2:	f9b5 6000 	ldrsh.w	r6, [r5]
  406af6:	462a      	mov	r2, r5
  406af8:	17f7      	asrs	r7, r6, #31
  406afa:	3204      	adds	r2, #4
  406afc:	4630      	mov	r0, r6
  406afe:	4639      	mov	r1, r7
  406b00:	9207      	str	r2, [sp, #28]
  406b02:	2800      	cmp	r0, #0
  406b04:	f171 0200 	sbcs.w	r2, r1, #0
  406b08:	f2c0 835d 	blt.w	4071c6 <_vfiprintf_r+0xb4e>
  406b0c:	1c61      	adds	r1, r4, #1
  406b0e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406b12:	f04f 0201 	mov.w	r2, #1
  406b16:	f47f aeea 	bne.w	4068ee <_vfiprintf_r+0x276>
  406b1a:	ea56 0107 	orrs.w	r1, r6, r7
  406b1e:	f000 824d 	beq.w	406fbc <_vfiprintf_r+0x944>
  406b22:	9302      	str	r3, [sp, #8]
  406b24:	2a01      	cmp	r2, #1
  406b26:	f000 828c 	beq.w	407042 <_vfiprintf_r+0x9ca>
  406b2a:	2a02      	cmp	r2, #2
  406b2c:	f040 825c 	bne.w	406fe8 <_vfiprintf_r+0x970>
  406b30:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406b32:	46cb      	mov	fp, r9
  406b34:	0933      	lsrs	r3, r6, #4
  406b36:	f006 010f 	and.w	r1, r6, #15
  406b3a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  406b3e:	093a      	lsrs	r2, r7, #4
  406b40:	461e      	mov	r6, r3
  406b42:	4617      	mov	r7, r2
  406b44:	5c43      	ldrb	r3, [r0, r1]
  406b46:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  406b4a:	ea56 0307 	orrs.w	r3, r6, r7
  406b4e:	d1f1      	bne.n	406b34 <_vfiprintf_r+0x4bc>
  406b50:	eba9 030b 	sub.w	r3, r9, fp
  406b54:	9305      	str	r3, [sp, #20]
  406b56:	e6e1      	b.n	40691c <_vfiprintf_r+0x2a4>
  406b58:	2800      	cmp	r0, #0
  406b5a:	f040 83c0 	bne.w	4072de <_vfiprintf_r+0xc66>
  406b5e:	0699      	lsls	r1, r3, #26
  406b60:	f100 8367 	bmi.w	407232 <_vfiprintf_r+0xbba>
  406b64:	06da      	lsls	r2, r3, #27
  406b66:	f100 80f1 	bmi.w	406d4c <_vfiprintf_r+0x6d4>
  406b6a:	065b      	lsls	r3, r3, #25
  406b6c:	f140 80ee 	bpl.w	406d4c <_vfiprintf_r+0x6d4>
  406b70:	9a07      	ldr	r2, [sp, #28]
  406b72:	6813      	ldr	r3, [r2, #0]
  406b74:	3204      	adds	r2, #4
  406b76:	9207      	str	r2, [sp, #28]
  406b78:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  406b7c:	801a      	strh	r2, [r3, #0]
  406b7e:	e5b8      	b.n	4066f2 <_vfiprintf_r+0x7a>
  406b80:	9807      	ldr	r0, [sp, #28]
  406b82:	4a3d      	ldr	r2, [pc, #244]	; (406c78 <_vfiprintf_r+0x600>)
  406b84:	9608      	str	r6, [sp, #32]
  406b86:	920b      	str	r2, [sp, #44]	; 0x2c
  406b88:	6806      	ldr	r6, [r0, #0]
  406b8a:	2278      	movs	r2, #120	; 0x78
  406b8c:	2130      	movs	r1, #48	; 0x30
  406b8e:	3004      	adds	r0, #4
  406b90:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  406b94:	f043 0302 	orr.w	r3, r3, #2
  406b98:	9007      	str	r0, [sp, #28]
  406b9a:	2700      	movs	r7, #0
  406b9c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  406ba0:	2202      	movs	r2, #2
  406ba2:	e69c      	b.n	4068de <_vfiprintf_r+0x266>
  406ba4:	9608      	str	r6, [sp, #32]
  406ba6:	2800      	cmp	r0, #0
  406ba8:	d099      	beq.n	406ade <_vfiprintf_r+0x466>
  406baa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406bae:	e796      	b.n	406ade <_vfiprintf_r+0x466>
  406bb0:	f898 2000 	ldrb.w	r2, [r8]
  406bb4:	2d00      	cmp	r5, #0
  406bb6:	f47f add1 	bne.w	40675c <_vfiprintf_r+0xe4>
  406bba:	2001      	movs	r0, #1
  406bbc:	2520      	movs	r5, #32
  406bbe:	e5cd      	b.n	40675c <_vfiprintf_r+0xe4>
  406bc0:	f043 0301 	orr.w	r3, r3, #1
  406bc4:	f898 2000 	ldrb.w	r2, [r8]
  406bc8:	e5c8      	b.n	40675c <_vfiprintf_r+0xe4>
  406bca:	9608      	str	r6, [sp, #32]
  406bcc:	2800      	cmp	r0, #0
  406bce:	f040 8393 	bne.w	4072f8 <_vfiprintf_r+0xc80>
  406bd2:	4929      	ldr	r1, [pc, #164]	; (406c78 <_vfiprintf_r+0x600>)
  406bd4:	910b      	str	r1, [sp, #44]	; 0x2c
  406bd6:	069f      	lsls	r7, r3, #26
  406bd8:	f100 82e8 	bmi.w	4071ac <_vfiprintf_r+0xb34>
  406bdc:	9807      	ldr	r0, [sp, #28]
  406bde:	06de      	lsls	r6, r3, #27
  406be0:	4601      	mov	r1, r0
  406be2:	f100 8270 	bmi.w	4070c6 <_vfiprintf_r+0xa4e>
  406be6:	065d      	lsls	r5, r3, #25
  406be8:	f140 826d 	bpl.w	4070c6 <_vfiprintf_r+0xa4e>
  406bec:	3104      	adds	r1, #4
  406bee:	8806      	ldrh	r6, [r0, #0]
  406bf0:	9107      	str	r1, [sp, #28]
  406bf2:	2700      	movs	r7, #0
  406bf4:	07d8      	lsls	r0, r3, #31
  406bf6:	f140 8222 	bpl.w	40703e <_vfiprintf_r+0x9c6>
  406bfa:	ea56 0107 	orrs.w	r1, r6, r7
  406bfe:	f000 821e 	beq.w	40703e <_vfiprintf_r+0x9c6>
  406c02:	2130      	movs	r1, #48	; 0x30
  406c04:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  406c08:	f043 0302 	orr.w	r3, r3, #2
  406c0c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  406c10:	2202      	movs	r2, #2
  406c12:	e664      	b.n	4068de <_vfiprintf_r+0x266>
  406c14:	9608      	str	r6, [sp, #32]
  406c16:	2800      	cmp	r0, #0
  406c18:	f040 836b 	bne.w	4072f2 <_vfiprintf_r+0xc7a>
  406c1c:	4917      	ldr	r1, [pc, #92]	; (406c7c <_vfiprintf_r+0x604>)
  406c1e:	910b      	str	r1, [sp, #44]	; 0x2c
  406c20:	e7d9      	b.n	406bd6 <_vfiprintf_r+0x55e>
  406c22:	9907      	ldr	r1, [sp, #28]
  406c24:	9608      	str	r6, [sp, #32]
  406c26:	680a      	ldr	r2, [r1, #0]
  406c28:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  406c2c:	f04f 0000 	mov.w	r0, #0
  406c30:	460a      	mov	r2, r1
  406c32:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  406c36:	3204      	adds	r2, #4
  406c38:	2001      	movs	r0, #1
  406c3a:	9001      	str	r0, [sp, #4]
  406c3c:	9207      	str	r2, [sp, #28]
  406c3e:	9005      	str	r0, [sp, #20]
  406c40:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  406c44:	9302      	str	r3, [sp, #8]
  406c46:	2400      	movs	r4, #0
  406c48:	e670      	b.n	40692c <_vfiprintf_r+0x2b4>
  406c4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406c4e:	f898 2000 	ldrb.w	r2, [r8]
  406c52:	e583      	b.n	40675c <_vfiprintf_r+0xe4>
  406c54:	f898 2000 	ldrb.w	r2, [r8]
  406c58:	2a6c      	cmp	r2, #108	; 0x6c
  406c5a:	bf03      	ittte	eq
  406c5c:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  406c60:	f043 0320 	orreq.w	r3, r3, #32
  406c64:	f108 0801 	addeq.w	r8, r8, #1
  406c68:	f043 0310 	orrne.w	r3, r3, #16
  406c6c:	e576      	b.n	40675c <_vfiprintf_r+0xe4>
  406c6e:	bf00      	nop
  406c70:	00423734 	.word	0x00423734
  406c74:	00423744 	.word	0x00423744
  406c78:	004236f4 	.word	0x004236f4
  406c7c:	004236e0 	.word	0x004236e0
  406c80:	9907      	ldr	r1, [sp, #28]
  406c82:	680e      	ldr	r6, [r1, #0]
  406c84:	460a      	mov	r2, r1
  406c86:	2e00      	cmp	r6, #0
  406c88:	f102 0204 	add.w	r2, r2, #4
  406c8c:	f6ff ae0f 	blt.w	4068ae <_vfiprintf_r+0x236>
  406c90:	9207      	str	r2, [sp, #28]
  406c92:	f898 2000 	ldrb.w	r2, [r8]
  406c96:	e561      	b.n	40675c <_vfiprintf_r+0xe4>
  406c98:	f898 2000 	ldrb.w	r2, [r8]
  406c9c:	2001      	movs	r0, #1
  406c9e:	252b      	movs	r5, #43	; 0x2b
  406ca0:	e55c      	b.n	40675c <_vfiprintf_r+0xe4>
  406ca2:	9907      	ldr	r1, [sp, #28]
  406ca4:	9608      	str	r6, [sp, #32]
  406ca6:	f8d1 b000 	ldr.w	fp, [r1]
  406caa:	f04f 0200 	mov.w	r2, #0
  406cae:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406cb2:	1d0e      	adds	r6, r1, #4
  406cb4:	f1bb 0f00 	cmp.w	fp, #0
  406cb8:	f000 82e5 	beq.w	407286 <_vfiprintf_r+0xc0e>
  406cbc:	1c67      	adds	r7, r4, #1
  406cbe:	f000 82c4 	beq.w	40724a <_vfiprintf_r+0xbd2>
  406cc2:	4622      	mov	r2, r4
  406cc4:	2100      	movs	r1, #0
  406cc6:	4658      	mov	r0, fp
  406cc8:	9301      	str	r3, [sp, #4]
  406cca:	f002 f8f1 	bl	408eb0 <memchr>
  406cce:	9b01      	ldr	r3, [sp, #4]
  406cd0:	2800      	cmp	r0, #0
  406cd2:	f000 82e5 	beq.w	4072a0 <_vfiprintf_r+0xc28>
  406cd6:	eba0 020b 	sub.w	r2, r0, fp
  406cda:	9205      	str	r2, [sp, #20]
  406cdc:	9607      	str	r6, [sp, #28]
  406cde:	9302      	str	r3, [sp, #8]
  406ce0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406ce4:	2400      	movs	r4, #0
  406ce6:	e619      	b.n	40691c <_vfiprintf_r+0x2a4>
  406ce8:	f898 2000 	ldrb.w	r2, [r8]
  406cec:	2a2a      	cmp	r2, #42	; 0x2a
  406cee:	f108 0701 	add.w	r7, r8, #1
  406cf2:	f000 82e9 	beq.w	4072c8 <_vfiprintf_r+0xc50>
  406cf6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406cfa:	2909      	cmp	r1, #9
  406cfc:	46b8      	mov	r8, r7
  406cfe:	f04f 0400 	mov.w	r4, #0
  406d02:	f63f ad2d 	bhi.w	406760 <_vfiprintf_r+0xe8>
  406d06:	f818 2b01 	ldrb.w	r2, [r8], #1
  406d0a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  406d0e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  406d12:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  406d16:	2909      	cmp	r1, #9
  406d18:	d9f5      	bls.n	406d06 <_vfiprintf_r+0x68e>
  406d1a:	e521      	b.n	406760 <_vfiprintf_r+0xe8>
  406d1c:	f043 0320 	orr.w	r3, r3, #32
  406d20:	f898 2000 	ldrb.w	r2, [r8]
  406d24:	e51a      	b.n	40675c <_vfiprintf_r+0xe4>
  406d26:	9608      	str	r6, [sp, #32]
  406d28:	2800      	cmp	r0, #0
  406d2a:	f040 82db 	bne.w	4072e4 <_vfiprintf_r+0xc6c>
  406d2e:	2a00      	cmp	r2, #0
  406d30:	f000 80e7 	beq.w	406f02 <_vfiprintf_r+0x88a>
  406d34:	2101      	movs	r1, #1
  406d36:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  406d3a:	f04f 0200 	mov.w	r2, #0
  406d3e:	9101      	str	r1, [sp, #4]
  406d40:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406d44:	9105      	str	r1, [sp, #20]
  406d46:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  406d4a:	e77b      	b.n	406c44 <_vfiprintf_r+0x5cc>
  406d4c:	9a07      	ldr	r2, [sp, #28]
  406d4e:	6813      	ldr	r3, [r2, #0]
  406d50:	3204      	adds	r2, #4
  406d52:	9207      	str	r2, [sp, #28]
  406d54:	9a03      	ldr	r2, [sp, #12]
  406d56:	601a      	str	r2, [r3, #0]
  406d58:	e4cb      	b.n	4066f2 <_vfiprintf_r+0x7a>
  406d5a:	aa0f      	add	r2, sp, #60	; 0x3c
  406d5c:	9904      	ldr	r1, [sp, #16]
  406d5e:	4620      	mov	r0, r4
  406d60:	f7ff fc4a 	bl	4065f8 <__sprint_r.part.0>
  406d64:	2800      	cmp	r0, #0
  406d66:	f040 8139 	bne.w	406fdc <_vfiprintf_r+0x964>
  406d6a:	9910      	ldr	r1, [sp, #64]	; 0x40
  406d6c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406d6e:	f101 0c01 	add.w	ip, r1, #1
  406d72:	46ce      	mov	lr, r9
  406d74:	e5ff      	b.n	406976 <_vfiprintf_r+0x2fe>
  406d76:	9910      	ldr	r1, [sp, #64]	; 0x40
  406d78:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406d7a:	1c48      	adds	r0, r1, #1
  406d7c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406d80:	2d00      	cmp	r5, #0
  406d82:	f43f ae22 	beq.w	4069ca <_vfiprintf_r+0x352>
  406d86:	3201      	adds	r2, #1
  406d88:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  406d8c:	2101      	movs	r1, #1
  406d8e:	2807      	cmp	r0, #7
  406d90:	9211      	str	r2, [sp, #68]	; 0x44
  406d92:	9010      	str	r0, [sp, #64]	; 0x40
  406d94:	f8ca 5000 	str.w	r5, [sl]
  406d98:	f8ca 1004 	str.w	r1, [sl, #4]
  406d9c:	f340 8108 	ble.w	406fb0 <_vfiprintf_r+0x938>
  406da0:	2a00      	cmp	r2, #0
  406da2:	f040 81bc 	bne.w	40711e <_vfiprintf_r+0xaa6>
  406da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406da8:	2b00      	cmp	r3, #0
  406daa:	f43f ae1f 	beq.w	4069ec <_vfiprintf_r+0x374>
  406dae:	ab0e      	add	r3, sp, #56	; 0x38
  406db0:	2202      	movs	r2, #2
  406db2:	4608      	mov	r0, r1
  406db4:	931c      	str	r3, [sp, #112]	; 0x70
  406db6:	921d      	str	r2, [sp, #116]	; 0x74
  406db8:	46ca      	mov	sl, r9
  406dba:	4601      	mov	r1, r0
  406dbc:	f10a 0a08 	add.w	sl, sl, #8
  406dc0:	3001      	adds	r0, #1
  406dc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406dc4:	2b80      	cmp	r3, #128	; 0x80
  406dc6:	f43f ae19 	beq.w	4069fc <_vfiprintf_r+0x384>
  406dca:	9b05      	ldr	r3, [sp, #20]
  406dcc:	1ae4      	subs	r4, r4, r3
  406dce:	2c00      	cmp	r4, #0
  406dd0:	dd2e      	ble.n	406e30 <_vfiprintf_r+0x7b8>
  406dd2:	2c10      	cmp	r4, #16
  406dd4:	4db3      	ldr	r5, [pc, #716]	; (4070a4 <_vfiprintf_r+0xa2c>)
  406dd6:	dd1e      	ble.n	406e16 <_vfiprintf_r+0x79e>
  406dd8:	46d6      	mov	lr, sl
  406dda:	2610      	movs	r6, #16
  406ddc:	9f06      	ldr	r7, [sp, #24]
  406dde:	f8dd a010 	ldr.w	sl, [sp, #16]
  406de2:	e006      	b.n	406df2 <_vfiprintf_r+0x77a>
  406de4:	1c88      	adds	r0, r1, #2
  406de6:	f10e 0e08 	add.w	lr, lr, #8
  406dea:	4619      	mov	r1, r3
  406dec:	3c10      	subs	r4, #16
  406dee:	2c10      	cmp	r4, #16
  406df0:	dd10      	ble.n	406e14 <_vfiprintf_r+0x79c>
  406df2:	1c4b      	adds	r3, r1, #1
  406df4:	3210      	adds	r2, #16
  406df6:	2b07      	cmp	r3, #7
  406df8:	9211      	str	r2, [sp, #68]	; 0x44
  406dfa:	e88e 0060 	stmia.w	lr, {r5, r6}
  406dfe:	9310      	str	r3, [sp, #64]	; 0x40
  406e00:	ddf0      	ble.n	406de4 <_vfiprintf_r+0x76c>
  406e02:	2a00      	cmp	r2, #0
  406e04:	d165      	bne.n	406ed2 <_vfiprintf_r+0x85a>
  406e06:	3c10      	subs	r4, #16
  406e08:	2c10      	cmp	r4, #16
  406e0a:	f04f 0001 	mov.w	r0, #1
  406e0e:	4611      	mov	r1, r2
  406e10:	46ce      	mov	lr, r9
  406e12:	dcee      	bgt.n	406df2 <_vfiprintf_r+0x77a>
  406e14:	46f2      	mov	sl, lr
  406e16:	4422      	add	r2, r4
  406e18:	2807      	cmp	r0, #7
  406e1a:	9211      	str	r2, [sp, #68]	; 0x44
  406e1c:	f8ca 5000 	str.w	r5, [sl]
  406e20:	f8ca 4004 	str.w	r4, [sl, #4]
  406e24:	9010      	str	r0, [sp, #64]	; 0x40
  406e26:	f300 8085 	bgt.w	406f34 <_vfiprintf_r+0x8bc>
  406e2a:	f10a 0a08 	add.w	sl, sl, #8
  406e2e:	3001      	adds	r0, #1
  406e30:	9905      	ldr	r1, [sp, #20]
  406e32:	f8ca b000 	str.w	fp, [sl]
  406e36:	440a      	add	r2, r1
  406e38:	2807      	cmp	r0, #7
  406e3a:	9211      	str	r2, [sp, #68]	; 0x44
  406e3c:	f8ca 1004 	str.w	r1, [sl, #4]
  406e40:	9010      	str	r0, [sp, #64]	; 0x40
  406e42:	f340 8082 	ble.w	406f4a <_vfiprintf_r+0x8d2>
  406e46:	2a00      	cmp	r2, #0
  406e48:	f040 8118 	bne.w	40707c <_vfiprintf_r+0xa04>
  406e4c:	9b02      	ldr	r3, [sp, #8]
  406e4e:	9210      	str	r2, [sp, #64]	; 0x40
  406e50:	0758      	lsls	r0, r3, #29
  406e52:	d535      	bpl.n	406ec0 <_vfiprintf_r+0x848>
  406e54:	9b08      	ldr	r3, [sp, #32]
  406e56:	9901      	ldr	r1, [sp, #4]
  406e58:	1a5c      	subs	r4, r3, r1
  406e5a:	2c00      	cmp	r4, #0
  406e5c:	f340 80e7 	ble.w	40702e <_vfiprintf_r+0x9b6>
  406e60:	46ca      	mov	sl, r9
  406e62:	2c10      	cmp	r4, #16
  406e64:	f340 8218 	ble.w	407298 <_vfiprintf_r+0xc20>
  406e68:	9910      	ldr	r1, [sp, #64]	; 0x40
  406e6a:	4e8f      	ldr	r6, [pc, #572]	; (4070a8 <_vfiprintf_r+0xa30>)
  406e6c:	9f06      	ldr	r7, [sp, #24]
  406e6e:	f8dd b010 	ldr.w	fp, [sp, #16]
  406e72:	2510      	movs	r5, #16
  406e74:	e006      	b.n	406e84 <_vfiprintf_r+0x80c>
  406e76:	1c88      	adds	r0, r1, #2
  406e78:	f10a 0a08 	add.w	sl, sl, #8
  406e7c:	4619      	mov	r1, r3
  406e7e:	3c10      	subs	r4, #16
  406e80:	2c10      	cmp	r4, #16
  406e82:	dd11      	ble.n	406ea8 <_vfiprintf_r+0x830>
  406e84:	1c4b      	adds	r3, r1, #1
  406e86:	3210      	adds	r2, #16
  406e88:	2b07      	cmp	r3, #7
  406e8a:	9211      	str	r2, [sp, #68]	; 0x44
  406e8c:	f8ca 6000 	str.w	r6, [sl]
  406e90:	f8ca 5004 	str.w	r5, [sl, #4]
  406e94:	9310      	str	r3, [sp, #64]	; 0x40
  406e96:	ddee      	ble.n	406e76 <_vfiprintf_r+0x7fe>
  406e98:	bb42      	cbnz	r2, 406eec <_vfiprintf_r+0x874>
  406e9a:	3c10      	subs	r4, #16
  406e9c:	2c10      	cmp	r4, #16
  406e9e:	f04f 0001 	mov.w	r0, #1
  406ea2:	4611      	mov	r1, r2
  406ea4:	46ca      	mov	sl, r9
  406ea6:	dced      	bgt.n	406e84 <_vfiprintf_r+0x80c>
  406ea8:	4422      	add	r2, r4
  406eaa:	2807      	cmp	r0, #7
  406eac:	9211      	str	r2, [sp, #68]	; 0x44
  406eae:	f8ca 6000 	str.w	r6, [sl]
  406eb2:	f8ca 4004 	str.w	r4, [sl, #4]
  406eb6:	9010      	str	r0, [sp, #64]	; 0x40
  406eb8:	dd51      	ble.n	406f5e <_vfiprintf_r+0x8e6>
  406eba:	2a00      	cmp	r2, #0
  406ebc:	f040 819b 	bne.w	4071f6 <_vfiprintf_r+0xb7e>
  406ec0:	9b03      	ldr	r3, [sp, #12]
  406ec2:	9a08      	ldr	r2, [sp, #32]
  406ec4:	9901      	ldr	r1, [sp, #4]
  406ec6:	428a      	cmp	r2, r1
  406ec8:	bfac      	ite	ge
  406eca:	189b      	addge	r3, r3, r2
  406ecc:	185b      	addlt	r3, r3, r1
  406ece:	9303      	str	r3, [sp, #12]
  406ed0:	e04e      	b.n	406f70 <_vfiprintf_r+0x8f8>
  406ed2:	aa0f      	add	r2, sp, #60	; 0x3c
  406ed4:	4651      	mov	r1, sl
  406ed6:	4638      	mov	r0, r7
  406ed8:	f7ff fb8e 	bl	4065f8 <__sprint_r.part.0>
  406edc:	2800      	cmp	r0, #0
  406ede:	f040 813f 	bne.w	407160 <_vfiprintf_r+0xae8>
  406ee2:	9910      	ldr	r1, [sp, #64]	; 0x40
  406ee4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406ee6:	1c48      	adds	r0, r1, #1
  406ee8:	46ce      	mov	lr, r9
  406eea:	e77f      	b.n	406dec <_vfiprintf_r+0x774>
  406eec:	aa0f      	add	r2, sp, #60	; 0x3c
  406eee:	4659      	mov	r1, fp
  406ef0:	4638      	mov	r0, r7
  406ef2:	f7ff fb81 	bl	4065f8 <__sprint_r.part.0>
  406ef6:	b960      	cbnz	r0, 406f12 <_vfiprintf_r+0x89a>
  406ef8:	9910      	ldr	r1, [sp, #64]	; 0x40
  406efa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406efc:	1c48      	adds	r0, r1, #1
  406efe:	46ca      	mov	sl, r9
  406f00:	e7bd      	b.n	406e7e <_vfiprintf_r+0x806>
  406f02:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406f04:	f8dd b010 	ldr.w	fp, [sp, #16]
  406f08:	2b00      	cmp	r3, #0
  406f0a:	f040 81d4 	bne.w	4072b6 <_vfiprintf_r+0xc3e>
  406f0e:	2300      	movs	r3, #0
  406f10:	9310      	str	r3, [sp, #64]	; 0x40
  406f12:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  406f16:	f013 0f01 	tst.w	r3, #1
  406f1a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  406f1e:	d102      	bne.n	406f26 <_vfiprintf_r+0x8ae>
  406f20:	059a      	lsls	r2, r3, #22
  406f22:	f140 80de 	bpl.w	4070e2 <_vfiprintf_r+0xa6a>
  406f26:	065b      	lsls	r3, r3, #25
  406f28:	f53f acb2 	bmi.w	406890 <_vfiprintf_r+0x218>
  406f2c:	9803      	ldr	r0, [sp, #12]
  406f2e:	b02d      	add	sp, #180	; 0xb4
  406f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406f34:	2a00      	cmp	r2, #0
  406f36:	f040 8106 	bne.w	407146 <_vfiprintf_r+0xace>
  406f3a:	9a05      	ldr	r2, [sp, #20]
  406f3c:	921d      	str	r2, [sp, #116]	; 0x74
  406f3e:	2301      	movs	r3, #1
  406f40:	9211      	str	r2, [sp, #68]	; 0x44
  406f42:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  406f46:	9310      	str	r3, [sp, #64]	; 0x40
  406f48:	46ca      	mov	sl, r9
  406f4a:	f10a 0a08 	add.w	sl, sl, #8
  406f4e:	9b02      	ldr	r3, [sp, #8]
  406f50:	0759      	lsls	r1, r3, #29
  406f52:	d504      	bpl.n	406f5e <_vfiprintf_r+0x8e6>
  406f54:	9b08      	ldr	r3, [sp, #32]
  406f56:	9901      	ldr	r1, [sp, #4]
  406f58:	1a5c      	subs	r4, r3, r1
  406f5a:	2c00      	cmp	r4, #0
  406f5c:	dc81      	bgt.n	406e62 <_vfiprintf_r+0x7ea>
  406f5e:	9b03      	ldr	r3, [sp, #12]
  406f60:	9908      	ldr	r1, [sp, #32]
  406f62:	9801      	ldr	r0, [sp, #4]
  406f64:	4281      	cmp	r1, r0
  406f66:	bfac      	ite	ge
  406f68:	185b      	addge	r3, r3, r1
  406f6a:	181b      	addlt	r3, r3, r0
  406f6c:	9303      	str	r3, [sp, #12]
  406f6e:	bb72      	cbnz	r2, 406fce <_vfiprintf_r+0x956>
  406f70:	2300      	movs	r3, #0
  406f72:	9310      	str	r3, [sp, #64]	; 0x40
  406f74:	46ca      	mov	sl, r9
  406f76:	f7ff bbbc 	b.w	4066f2 <_vfiprintf_r+0x7a>
  406f7a:	aa0f      	add	r2, sp, #60	; 0x3c
  406f7c:	9904      	ldr	r1, [sp, #16]
  406f7e:	4620      	mov	r0, r4
  406f80:	f7ff fb3a 	bl	4065f8 <__sprint_r.part.0>
  406f84:	bb50      	cbnz	r0, 406fdc <_vfiprintf_r+0x964>
  406f86:	9910      	ldr	r1, [sp, #64]	; 0x40
  406f88:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406f8a:	f101 0e01 	add.w	lr, r1, #1
  406f8e:	46cc      	mov	ip, r9
  406f90:	e548      	b.n	406a24 <_vfiprintf_r+0x3ac>
  406f92:	2a00      	cmp	r2, #0
  406f94:	f040 8140 	bne.w	407218 <_vfiprintf_r+0xba0>
  406f98:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  406f9c:	2900      	cmp	r1, #0
  406f9e:	f000 811b 	beq.w	4071d8 <_vfiprintf_r+0xb60>
  406fa2:	2201      	movs	r2, #1
  406fa4:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  406fa8:	4610      	mov	r0, r2
  406faa:	921d      	str	r2, [sp, #116]	; 0x74
  406fac:	911c      	str	r1, [sp, #112]	; 0x70
  406fae:	46ca      	mov	sl, r9
  406fb0:	4601      	mov	r1, r0
  406fb2:	f10a 0a08 	add.w	sl, sl, #8
  406fb6:	3001      	adds	r0, #1
  406fb8:	e507      	b.n	4069ca <_vfiprintf_r+0x352>
  406fba:	9b02      	ldr	r3, [sp, #8]
  406fbc:	2a01      	cmp	r2, #1
  406fbe:	f000 8098 	beq.w	4070f2 <_vfiprintf_r+0xa7a>
  406fc2:	2a02      	cmp	r2, #2
  406fc4:	d10d      	bne.n	406fe2 <_vfiprintf_r+0x96a>
  406fc6:	9302      	str	r3, [sp, #8]
  406fc8:	2600      	movs	r6, #0
  406fca:	2700      	movs	r7, #0
  406fcc:	e5b0      	b.n	406b30 <_vfiprintf_r+0x4b8>
  406fce:	aa0f      	add	r2, sp, #60	; 0x3c
  406fd0:	9904      	ldr	r1, [sp, #16]
  406fd2:	9806      	ldr	r0, [sp, #24]
  406fd4:	f7ff fb10 	bl	4065f8 <__sprint_r.part.0>
  406fd8:	2800      	cmp	r0, #0
  406fda:	d0c9      	beq.n	406f70 <_vfiprintf_r+0x8f8>
  406fdc:	f8dd b010 	ldr.w	fp, [sp, #16]
  406fe0:	e797      	b.n	406f12 <_vfiprintf_r+0x89a>
  406fe2:	9302      	str	r3, [sp, #8]
  406fe4:	2600      	movs	r6, #0
  406fe6:	2700      	movs	r7, #0
  406fe8:	4649      	mov	r1, r9
  406fea:	e000      	b.n	406fee <_vfiprintf_r+0x976>
  406fec:	4659      	mov	r1, fp
  406fee:	08f2      	lsrs	r2, r6, #3
  406ff0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  406ff4:	08f8      	lsrs	r0, r7, #3
  406ff6:	f006 0307 	and.w	r3, r6, #7
  406ffa:	4607      	mov	r7, r0
  406ffc:	4616      	mov	r6, r2
  406ffe:	3330      	adds	r3, #48	; 0x30
  407000:	ea56 0207 	orrs.w	r2, r6, r7
  407004:	f801 3c01 	strb.w	r3, [r1, #-1]
  407008:	f101 3bff 	add.w	fp, r1, #4294967295
  40700c:	d1ee      	bne.n	406fec <_vfiprintf_r+0x974>
  40700e:	9a02      	ldr	r2, [sp, #8]
  407010:	07d6      	lsls	r6, r2, #31
  407012:	f57f ad9d 	bpl.w	406b50 <_vfiprintf_r+0x4d8>
  407016:	2b30      	cmp	r3, #48	; 0x30
  407018:	f43f ad9a 	beq.w	406b50 <_vfiprintf_r+0x4d8>
  40701c:	3902      	subs	r1, #2
  40701e:	2330      	movs	r3, #48	; 0x30
  407020:	f80b 3c01 	strb.w	r3, [fp, #-1]
  407024:	eba9 0301 	sub.w	r3, r9, r1
  407028:	9305      	str	r3, [sp, #20]
  40702a:	468b      	mov	fp, r1
  40702c:	e476      	b.n	40691c <_vfiprintf_r+0x2a4>
  40702e:	9b03      	ldr	r3, [sp, #12]
  407030:	9a08      	ldr	r2, [sp, #32]
  407032:	428a      	cmp	r2, r1
  407034:	bfac      	ite	ge
  407036:	189b      	addge	r3, r3, r2
  407038:	185b      	addlt	r3, r3, r1
  40703a:	9303      	str	r3, [sp, #12]
  40703c:	e798      	b.n	406f70 <_vfiprintf_r+0x8f8>
  40703e:	2202      	movs	r2, #2
  407040:	e44d      	b.n	4068de <_vfiprintf_r+0x266>
  407042:	2f00      	cmp	r7, #0
  407044:	bf08      	it	eq
  407046:	2e0a      	cmpeq	r6, #10
  407048:	d352      	bcc.n	4070f0 <_vfiprintf_r+0xa78>
  40704a:	46cb      	mov	fp, r9
  40704c:	4630      	mov	r0, r6
  40704e:	4639      	mov	r1, r7
  407050:	220a      	movs	r2, #10
  407052:	2300      	movs	r3, #0
  407054:	f003 fbd0 	bl	40a7f8 <__aeabi_uldivmod>
  407058:	3230      	adds	r2, #48	; 0x30
  40705a:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  40705e:	4630      	mov	r0, r6
  407060:	4639      	mov	r1, r7
  407062:	2300      	movs	r3, #0
  407064:	220a      	movs	r2, #10
  407066:	f003 fbc7 	bl	40a7f8 <__aeabi_uldivmod>
  40706a:	4606      	mov	r6, r0
  40706c:	460f      	mov	r7, r1
  40706e:	ea56 0307 	orrs.w	r3, r6, r7
  407072:	d1eb      	bne.n	40704c <_vfiprintf_r+0x9d4>
  407074:	e56c      	b.n	406b50 <_vfiprintf_r+0x4d8>
  407076:	9405      	str	r4, [sp, #20]
  407078:	46cb      	mov	fp, r9
  40707a:	e44f      	b.n	40691c <_vfiprintf_r+0x2a4>
  40707c:	aa0f      	add	r2, sp, #60	; 0x3c
  40707e:	9904      	ldr	r1, [sp, #16]
  407080:	9806      	ldr	r0, [sp, #24]
  407082:	f7ff fab9 	bl	4065f8 <__sprint_r.part.0>
  407086:	2800      	cmp	r0, #0
  407088:	d1a8      	bne.n	406fdc <_vfiprintf_r+0x964>
  40708a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40708c:	46ca      	mov	sl, r9
  40708e:	e75e      	b.n	406f4e <_vfiprintf_r+0x8d6>
  407090:	aa0f      	add	r2, sp, #60	; 0x3c
  407092:	9904      	ldr	r1, [sp, #16]
  407094:	9806      	ldr	r0, [sp, #24]
  407096:	f7ff faaf 	bl	4065f8 <__sprint_r.part.0>
  40709a:	2800      	cmp	r0, #0
  40709c:	d19e      	bne.n	406fdc <_vfiprintf_r+0x964>
  40709e:	46ca      	mov	sl, r9
  4070a0:	f7ff bbc0 	b.w	406824 <_vfiprintf_r+0x1ac>
  4070a4:	00423744 	.word	0x00423744
  4070a8:	00423734 	.word	0x00423734
  4070ac:	3104      	adds	r1, #4
  4070ae:	6816      	ldr	r6, [r2, #0]
  4070b0:	9107      	str	r1, [sp, #28]
  4070b2:	2201      	movs	r2, #1
  4070b4:	2700      	movs	r7, #0
  4070b6:	e412      	b.n	4068de <_vfiprintf_r+0x266>
  4070b8:	9807      	ldr	r0, [sp, #28]
  4070ba:	4601      	mov	r1, r0
  4070bc:	3104      	adds	r1, #4
  4070be:	6806      	ldr	r6, [r0, #0]
  4070c0:	9107      	str	r1, [sp, #28]
  4070c2:	2700      	movs	r7, #0
  4070c4:	e40b      	b.n	4068de <_vfiprintf_r+0x266>
  4070c6:	680e      	ldr	r6, [r1, #0]
  4070c8:	3104      	adds	r1, #4
  4070ca:	9107      	str	r1, [sp, #28]
  4070cc:	2700      	movs	r7, #0
  4070ce:	e591      	b.n	406bf4 <_vfiprintf_r+0x57c>
  4070d0:	9907      	ldr	r1, [sp, #28]
  4070d2:	680e      	ldr	r6, [r1, #0]
  4070d4:	460a      	mov	r2, r1
  4070d6:	17f7      	asrs	r7, r6, #31
  4070d8:	3204      	adds	r2, #4
  4070da:	9207      	str	r2, [sp, #28]
  4070dc:	4630      	mov	r0, r6
  4070de:	4639      	mov	r1, r7
  4070e0:	e50f      	b.n	406b02 <_vfiprintf_r+0x48a>
  4070e2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4070e6:	f001 fe4d 	bl	408d84 <__retarget_lock_release_recursive>
  4070ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4070ee:	e71a      	b.n	406f26 <_vfiprintf_r+0x8ae>
  4070f0:	9b02      	ldr	r3, [sp, #8]
  4070f2:	9302      	str	r3, [sp, #8]
  4070f4:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4070f8:	3630      	adds	r6, #48	; 0x30
  4070fa:	2301      	movs	r3, #1
  4070fc:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  407100:	9305      	str	r3, [sp, #20]
  407102:	e40b      	b.n	40691c <_vfiprintf_r+0x2a4>
  407104:	aa0f      	add	r2, sp, #60	; 0x3c
  407106:	9904      	ldr	r1, [sp, #16]
  407108:	9806      	ldr	r0, [sp, #24]
  40710a:	f7ff fa75 	bl	4065f8 <__sprint_r.part.0>
  40710e:	2800      	cmp	r0, #0
  407110:	f47f af64 	bne.w	406fdc <_vfiprintf_r+0x964>
  407114:	9910      	ldr	r1, [sp, #64]	; 0x40
  407116:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407118:	1c48      	adds	r0, r1, #1
  40711a:	46ca      	mov	sl, r9
  40711c:	e651      	b.n	406dc2 <_vfiprintf_r+0x74a>
  40711e:	aa0f      	add	r2, sp, #60	; 0x3c
  407120:	9904      	ldr	r1, [sp, #16]
  407122:	9806      	ldr	r0, [sp, #24]
  407124:	f7ff fa68 	bl	4065f8 <__sprint_r.part.0>
  407128:	2800      	cmp	r0, #0
  40712a:	f47f af57 	bne.w	406fdc <_vfiprintf_r+0x964>
  40712e:	9910      	ldr	r1, [sp, #64]	; 0x40
  407130:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407132:	1c48      	adds	r0, r1, #1
  407134:	46ca      	mov	sl, r9
  407136:	e448      	b.n	4069ca <_vfiprintf_r+0x352>
  407138:	2a00      	cmp	r2, #0
  40713a:	f040 8091 	bne.w	407260 <_vfiprintf_r+0xbe8>
  40713e:	2001      	movs	r0, #1
  407140:	4611      	mov	r1, r2
  407142:	46ca      	mov	sl, r9
  407144:	e641      	b.n	406dca <_vfiprintf_r+0x752>
  407146:	aa0f      	add	r2, sp, #60	; 0x3c
  407148:	9904      	ldr	r1, [sp, #16]
  40714a:	9806      	ldr	r0, [sp, #24]
  40714c:	f7ff fa54 	bl	4065f8 <__sprint_r.part.0>
  407150:	2800      	cmp	r0, #0
  407152:	f47f af43 	bne.w	406fdc <_vfiprintf_r+0x964>
  407156:	9810      	ldr	r0, [sp, #64]	; 0x40
  407158:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40715a:	3001      	adds	r0, #1
  40715c:	46ca      	mov	sl, r9
  40715e:	e667      	b.n	406e30 <_vfiprintf_r+0x7b8>
  407160:	46d3      	mov	fp, sl
  407162:	e6d6      	b.n	406f12 <_vfiprintf_r+0x89a>
  407164:	9e07      	ldr	r6, [sp, #28]
  407166:	3607      	adds	r6, #7
  407168:	f026 0207 	bic.w	r2, r6, #7
  40716c:	f102 0108 	add.w	r1, r2, #8
  407170:	e9d2 6700 	ldrd	r6, r7, [r2]
  407174:	9107      	str	r1, [sp, #28]
  407176:	2201      	movs	r2, #1
  407178:	f7ff bbb1 	b.w	4068de <_vfiprintf_r+0x266>
  40717c:	9e07      	ldr	r6, [sp, #28]
  40717e:	3607      	adds	r6, #7
  407180:	f026 0607 	bic.w	r6, r6, #7
  407184:	e9d6 0100 	ldrd	r0, r1, [r6]
  407188:	f106 0208 	add.w	r2, r6, #8
  40718c:	9207      	str	r2, [sp, #28]
  40718e:	4606      	mov	r6, r0
  407190:	460f      	mov	r7, r1
  407192:	e4b6      	b.n	406b02 <_vfiprintf_r+0x48a>
  407194:	9e07      	ldr	r6, [sp, #28]
  407196:	3607      	adds	r6, #7
  407198:	f026 0207 	bic.w	r2, r6, #7
  40719c:	f102 0108 	add.w	r1, r2, #8
  4071a0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4071a4:	9107      	str	r1, [sp, #28]
  4071a6:	2200      	movs	r2, #0
  4071a8:	f7ff bb99 	b.w	4068de <_vfiprintf_r+0x266>
  4071ac:	9e07      	ldr	r6, [sp, #28]
  4071ae:	3607      	adds	r6, #7
  4071b0:	f026 0107 	bic.w	r1, r6, #7
  4071b4:	f101 0008 	add.w	r0, r1, #8
  4071b8:	9007      	str	r0, [sp, #28]
  4071ba:	e9d1 6700 	ldrd	r6, r7, [r1]
  4071be:	e519      	b.n	406bf4 <_vfiprintf_r+0x57c>
  4071c0:	46cb      	mov	fp, r9
  4071c2:	f7ff bbab 	b.w	40691c <_vfiprintf_r+0x2a4>
  4071c6:	252d      	movs	r5, #45	; 0x2d
  4071c8:	4276      	negs	r6, r6
  4071ca:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4071ce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4071d2:	2201      	movs	r2, #1
  4071d4:	f7ff bb88 	b.w	4068e8 <_vfiprintf_r+0x270>
  4071d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4071da:	b9b3      	cbnz	r3, 40720a <_vfiprintf_r+0xb92>
  4071dc:	4611      	mov	r1, r2
  4071de:	2001      	movs	r0, #1
  4071e0:	46ca      	mov	sl, r9
  4071e2:	e5f2      	b.n	406dca <_vfiprintf_r+0x752>
  4071e4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4071e8:	f001 fdcc 	bl	408d84 <__retarget_lock_release_recursive>
  4071ec:	f04f 33ff 	mov.w	r3, #4294967295
  4071f0:	9303      	str	r3, [sp, #12]
  4071f2:	f7ff bb50 	b.w	406896 <_vfiprintf_r+0x21e>
  4071f6:	aa0f      	add	r2, sp, #60	; 0x3c
  4071f8:	9904      	ldr	r1, [sp, #16]
  4071fa:	9806      	ldr	r0, [sp, #24]
  4071fc:	f7ff f9fc 	bl	4065f8 <__sprint_r.part.0>
  407200:	2800      	cmp	r0, #0
  407202:	f47f aeeb 	bne.w	406fdc <_vfiprintf_r+0x964>
  407206:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407208:	e6a9      	b.n	406f5e <_vfiprintf_r+0x8e6>
  40720a:	ab0e      	add	r3, sp, #56	; 0x38
  40720c:	2202      	movs	r2, #2
  40720e:	931c      	str	r3, [sp, #112]	; 0x70
  407210:	921d      	str	r2, [sp, #116]	; 0x74
  407212:	2001      	movs	r0, #1
  407214:	46ca      	mov	sl, r9
  407216:	e5d0      	b.n	406dba <_vfiprintf_r+0x742>
  407218:	aa0f      	add	r2, sp, #60	; 0x3c
  40721a:	9904      	ldr	r1, [sp, #16]
  40721c:	9806      	ldr	r0, [sp, #24]
  40721e:	f7ff f9eb 	bl	4065f8 <__sprint_r.part.0>
  407222:	2800      	cmp	r0, #0
  407224:	f47f aeda 	bne.w	406fdc <_vfiprintf_r+0x964>
  407228:	9910      	ldr	r1, [sp, #64]	; 0x40
  40722a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40722c:	1c48      	adds	r0, r1, #1
  40722e:	46ca      	mov	sl, r9
  407230:	e5a4      	b.n	406d7c <_vfiprintf_r+0x704>
  407232:	9a07      	ldr	r2, [sp, #28]
  407234:	9903      	ldr	r1, [sp, #12]
  407236:	6813      	ldr	r3, [r2, #0]
  407238:	17cd      	asrs	r5, r1, #31
  40723a:	4608      	mov	r0, r1
  40723c:	3204      	adds	r2, #4
  40723e:	4629      	mov	r1, r5
  407240:	9207      	str	r2, [sp, #28]
  407242:	e9c3 0100 	strd	r0, r1, [r3]
  407246:	f7ff ba54 	b.w	4066f2 <_vfiprintf_r+0x7a>
  40724a:	4658      	mov	r0, fp
  40724c:	9607      	str	r6, [sp, #28]
  40724e:	9302      	str	r3, [sp, #8]
  407250:	f7fd ff36 	bl	4050c0 <strlen>
  407254:	2400      	movs	r4, #0
  407256:	9005      	str	r0, [sp, #20]
  407258:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40725c:	f7ff bb5e 	b.w	40691c <_vfiprintf_r+0x2a4>
  407260:	aa0f      	add	r2, sp, #60	; 0x3c
  407262:	9904      	ldr	r1, [sp, #16]
  407264:	9806      	ldr	r0, [sp, #24]
  407266:	f7ff f9c7 	bl	4065f8 <__sprint_r.part.0>
  40726a:	2800      	cmp	r0, #0
  40726c:	f47f aeb6 	bne.w	406fdc <_vfiprintf_r+0x964>
  407270:	9910      	ldr	r1, [sp, #64]	; 0x40
  407272:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407274:	1c48      	adds	r0, r1, #1
  407276:	46ca      	mov	sl, r9
  407278:	e5a7      	b.n	406dca <_vfiprintf_r+0x752>
  40727a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40727c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40727e:	4e20      	ldr	r6, [pc, #128]	; (407300 <_vfiprintf_r+0xc88>)
  407280:	3101      	adds	r1, #1
  407282:	f7ff bb90 	b.w	4069a6 <_vfiprintf_r+0x32e>
  407286:	2c06      	cmp	r4, #6
  407288:	bf28      	it	cs
  40728a:	2406      	movcs	r4, #6
  40728c:	9405      	str	r4, [sp, #20]
  40728e:	9607      	str	r6, [sp, #28]
  407290:	9401      	str	r4, [sp, #4]
  407292:	f8df b070 	ldr.w	fp, [pc, #112]	; 407304 <_vfiprintf_r+0xc8c>
  407296:	e4d5      	b.n	406c44 <_vfiprintf_r+0x5cc>
  407298:	9810      	ldr	r0, [sp, #64]	; 0x40
  40729a:	4e19      	ldr	r6, [pc, #100]	; (407300 <_vfiprintf_r+0xc88>)
  40729c:	3001      	adds	r0, #1
  40729e:	e603      	b.n	406ea8 <_vfiprintf_r+0x830>
  4072a0:	9405      	str	r4, [sp, #20]
  4072a2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4072a6:	9607      	str	r6, [sp, #28]
  4072a8:	9302      	str	r3, [sp, #8]
  4072aa:	4604      	mov	r4, r0
  4072ac:	f7ff bb36 	b.w	40691c <_vfiprintf_r+0x2a4>
  4072b0:	4686      	mov	lr, r0
  4072b2:	f7ff bbce 	b.w	406a52 <_vfiprintf_r+0x3da>
  4072b6:	9806      	ldr	r0, [sp, #24]
  4072b8:	aa0f      	add	r2, sp, #60	; 0x3c
  4072ba:	4659      	mov	r1, fp
  4072bc:	f7ff f99c 	bl	4065f8 <__sprint_r.part.0>
  4072c0:	2800      	cmp	r0, #0
  4072c2:	f43f ae24 	beq.w	406f0e <_vfiprintf_r+0x896>
  4072c6:	e624      	b.n	406f12 <_vfiprintf_r+0x89a>
  4072c8:	9907      	ldr	r1, [sp, #28]
  4072ca:	f898 2001 	ldrb.w	r2, [r8, #1]
  4072ce:	680c      	ldr	r4, [r1, #0]
  4072d0:	3104      	adds	r1, #4
  4072d2:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4072d6:	46b8      	mov	r8, r7
  4072d8:	9107      	str	r1, [sp, #28]
  4072da:	f7ff ba3f 	b.w	40675c <_vfiprintf_r+0xe4>
  4072de:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4072e2:	e43c      	b.n	406b5e <_vfiprintf_r+0x4e6>
  4072e4:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4072e8:	e521      	b.n	406d2e <_vfiprintf_r+0x6b6>
  4072ea:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4072ee:	f7ff bbf4 	b.w	406ada <_vfiprintf_r+0x462>
  4072f2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4072f6:	e491      	b.n	406c1c <_vfiprintf_r+0x5a4>
  4072f8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4072fc:	e469      	b.n	406bd2 <_vfiprintf_r+0x55a>
  4072fe:	bf00      	nop
  407300:	00423734 	.word	0x00423734
  407304:	00423708 	.word	0x00423708

00407308 <__sbprintf>:
  407308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40730c:	460c      	mov	r4, r1
  40730e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  407312:	8989      	ldrh	r1, [r1, #12]
  407314:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407316:	89e5      	ldrh	r5, [r4, #14]
  407318:	9619      	str	r6, [sp, #100]	; 0x64
  40731a:	f021 0102 	bic.w	r1, r1, #2
  40731e:	4606      	mov	r6, r0
  407320:	69e0      	ldr	r0, [r4, #28]
  407322:	f8ad 100c 	strh.w	r1, [sp, #12]
  407326:	4617      	mov	r7, r2
  407328:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40732c:	6a62      	ldr	r2, [r4, #36]	; 0x24
  40732e:	f8ad 500e 	strh.w	r5, [sp, #14]
  407332:	4698      	mov	r8, r3
  407334:	ad1a      	add	r5, sp, #104	; 0x68
  407336:	2300      	movs	r3, #0
  407338:	9007      	str	r0, [sp, #28]
  40733a:	a816      	add	r0, sp, #88	; 0x58
  40733c:	9209      	str	r2, [sp, #36]	; 0x24
  40733e:	9306      	str	r3, [sp, #24]
  407340:	9500      	str	r5, [sp, #0]
  407342:	9504      	str	r5, [sp, #16]
  407344:	9102      	str	r1, [sp, #8]
  407346:	9105      	str	r1, [sp, #20]
  407348:	f001 fd16 	bl	408d78 <__retarget_lock_init_recursive>
  40734c:	4643      	mov	r3, r8
  40734e:	463a      	mov	r2, r7
  407350:	4669      	mov	r1, sp
  407352:	4630      	mov	r0, r6
  407354:	f7ff f990 	bl	406678 <_vfiprintf_r>
  407358:	1e05      	subs	r5, r0, #0
  40735a:	db07      	blt.n	40736c <__sbprintf+0x64>
  40735c:	4630      	mov	r0, r6
  40735e:	4669      	mov	r1, sp
  407360:	f001 f8e8 	bl	408534 <_fflush_r>
  407364:	2800      	cmp	r0, #0
  407366:	bf18      	it	ne
  407368:	f04f 35ff 	movne.w	r5, #4294967295
  40736c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  407370:	065b      	lsls	r3, r3, #25
  407372:	d503      	bpl.n	40737c <__sbprintf+0x74>
  407374:	89a3      	ldrh	r3, [r4, #12]
  407376:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40737a:	81a3      	strh	r3, [r4, #12]
  40737c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40737e:	f001 fcfd 	bl	408d7c <__retarget_lock_close_recursive>
  407382:	4628      	mov	r0, r5
  407384:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  407388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040738c <__swsetup_r>:
  40738c:	b538      	push	{r3, r4, r5, lr}
  40738e:	4b30      	ldr	r3, [pc, #192]	; (407450 <__swsetup_r+0xc4>)
  407390:	681b      	ldr	r3, [r3, #0]
  407392:	4605      	mov	r5, r0
  407394:	460c      	mov	r4, r1
  407396:	b113      	cbz	r3, 40739e <__swsetup_r+0x12>
  407398:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40739a:	2a00      	cmp	r2, #0
  40739c:	d038      	beq.n	407410 <__swsetup_r+0x84>
  40739e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4073a2:	b293      	uxth	r3, r2
  4073a4:	0718      	lsls	r0, r3, #28
  4073a6:	d50c      	bpl.n	4073c2 <__swsetup_r+0x36>
  4073a8:	6920      	ldr	r0, [r4, #16]
  4073aa:	b1a8      	cbz	r0, 4073d8 <__swsetup_r+0x4c>
  4073ac:	f013 0201 	ands.w	r2, r3, #1
  4073b0:	d01e      	beq.n	4073f0 <__swsetup_r+0x64>
  4073b2:	6963      	ldr	r3, [r4, #20]
  4073b4:	2200      	movs	r2, #0
  4073b6:	425b      	negs	r3, r3
  4073b8:	61a3      	str	r3, [r4, #24]
  4073ba:	60a2      	str	r2, [r4, #8]
  4073bc:	b1f0      	cbz	r0, 4073fc <__swsetup_r+0x70>
  4073be:	2000      	movs	r0, #0
  4073c0:	bd38      	pop	{r3, r4, r5, pc}
  4073c2:	06d9      	lsls	r1, r3, #27
  4073c4:	d53c      	bpl.n	407440 <__swsetup_r+0xb4>
  4073c6:	0758      	lsls	r0, r3, #29
  4073c8:	d426      	bmi.n	407418 <__swsetup_r+0x8c>
  4073ca:	6920      	ldr	r0, [r4, #16]
  4073cc:	f042 0308 	orr.w	r3, r2, #8
  4073d0:	81a3      	strh	r3, [r4, #12]
  4073d2:	b29b      	uxth	r3, r3
  4073d4:	2800      	cmp	r0, #0
  4073d6:	d1e9      	bne.n	4073ac <__swsetup_r+0x20>
  4073d8:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4073dc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4073e0:	d0e4      	beq.n	4073ac <__swsetup_r+0x20>
  4073e2:	4628      	mov	r0, r5
  4073e4:	4621      	mov	r1, r4
  4073e6:	f001 fcfd 	bl	408de4 <__smakebuf_r>
  4073ea:	89a3      	ldrh	r3, [r4, #12]
  4073ec:	6920      	ldr	r0, [r4, #16]
  4073ee:	e7dd      	b.n	4073ac <__swsetup_r+0x20>
  4073f0:	0799      	lsls	r1, r3, #30
  4073f2:	bf58      	it	pl
  4073f4:	6962      	ldrpl	r2, [r4, #20]
  4073f6:	60a2      	str	r2, [r4, #8]
  4073f8:	2800      	cmp	r0, #0
  4073fa:	d1e0      	bne.n	4073be <__swsetup_r+0x32>
  4073fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407400:	061a      	lsls	r2, r3, #24
  407402:	d5dd      	bpl.n	4073c0 <__swsetup_r+0x34>
  407404:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407408:	81a3      	strh	r3, [r4, #12]
  40740a:	f04f 30ff 	mov.w	r0, #4294967295
  40740e:	bd38      	pop	{r3, r4, r5, pc}
  407410:	4618      	mov	r0, r3
  407412:	f001 f8e7 	bl	4085e4 <__sinit>
  407416:	e7c2      	b.n	40739e <__swsetup_r+0x12>
  407418:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40741a:	b151      	cbz	r1, 407432 <__swsetup_r+0xa6>
  40741c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407420:	4299      	cmp	r1, r3
  407422:	d004      	beq.n	40742e <__swsetup_r+0xa2>
  407424:	4628      	mov	r0, r5
  407426:	f001 fa03 	bl	408830 <_free_r>
  40742a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40742e:	2300      	movs	r3, #0
  407430:	6323      	str	r3, [r4, #48]	; 0x30
  407432:	2300      	movs	r3, #0
  407434:	6920      	ldr	r0, [r4, #16]
  407436:	6063      	str	r3, [r4, #4]
  407438:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40743c:	6020      	str	r0, [r4, #0]
  40743e:	e7c5      	b.n	4073cc <__swsetup_r+0x40>
  407440:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  407444:	2309      	movs	r3, #9
  407446:	602b      	str	r3, [r5, #0]
  407448:	f04f 30ff 	mov.w	r0, #4294967295
  40744c:	81a2      	strh	r2, [r4, #12]
  40744e:	bd38      	pop	{r3, r4, r5, pc}
  407450:	20400014 	.word	0x20400014

00407454 <register_fini>:
  407454:	4b02      	ldr	r3, [pc, #8]	; (407460 <register_fini+0xc>)
  407456:	b113      	cbz	r3, 40745e <register_fini+0xa>
  407458:	4802      	ldr	r0, [pc, #8]	; (407464 <register_fini+0x10>)
  40745a:	f000 b805 	b.w	407468 <atexit>
  40745e:	4770      	bx	lr
  407460:	00000000 	.word	0x00000000
  407464:	00408655 	.word	0x00408655

00407468 <atexit>:
  407468:	2300      	movs	r3, #0
  40746a:	4601      	mov	r1, r0
  40746c:	461a      	mov	r2, r3
  40746e:	4618      	mov	r0, r3
  407470:	f002 bbda 	b.w	409c28 <__register_exitproc>

00407474 <quorem>:
  407474:	6902      	ldr	r2, [r0, #16]
  407476:	690b      	ldr	r3, [r1, #16]
  407478:	4293      	cmp	r3, r2
  40747a:	f300 808d 	bgt.w	407598 <quorem+0x124>
  40747e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407482:	f103 38ff 	add.w	r8, r3, #4294967295
  407486:	f101 0714 	add.w	r7, r1, #20
  40748a:	f100 0b14 	add.w	fp, r0, #20
  40748e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  407492:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  407496:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40749a:	b083      	sub	sp, #12
  40749c:	3201      	adds	r2, #1
  40749e:	fbb3 f9f2 	udiv	r9, r3, r2
  4074a2:	eb0b 0304 	add.w	r3, fp, r4
  4074a6:	9400      	str	r4, [sp, #0]
  4074a8:	eb07 0a04 	add.w	sl, r7, r4
  4074ac:	9301      	str	r3, [sp, #4]
  4074ae:	f1b9 0f00 	cmp.w	r9, #0
  4074b2:	d039      	beq.n	407528 <quorem+0xb4>
  4074b4:	2500      	movs	r5, #0
  4074b6:	462e      	mov	r6, r5
  4074b8:	46bc      	mov	ip, r7
  4074ba:	46de      	mov	lr, fp
  4074bc:	f85c 4b04 	ldr.w	r4, [ip], #4
  4074c0:	f8de 3000 	ldr.w	r3, [lr]
  4074c4:	b2a2      	uxth	r2, r4
  4074c6:	fb09 5502 	mla	r5, r9, r2, r5
  4074ca:	0c22      	lsrs	r2, r4, #16
  4074cc:	0c2c      	lsrs	r4, r5, #16
  4074ce:	fb09 4202 	mla	r2, r9, r2, r4
  4074d2:	b2ad      	uxth	r5, r5
  4074d4:	1b75      	subs	r5, r6, r5
  4074d6:	b296      	uxth	r6, r2
  4074d8:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4074dc:	fa15 f383 	uxtah	r3, r5, r3
  4074e0:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4074e4:	b29b      	uxth	r3, r3
  4074e6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4074ea:	45e2      	cmp	sl, ip
  4074ec:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4074f0:	f84e 3b04 	str.w	r3, [lr], #4
  4074f4:	ea4f 4626 	mov.w	r6, r6, asr #16
  4074f8:	d2e0      	bcs.n	4074bc <quorem+0x48>
  4074fa:	9b00      	ldr	r3, [sp, #0]
  4074fc:	f85b 3003 	ldr.w	r3, [fp, r3]
  407500:	b993      	cbnz	r3, 407528 <quorem+0xb4>
  407502:	9c01      	ldr	r4, [sp, #4]
  407504:	1f23      	subs	r3, r4, #4
  407506:	459b      	cmp	fp, r3
  407508:	d20c      	bcs.n	407524 <quorem+0xb0>
  40750a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40750e:	b94b      	cbnz	r3, 407524 <quorem+0xb0>
  407510:	f1a4 0308 	sub.w	r3, r4, #8
  407514:	e002      	b.n	40751c <quorem+0xa8>
  407516:	681a      	ldr	r2, [r3, #0]
  407518:	3b04      	subs	r3, #4
  40751a:	b91a      	cbnz	r2, 407524 <quorem+0xb0>
  40751c:	459b      	cmp	fp, r3
  40751e:	f108 38ff 	add.w	r8, r8, #4294967295
  407522:	d3f8      	bcc.n	407516 <quorem+0xa2>
  407524:	f8c0 8010 	str.w	r8, [r0, #16]
  407528:	4604      	mov	r4, r0
  40752a:	f001 ff73 	bl	409414 <__mcmp>
  40752e:	2800      	cmp	r0, #0
  407530:	db2e      	blt.n	407590 <quorem+0x11c>
  407532:	f109 0901 	add.w	r9, r9, #1
  407536:	465d      	mov	r5, fp
  407538:	2300      	movs	r3, #0
  40753a:	f857 1b04 	ldr.w	r1, [r7], #4
  40753e:	6828      	ldr	r0, [r5, #0]
  407540:	b28a      	uxth	r2, r1
  407542:	1a9a      	subs	r2, r3, r2
  407544:	0c0b      	lsrs	r3, r1, #16
  407546:	fa12 f280 	uxtah	r2, r2, r0
  40754a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40754e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407552:	b292      	uxth	r2, r2
  407554:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407558:	45ba      	cmp	sl, r7
  40755a:	f845 2b04 	str.w	r2, [r5], #4
  40755e:	ea4f 4323 	mov.w	r3, r3, asr #16
  407562:	d2ea      	bcs.n	40753a <quorem+0xc6>
  407564:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  407568:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40756c:	b982      	cbnz	r2, 407590 <quorem+0x11c>
  40756e:	1f1a      	subs	r2, r3, #4
  407570:	4593      	cmp	fp, r2
  407572:	d20b      	bcs.n	40758c <quorem+0x118>
  407574:	f853 2c04 	ldr.w	r2, [r3, #-4]
  407578:	b942      	cbnz	r2, 40758c <quorem+0x118>
  40757a:	3b08      	subs	r3, #8
  40757c:	e002      	b.n	407584 <quorem+0x110>
  40757e:	681a      	ldr	r2, [r3, #0]
  407580:	3b04      	subs	r3, #4
  407582:	b91a      	cbnz	r2, 40758c <quorem+0x118>
  407584:	459b      	cmp	fp, r3
  407586:	f108 38ff 	add.w	r8, r8, #4294967295
  40758a:	d3f8      	bcc.n	40757e <quorem+0x10a>
  40758c:	f8c4 8010 	str.w	r8, [r4, #16]
  407590:	4648      	mov	r0, r9
  407592:	b003      	add	sp, #12
  407594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407598:	2000      	movs	r0, #0
  40759a:	4770      	bx	lr
  40759c:	0000      	movs	r0, r0
	...

004075a0 <_dtoa_r>:
  4075a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4075a4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4075a6:	b09b      	sub	sp, #108	; 0x6c
  4075a8:	4604      	mov	r4, r0
  4075aa:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4075ac:	4692      	mov	sl, r2
  4075ae:	469b      	mov	fp, r3
  4075b0:	b141      	cbz	r1, 4075c4 <_dtoa_r+0x24>
  4075b2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4075b4:	604a      	str	r2, [r1, #4]
  4075b6:	2301      	movs	r3, #1
  4075b8:	4093      	lsls	r3, r2
  4075ba:	608b      	str	r3, [r1, #8]
  4075bc:	f001 fd52 	bl	409064 <_Bfree>
  4075c0:	2300      	movs	r3, #0
  4075c2:	6423      	str	r3, [r4, #64]	; 0x40
  4075c4:	f1bb 0f00 	cmp.w	fp, #0
  4075c8:	465d      	mov	r5, fp
  4075ca:	db35      	blt.n	407638 <_dtoa_r+0x98>
  4075cc:	2300      	movs	r3, #0
  4075ce:	6033      	str	r3, [r6, #0]
  4075d0:	4b9d      	ldr	r3, [pc, #628]	; (407848 <_dtoa_r+0x2a8>)
  4075d2:	43ab      	bics	r3, r5
  4075d4:	d015      	beq.n	407602 <_dtoa_r+0x62>
  4075d6:	4650      	mov	r0, sl
  4075d8:	4659      	mov	r1, fp
  4075da:	2200      	movs	r2, #0
  4075dc:	2300      	movs	r3, #0
  4075de:	f003 f89b 	bl	40a718 <__aeabi_dcmpeq>
  4075e2:	4680      	mov	r8, r0
  4075e4:	2800      	cmp	r0, #0
  4075e6:	d02d      	beq.n	407644 <_dtoa_r+0xa4>
  4075e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4075ea:	2301      	movs	r3, #1
  4075ec:	6013      	str	r3, [r2, #0]
  4075ee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4075f0:	2b00      	cmp	r3, #0
  4075f2:	f000 80bd 	beq.w	407770 <_dtoa_r+0x1d0>
  4075f6:	4895      	ldr	r0, [pc, #596]	; (40784c <_dtoa_r+0x2ac>)
  4075f8:	6018      	str	r0, [r3, #0]
  4075fa:	3801      	subs	r0, #1
  4075fc:	b01b      	add	sp, #108	; 0x6c
  4075fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407602:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407604:	f242 730f 	movw	r3, #9999	; 0x270f
  407608:	6013      	str	r3, [r2, #0]
  40760a:	f1ba 0f00 	cmp.w	sl, #0
  40760e:	d10d      	bne.n	40762c <_dtoa_r+0x8c>
  407610:	f3c5 0513 	ubfx	r5, r5, #0, #20
  407614:	b955      	cbnz	r5, 40762c <_dtoa_r+0x8c>
  407616:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  407618:	488d      	ldr	r0, [pc, #564]	; (407850 <_dtoa_r+0x2b0>)
  40761a:	2b00      	cmp	r3, #0
  40761c:	d0ee      	beq.n	4075fc <_dtoa_r+0x5c>
  40761e:	f100 0308 	add.w	r3, r0, #8
  407622:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  407624:	6013      	str	r3, [r2, #0]
  407626:	b01b      	add	sp, #108	; 0x6c
  407628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40762c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40762e:	4889      	ldr	r0, [pc, #548]	; (407854 <_dtoa_r+0x2b4>)
  407630:	2b00      	cmp	r3, #0
  407632:	d0e3      	beq.n	4075fc <_dtoa_r+0x5c>
  407634:	1cc3      	adds	r3, r0, #3
  407636:	e7f4      	b.n	407622 <_dtoa_r+0x82>
  407638:	2301      	movs	r3, #1
  40763a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40763e:	6033      	str	r3, [r6, #0]
  407640:	46ab      	mov	fp, r5
  407642:	e7c5      	b.n	4075d0 <_dtoa_r+0x30>
  407644:	aa18      	add	r2, sp, #96	; 0x60
  407646:	ab19      	add	r3, sp, #100	; 0x64
  407648:	9201      	str	r2, [sp, #4]
  40764a:	9300      	str	r3, [sp, #0]
  40764c:	4652      	mov	r2, sl
  40764e:	465b      	mov	r3, fp
  407650:	4620      	mov	r0, r4
  407652:	f001 ff7f 	bl	409554 <__d2b>
  407656:	0d2b      	lsrs	r3, r5, #20
  407658:	4681      	mov	r9, r0
  40765a:	d071      	beq.n	407740 <_dtoa_r+0x1a0>
  40765c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  407660:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  407664:	9f18      	ldr	r7, [sp, #96]	; 0x60
  407666:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40766a:	4650      	mov	r0, sl
  40766c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  407670:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  407674:	2200      	movs	r2, #0
  407676:	4b78      	ldr	r3, [pc, #480]	; (407858 <_dtoa_r+0x2b8>)
  407678:	f002 fc32 	bl	409ee0 <__aeabi_dsub>
  40767c:	a36c      	add	r3, pc, #432	; (adr r3, 407830 <_dtoa_r+0x290>)
  40767e:	e9d3 2300 	ldrd	r2, r3, [r3]
  407682:	f002 fde1 	bl	40a248 <__aeabi_dmul>
  407686:	a36c      	add	r3, pc, #432	; (adr r3, 407838 <_dtoa_r+0x298>)
  407688:	e9d3 2300 	ldrd	r2, r3, [r3]
  40768c:	f002 fc2a 	bl	409ee4 <__adddf3>
  407690:	e9cd 0102 	strd	r0, r1, [sp, #8]
  407694:	4630      	mov	r0, r6
  407696:	f002 fd71 	bl	40a17c <__aeabi_i2d>
  40769a:	a369      	add	r3, pc, #420	; (adr r3, 407840 <_dtoa_r+0x2a0>)
  40769c:	e9d3 2300 	ldrd	r2, r3, [r3]
  4076a0:	f002 fdd2 	bl	40a248 <__aeabi_dmul>
  4076a4:	4602      	mov	r2, r0
  4076a6:	460b      	mov	r3, r1
  4076a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4076ac:	f002 fc1a 	bl	409ee4 <__adddf3>
  4076b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4076b4:	f003 f878 	bl	40a7a8 <__aeabi_d2iz>
  4076b8:	2200      	movs	r2, #0
  4076ba:	9002      	str	r0, [sp, #8]
  4076bc:	2300      	movs	r3, #0
  4076be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4076c2:	f003 f833 	bl	40a72c <__aeabi_dcmplt>
  4076c6:	2800      	cmp	r0, #0
  4076c8:	f040 8173 	bne.w	4079b2 <_dtoa_r+0x412>
  4076cc:	9d02      	ldr	r5, [sp, #8]
  4076ce:	2d16      	cmp	r5, #22
  4076d0:	f200 815d 	bhi.w	40798e <_dtoa_r+0x3ee>
  4076d4:	4b61      	ldr	r3, [pc, #388]	; (40785c <_dtoa_r+0x2bc>)
  4076d6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4076da:	e9d3 0100 	ldrd	r0, r1, [r3]
  4076de:	4652      	mov	r2, sl
  4076e0:	465b      	mov	r3, fp
  4076e2:	f003 f841 	bl	40a768 <__aeabi_dcmpgt>
  4076e6:	2800      	cmp	r0, #0
  4076e8:	f000 81c5 	beq.w	407a76 <_dtoa_r+0x4d6>
  4076ec:	1e6b      	subs	r3, r5, #1
  4076ee:	9302      	str	r3, [sp, #8]
  4076f0:	2300      	movs	r3, #0
  4076f2:	930e      	str	r3, [sp, #56]	; 0x38
  4076f4:	1bbf      	subs	r7, r7, r6
  4076f6:	1e7b      	subs	r3, r7, #1
  4076f8:	9306      	str	r3, [sp, #24]
  4076fa:	f100 8154 	bmi.w	4079a6 <_dtoa_r+0x406>
  4076fe:	2300      	movs	r3, #0
  407700:	9308      	str	r3, [sp, #32]
  407702:	9b02      	ldr	r3, [sp, #8]
  407704:	2b00      	cmp	r3, #0
  407706:	f2c0 8145 	blt.w	407994 <_dtoa_r+0x3f4>
  40770a:	9a06      	ldr	r2, [sp, #24]
  40770c:	930d      	str	r3, [sp, #52]	; 0x34
  40770e:	4611      	mov	r1, r2
  407710:	4419      	add	r1, r3
  407712:	2300      	movs	r3, #0
  407714:	9106      	str	r1, [sp, #24]
  407716:	930c      	str	r3, [sp, #48]	; 0x30
  407718:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40771a:	2b09      	cmp	r3, #9
  40771c:	d82a      	bhi.n	407774 <_dtoa_r+0x1d4>
  40771e:	2b05      	cmp	r3, #5
  407720:	f340 865b 	ble.w	4083da <_dtoa_r+0xe3a>
  407724:	3b04      	subs	r3, #4
  407726:	9324      	str	r3, [sp, #144]	; 0x90
  407728:	2500      	movs	r5, #0
  40772a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40772c:	3b02      	subs	r3, #2
  40772e:	2b03      	cmp	r3, #3
  407730:	f200 8642 	bhi.w	4083b8 <_dtoa_r+0xe18>
  407734:	e8df f013 	tbh	[pc, r3, lsl #1]
  407738:	02c903d4 	.word	0x02c903d4
  40773c:	046103df 	.word	0x046103df
  407740:	9f18      	ldr	r7, [sp, #96]	; 0x60
  407742:	9e19      	ldr	r6, [sp, #100]	; 0x64
  407744:	443e      	add	r6, r7
  407746:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40774a:	2b20      	cmp	r3, #32
  40774c:	f340 818e 	ble.w	407a6c <_dtoa_r+0x4cc>
  407750:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  407754:	f206 4012 	addw	r0, r6, #1042	; 0x412
  407758:	409d      	lsls	r5, r3
  40775a:	fa2a f000 	lsr.w	r0, sl, r0
  40775e:	4328      	orrs	r0, r5
  407760:	f002 fcfc 	bl	40a15c <__aeabi_ui2d>
  407764:	2301      	movs	r3, #1
  407766:	3e01      	subs	r6, #1
  407768:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40776c:	9314      	str	r3, [sp, #80]	; 0x50
  40776e:	e781      	b.n	407674 <_dtoa_r+0xd4>
  407770:	483b      	ldr	r0, [pc, #236]	; (407860 <_dtoa_r+0x2c0>)
  407772:	e743      	b.n	4075fc <_dtoa_r+0x5c>
  407774:	2100      	movs	r1, #0
  407776:	6461      	str	r1, [r4, #68]	; 0x44
  407778:	4620      	mov	r0, r4
  40777a:	9125      	str	r1, [sp, #148]	; 0x94
  40777c:	f001 fc4c 	bl	409018 <_Balloc>
  407780:	f04f 33ff 	mov.w	r3, #4294967295
  407784:	930a      	str	r3, [sp, #40]	; 0x28
  407786:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407788:	930f      	str	r3, [sp, #60]	; 0x3c
  40778a:	2301      	movs	r3, #1
  40778c:	9004      	str	r0, [sp, #16]
  40778e:	6420      	str	r0, [r4, #64]	; 0x40
  407790:	9224      	str	r2, [sp, #144]	; 0x90
  407792:	930b      	str	r3, [sp, #44]	; 0x2c
  407794:	9b19      	ldr	r3, [sp, #100]	; 0x64
  407796:	2b00      	cmp	r3, #0
  407798:	f2c0 80d9 	blt.w	40794e <_dtoa_r+0x3ae>
  40779c:	9a02      	ldr	r2, [sp, #8]
  40779e:	2a0e      	cmp	r2, #14
  4077a0:	f300 80d5 	bgt.w	40794e <_dtoa_r+0x3ae>
  4077a4:	4b2d      	ldr	r3, [pc, #180]	; (40785c <_dtoa_r+0x2bc>)
  4077a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4077aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4077ae:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4077b2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4077b4:	2b00      	cmp	r3, #0
  4077b6:	f2c0 83ba 	blt.w	407f2e <_dtoa_r+0x98e>
  4077ba:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4077be:	4650      	mov	r0, sl
  4077c0:	462a      	mov	r2, r5
  4077c2:	4633      	mov	r3, r6
  4077c4:	4659      	mov	r1, fp
  4077c6:	f002 fe69 	bl	40a49c <__aeabi_ddiv>
  4077ca:	f002 ffed 	bl	40a7a8 <__aeabi_d2iz>
  4077ce:	4680      	mov	r8, r0
  4077d0:	f002 fcd4 	bl	40a17c <__aeabi_i2d>
  4077d4:	462a      	mov	r2, r5
  4077d6:	4633      	mov	r3, r6
  4077d8:	f002 fd36 	bl	40a248 <__aeabi_dmul>
  4077dc:	460b      	mov	r3, r1
  4077de:	4602      	mov	r2, r0
  4077e0:	4659      	mov	r1, fp
  4077e2:	4650      	mov	r0, sl
  4077e4:	f002 fb7c 	bl	409ee0 <__aeabi_dsub>
  4077e8:	9d04      	ldr	r5, [sp, #16]
  4077ea:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4077ee:	702b      	strb	r3, [r5, #0]
  4077f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4077f2:	2b01      	cmp	r3, #1
  4077f4:	4606      	mov	r6, r0
  4077f6:	460f      	mov	r7, r1
  4077f8:	f105 0501 	add.w	r5, r5, #1
  4077fc:	d068      	beq.n	4078d0 <_dtoa_r+0x330>
  4077fe:	2200      	movs	r2, #0
  407800:	4b18      	ldr	r3, [pc, #96]	; (407864 <_dtoa_r+0x2c4>)
  407802:	f002 fd21 	bl	40a248 <__aeabi_dmul>
  407806:	2200      	movs	r2, #0
  407808:	2300      	movs	r3, #0
  40780a:	4606      	mov	r6, r0
  40780c:	460f      	mov	r7, r1
  40780e:	f002 ff83 	bl	40a718 <__aeabi_dcmpeq>
  407812:	2800      	cmp	r0, #0
  407814:	f040 8088 	bne.w	407928 <_dtoa_r+0x388>
  407818:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40781c:	f04f 0a00 	mov.w	sl, #0
  407820:	f8df b040 	ldr.w	fp, [pc, #64]	; 407864 <_dtoa_r+0x2c4>
  407824:	940c      	str	r4, [sp, #48]	; 0x30
  407826:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40782a:	e028      	b.n	40787e <_dtoa_r+0x2de>
  40782c:	f3af 8000 	nop.w
  407830:	636f4361 	.word	0x636f4361
  407834:	3fd287a7 	.word	0x3fd287a7
  407838:	8b60c8b3 	.word	0x8b60c8b3
  40783c:	3fc68a28 	.word	0x3fc68a28
  407840:	509f79fb 	.word	0x509f79fb
  407844:	3fd34413 	.word	0x3fd34413
  407848:	7ff00000 	.word	0x7ff00000
  40784c:	00423711 	.word	0x00423711
  407850:	00423754 	.word	0x00423754
  407854:	00423760 	.word	0x00423760
  407858:	3ff80000 	.word	0x3ff80000
  40785c:	004237a0 	.word	0x004237a0
  407860:	00423710 	.word	0x00423710
  407864:	40240000 	.word	0x40240000
  407868:	f002 fcee 	bl	40a248 <__aeabi_dmul>
  40786c:	2200      	movs	r2, #0
  40786e:	2300      	movs	r3, #0
  407870:	4606      	mov	r6, r0
  407872:	460f      	mov	r7, r1
  407874:	f002 ff50 	bl	40a718 <__aeabi_dcmpeq>
  407878:	2800      	cmp	r0, #0
  40787a:	f040 83c1 	bne.w	408000 <_dtoa_r+0xa60>
  40787e:	4642      	mov	r2, r8
  407880:	464b      	mov	r3, r9
  407882:	4630      	mov	r0, r6
  407884:	4639      	mov	r1, r7
  407886:	f002 fe09 	bl	40a49c <__aeabi_ddiv>
  40788a:	f002 ff8d 	bl	40a7a8 <__aeabi_d2iz>
  40788e:	4604      	mov	r4, r0
  407890:	f002 fc74 	bl	40a17c <__aeabi_i2d>
  407894:	4642      	mov	r2, r8
  407896:	464b      	mov	r3, r9
  407898:	f002 fcd6 	bl	40a248 <__aeabi_dmul>
  40789c:	4602      	mov	r2, r0
  40789e:	460b      	mov	r3, r1
  4078a0:	4630      	mov	r0, r6
  4078a2:	4639      	mov	r1, r7
  4078a4:	f002 fb1c 	bl	409ee0 <__aeabi_dsub>
  4078a8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4078ac:	9e04      	ldr	r6, [sp, #16]
  4078ae:	f805 eb01 	strb.w	lr, [r5], #1
  4078b2:	eba5 0e06 	sub.w	lr, r5, r6
  4078b6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4078b8:	45b6      	cmp	lr, r6
  4078ba:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4078be:	4652      	mov	r2, sl
  4078c0:	465b      	mov	r3, fp
  4078c2:	d1d1      	bne.n	407868 <_dtoa_r+0x2c8>
  4078c4:	46a0      	mov	r8, r4
  4078c6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4078ca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4078cc:	4606      	mov	r6, r0
  4078ce:	460f      	mov	r7, r1
  4078d0:	4632      	mov	r2, r6
  4078d2:	463b      	mov	r3, r7
  4078d4:	4630      	mov	r0, r6
  4078d6:	4639      	mov	r1, r7
  4078d8:	f002 fb04 	bl	409ee4 <__adddf3>
  4078dc:	4606      	mov	r6, r0
  4078de:	460f      	mov	r7, r1
  4078e0:	4602      	mov	r2, r0
  4078e2:	460b      	mov	r3, r1
  4078e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4078e8:	f002 ff20 	bl	40a72c <__aeabi_dcmplt>
  4078ec:	b948      	cbnz	r0, 407902 <_dtoa_r+0x362>
  4078ee:	4632      	mov	r2, r6
  4078f0:	463b      	mov	r3, r7
  4078f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4078f6:	f002 ff0f 	bl	40a718 <__aeabi_dcmpeq>
  4078fa:	b1a8      	cbz	r0, 407928 <_dtoa_r+0x388>
  4078fc:	f018 0f01 	tst.w	r8, #1
  407900:	d012      	beq.n	407928 <_dtoa_r+0x388>
  407902:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  407906:	9a04      	ldr	r2, [sp, #16]
  407908:	1e6b      	subs	r3, r5, #1
  40790a:	e004      	b.n	407916 <_dtoa_r+0x376>
  40790c:	429a      	cmp	r2, r3
  40790e:	f000 8401 	beq.w	408114 <_dtoa_r+0xb74>
  407912:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  407916:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40791a:	f103 0501 	add.w	r5, r3, #1
  40791e:	d0f5      	beq.n	40790c <_dtoa_r+0x36c>
  407920:	f108 0801 	add.w	r8, r8, #1
  407924:	f883 8000 	strb.w	r8, [r3]
  407928:	4649      	mov	r1, r9
  40792a:	4620      	mov	r0, r4
  40792c:	f001 fb9a 	bl	409064 <_Bfree>
  407930:	2200      	movs	r2, #0
  407932:	9b02      	ldr	r3, [sp, #8]
  407934:	702a      	strb	r2, [r5, #0]
  407936:	9a26      	ldr	r2, [sp, #152]	; 0x98
  407938:	3301      	adds	r3, #1
  40793a:	6013      	str	r3, [r2, #0]
  40793c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40793e:	2b00      	cmp	r3, #0
  407940:	f000 839e 	beq.w	408080 <_dtoa_r+0xae0>
  407944:	9804      	ldr	r0, [sp, #16]
  407946:	601d      	str	r5, [r3, #0]
  407948:	b01b      	add	sp, #108	; 0x6c
  40794a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40794e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  407950:	2a00      	cmp	r2, #0
  407952:	d03e      	beq.n	4079d2 <_dtoa_r+0x432>
  407954:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407956:	2a01      	cmp	r2, #1
  407958:	f340 8311 	ble.w	407f7e <_dtoa_r+0x9de>
  40795c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40795e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407960:	1e5f      	subs	r7, r3, #1
  407962:	42ba      	cmp	r2, r7
  407964:	f2c0 838f 	blt.w	408086 <_dtoa_r+0xae6>
  407968:	1bd7      	subs	r7, r2, r7
  40796a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40796c:	2b00      	cmp	r3, #0
  40796e:	f2c0 848b 	blt.w	408288 <_dtoa_r+0xce8>
  407972:	9d08      	ldr	r5, [sp, #32]
  407974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407976:	9a08      	ldr	r2, [sp, #32]
  407978:	441a      	add	r2, r3
  40797a:	9208      	str	r2, [sp, #32]
  40797c:	9a06      	ldr	r2, [sp, #24]
  40797e:	2101      	movs	r1, #1
  407980:	441a      	add	r2, r3
  407982:	4620      	mov	r0, r4
  407984:	9206      	str	r2, [sp, #24]
  407986:	f001 fc07 	bl	409198 <__i2b>
  40798a:	4606      	mov	r6, r0
  40798c:	e024      	b.n	4079d8 <_dtoa_r+0x438>
  40798e:	2301      	movs	r3, #1
  407990:	930e      	str	r3, [sp, #56]	; 0x38
  407992:	e6af      	b.n	4076f4 <_dtoa_r+0x154>
  407994:	9a08      	ldr	r2, [sp, #32]
  407996:	9b02      	ldr	r3, [sp, #8]
  407998:	1ad2      	subs	r2, r2, r3
  40799a:	425b      	negs	r3, r3
  40799c:	930c      	str	r3, [sp, #48]	; 0x30
  40799e:	2300      	movs	r3, #0
  4079a0:	9208      	str	r2, [sp, #32]
  4079a2:	930d      	str	r3, [sp, #52]	; 0x34
  4079a4:	e6b8      	b.n	407718 <_dtoa_r+0x178>
  4079a6:	f1c7 0301 	rsb	r3, r7, #1
  4079aa:	9308      	str	r3, [sp, #32]
  4079ac:	2300      	movs	r3, #0
  4079ae:	9306      	str	r3, [sp, #24]
  4079b0:	e6a7      	b.n	407702 <_dtoa_r+0x162>
  4079b2:	9d02      	ldr	r5, [sp, #8]
  4079b4:	4628      	mov	r0, r5
  4079b6:	f002 fbe1 	bl	40a17c <__aeabi_i2d>
  4079ba:	4602      	mov	r2, r0
  4079bc:	460b      	mov	r3, r1
  4079be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4079c2:	f002 fea9 	bl	40a718 <__aeabi_dcmpeq>
  4079c6:	2800      	cmp	r0, #0
  4079c8:	f47f ae80 	bne.w	4076cc <_dtoa_r+0x12c>
  4079cc:	1e6b      	subs	r3, r5, #1
  4079ce:	9302      	str	r3, [sp, #8]
  4079d0:	e67c      	b.n	4076cc <_dtoa_r+0x12c>
  4079d2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4079d4:	9d08      	ldr	r5, [sp, #32]
  4079d6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4079d8:	2d00      	cmp	r5, #0
  4079da:	dd0c      	ble.n	4079f6 <_dtoa_r+0x456>
  4079dc:	9906      	ldr	r1, [sp, #24]
  4079de:	2900      	cmp	r1, #0
  4079e0:	460b      	mov	r3, r1
  4079e2:	dd08      	ble.n	4079f6 <_dtoa_r+0x456>
  4079e4:	42a9      	cmp	r1, r5
  4079e6:	9a08      	ldr	r2, [sp, #32]
  4079e8:	bfa8      	it	ge
  4079ea:	462b      	movge	r3, r5
  4079ec:	1ad2      	subs	r2, r2, r3
  4079ee:	1aed      	subs	r5, r5, r3
  4079f0:	1acb      	subs	r3, r1, r3
  4079f2:	9208      	str	r2, [sp, #32]
  4079f4:	9306      	str	r3, [sp, #24]
  4079f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4079f8:	b1d3      	cbz	r3, 407a30 <_dtoa_r+0x490>
  4079fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4079fc:	2b00      	cmp	r3, #0
  4079fe:	f000 82b7 	beq.w	407f70 <_dtoa_r+0x9d0>
  407a02:	2f00      	cmp	r7, #0
  407a04:	dd10      	ble.n	407a28 <_dtoa_r+0x488>
  407a06:	4631      	mov	r1, r6
  407a08:	463a      	mov	r2, r7
  407a0a:	4620      	mov	r0, r4
  407a0c:	f001 fc60 	bl	4092d0 <__pow5mult>
  407a10:	464a      	mov	r2, r9
  407a12:	4601      	mov	r1, r0
  407a14:	4606      	mov	r6, r0
  407a16:	4620      	mov	r0, r4
  407a18:	f001 fbc8 	bl	4091ac <__multiply>
  407a1c:	4649      	mov	r1, r9
  407a1e:	4680      	mov	r8, r0
  407a20:	4620      	mov	r0, r4
  407a22:	f001 fb1f 	bl	409064 <_Bfree>
  407a26:	46c1      	mov	r9, r8
  407a28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407a2a:	1bda      	subs	r2, r3, r7
  407a2c:	f040 82a1 	bne.w	407f72 <_dtoa_r+0x9d2>
  407a30:	2101      	movs	r1, #1
  407a32:	4620      	mov	r0, r4
  407a34:	f001 fbb0 	bl	409198 <__i2b>
  407a38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407a3a:	2b00      	cmp	r3, #0
  407a3c:	4680      	mov	r8, r0
  407a3e:	dd1c      	ble.n	407a7a <_dtoa_r+0x4da>
  407a40:	4601      	mov	r1, r0
  407a42:	461a      	mov	r2, r3
  407a44:	4620      	mov	r0, r4
  407a46:	f001 fc43 	bl	4092d0 <__pow5mult>
  407a4a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407a4c:	2b01      	cmp	r3, #1
  407a4e:	4680      	mov	r8, r0
  407a50:	f340 8254 	ble.w	407efc <_dtoa_r+0x95c>
  407a54:	2300      	movs	r3, #0
  407a56:	930c      	str	r3, [sp, #48]	; 0x30
  407a58:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407a5c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  407a60:	6918      	ldr	r0, [r3, #16]
  407a62:	f001 fb49 	bl	4090f8 <__hi0bits>
  407a66:	f1c0 0020 	rsb	r0, r0, #32
  407a6a:	e010      	b.n	407a8e <_dtoa_r+0x4ee>
  407a6c:	f1c3 0520 	rsb	r5, r3, #32
  407a70:	fa0a f005 	lsl.w	r0, sl, r5
  407a74:	e674      	b.n	407760 <_dtoa_r+0x1c0>
  407a76:	900e      	str	r0, [sp, #56]	; 0x38
  407a78:	e63c      	b.n	4076f4 <_dtoa_r+0x154>
  407a7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407a7c:	2b01      	cmp	r3, #1
  407a7e:	f340 8287 	ble.w	407f90 <_dtoa_r+0x9f0>
  407a82:	2300      	movs	r3, #0
  407a84:	930c      	str	r3, [sp, #48]	; 0x30
  407a86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407a88:	2001      	movs	r0, #1
  407a8a:	2b00      	cmp	r3, #0
  407a8c:	d1e4      	bne.n	407a58 <_dtoa_r+0x4b8>
  407a8e:	9a06      	ldr	r2, [sp, #24]
  407a90:	4410      	add	r0, r2
  407a92:	f010 001f 	ands.w	r0, r0, #31
  407a96:	f000 80a1 	beq.w	407bdc <_dtoa_r+0x63c>
  407a9a:	f1c0 0320 	rsb	r3, r0, #32
  407a9e:	2b04      	cmp	r3, #4
  407aa0:	f340 849e 	ble.w	4083e0 <_dtoa_r+0xe40>
  407aa4:	9b08      	ldr	r3, [sp, #32]
  407aa6:	f1c0 001c 	rsb	r0, r0, #28
  407aaa:	4403      	add	r3, r0
  407aac:	9308      	str	r3, [sp, #32]
  407aae:	4613      	mov	r3, r2
  407ab0:	4403      	add	r3, r0
  407ab2:	4405      	add	r5, r0
  407ab4:	9306      	str	r3, [sp, #24]
  407ab6:	9b08      	ldr	r3, [sp, #32]
  407ab8:	2b00      	cmp	r3, #0
  407aba:	dd05      	ble.n	407ac8 <_dtoa_r+0x528>
  407abc:	4649      	mov	r1, r9
  407abe:	461a      	mov	r2, r3
  407ac0:	4620      	mov	r0, r4
  407ac2:	f001 fc55 	bl	409370 <__lshift>
  407ac6:	4681      	mov	r9, r0
  407ac8:	9b06      	ldr	r3, [sp, #24]
  407aca:	2b00      	cmp	r3, #0
  407acc:	dd05      	ble.n	407ada <_dtoa_r+0x53a>
  407ace:	4641      	mov	r1, r8
  407ad0:	461a      	mov	r2, r3
  407ad2:	4620      	mov	r0, r4
  407ad4:	f001 fc4c 	bl	409370 <__lshift>
  407ad8:	4680      	mov	r8, r0
  407ada:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407adc:	2b00      	cmp	r3, #0
  407ade:	f040 8086 	bne.w	407bee <_dtoa_r+0x64e>
  407ae2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407ae4:	2b00      	cmp	r3, #0
  407ae6:	f340 8266 	ble.w	407fb6 <_dtoa_r+0xa16>
  407aea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407aec:	2b00      	cmp	r3, #0
  407aee:	f000 8098 	beq.w	407c22 <_dtoa_r+0x682>
  407af2:	2d00      	cmp	r5, #0
  407af4:	dd05      	ble.n	407b02 <_dtoa_r+0x562>
  407af6:	4631      	mov	r1, r6
  407af8:	462a      	mov	r2, r5
  407afa:	4620      	mov	r0, r4
  407afc:	f001 fc38 	bl	409370 <__lshift>
  407b00:	4606      	mov	r6, r0
  407b02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407b04:	2b00      	cmp	r3, #0
  407b06:	f040 8337 	bne.w	408178 <_dtoa_r+0xbd8>
  407b0a:	9606      	str	r6, [sp, #24]
  407b0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407b0e:	9a04      	ldr	r2, [sp, #16]
  407b10:	f8dd b018 	ldr.w	fp, [sp, #24]
  407b14:	3b01      	subs	r3, #1
  407b16:	18d3      	adds	r3, r2, r3
  407b18:	930b      	str	r3, [sp, #44]	; 0x2c
  407b1a:	f00a 0301 	and.w	r3, sl, #1
  407b1e:	930c      	str	r3, [sp, #48]	; 0x30
  407b20:	4617      	mov	r7, r2
  407b22:	46c2      	mov	sl, r8
  407b24:	4651      	mov	r1, sl
  407b26:	4648      	mov	r0, r9
  407b28:	f7ff fca4 	bl	407474 <quorem>
  407b2c:	4631      	mov	r1, r6
  407b2e:	4605      	mov	r5, r0
  407b30:	4648      	mov	r0, r9
  407b32:	f001 fc6f 	bl	409414 <__mcmp>
  407b36:	465a      	mov	r2, fp
  407b38:	900a      	str	r0, [sp, #40]	; 0x28
  407b3a:	4651      	mov	r1, sl
  407b3c:	4620      	mov	r0, r4
  407b3e:	f001 fc85 	bl	40944c <__mdiff>
  407b42:	68c2      	ldr	r2, [r0, #12]
  407b44:	4680      	mov	r8, r0
  407b46:	f105 0330 	add.w	r3, r5, #48	; 0x30
  407b4a:	2a00      	cmp	r2, #0
  407b4c:	f040 822b 	bne.w	407fa6 <_dtoa_r+0xa06>
  407b50:	4601      	mov	r1, r0
  407b52:	4648      	mov	r0, r9
  407b54:	9308      	str	r3, [sp, #32]
  407b56:	f001 fc5d 	bl	409414 <__mcmp>
  407b5a:	4641      	mov	r1, r8
  407b5c:	9006      	str	r0, [sp, #24]
  407b5e:	4620      	mov	r0, r4
  407b60:	f001 fa80 	bl	409064 <_Bfree>
  407b64:	9a06      	ldr	r2, [sp, #24]
  407b66:	9b08      	ldr	r3, [sp, #32]
  407b68:	b932      	cbnz	r2, 407b78 <_dtoa_r+0x5d8>
  407b6a:	9924      	ldr	r1, [sp, #144]	; 0x90
  407b6c:	b921      	cbnz	r1, 407b78 <_dtoa_r+0x5d8>
  407b6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407b70:	2a00      	cmp	r2, #0
  407b72:	f000 83ef 	beq.w	408354 <_dtoa_r+0xdb4>
  407b76:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407b78:	990a      	ldr	r1, [sp, #40]	; 0x28
  407b7a:	2900      	cmp	r1, #0
  407b7c:	f2c0 829f 	blt.w	4080be <_dtoa_r+0xb1e>
  407b80:	d105      	bne.n	407b8e <_dtoa_r+0x5ee>
  407b82:	9924      	ldr	r1, [sp, #144]	; 0x90
  407b84:	b919      	cbnz	r1, 407b8e <_dtoa_r+0x5ee>
  407b86:	990c      	ldr	r1, [sp, #48]	; 0x30
  407b88:	2900      	cmp	r1, #0
  407b8a:	f000 8298 	beq.w	4080be <_dtoa_r+0xb1e>
  407b8e:	2a00      	cmp	r2, #0
  407b90:	f300 8306 	bgt.w	4081a0 <_dtoa_r+0xc00>
  407b94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  407b96:	703b      	strb	r3, [r7, #0]
  407b98:	f107 0801 	add.w	r8, r7, #1
  407b9c:	4297      	cmp	r7, r2
  407b9e:	4645      	mov	r5, r8
  407ba0:	f000 830c 	beq.w	4081bc <_dtoa_r+0xc1c>
  407ba4:	4649      	mov	r1, r9
  407ba6:	2300      	movs	r3, #0
  407ba8:	220a      	movs	r2, #10
  407baa:	4620      	mov	r0, r4
  407bac:	f001 fa64 	bl	409078 <__multadd>
  407bb0:	455e      	cmp	r6, fp
  407bb2:	4681      	mov	r9, r0
  407bb4:	4631      	mov	r1, r6
  407bb6:	f04f 0300 	mov.w	r3, #0
  407bba:	f04f 020a 	mov.w	r2, #10
  407bbe:	4620      	mov	r0, r4
  407bc0:	f000 81eb 	beq.w	407f9a <_dtoa_r+0x9fa>
  407bc4:	f001 fa58 	bl	409078 <__multadd>
  407bc8:	4659      	mov	r1, fp
  407bca:	4606      	mov	r6, r0
  407bcc:	2300      	movs	r3, #0
  407bce:	220a      	movs	r2, #10
  407bd0:	4620      	mov	r0, r4
  407bd2:	f001 fa51 	bl	409078 <__multadd>
  407bd6:	4647      	mov	r7, r8
  407bd8:	4683      	mov	fp, r0
  407bda:	e7a3      	b.n	407b24 <_dtoa_r+0x584>
  407bdc:	201c      	movs	r0, #28
  407bde:	9b08      	ldr	r3, [sp, #32]
  407be0:	4403      	add	r3, r0
  407be2:	9308      	str	r3, [sp, #32]
  407be4:	9b06      	ldr	r3, [sp, #24]
  407be6:	4403      	add	r3, r0
  407be8:	4405      	add	r5, r0
  407bea:	9306      	str	r3, [sp, #24]
  407bec:	e763      	b.n	407ab6 <_dtoa_r+0x516>
  407bee:	4641      	mov	r1, r8
  407bf0:	4648      	mov	r0, r9
  407bf2:	f001 fc0f 	bl	409414 <__mcmp>
  407bf6:	2800      	cmp	r0, #0
  407bf8:	f6bf af73 	bge.w	407ae2 <_dtoa_r+0x542>
  407bfc:	9f02      	ldr	r7, [sp, #8]
  407bfe:	4649      	mov	r1, r9
  407c00:	2300      	movs	r3, #0
  407c02:	220a      	movs	r2, #10
  407c04:	4620      	mov	r0, r4
  407c06:	3f01      	subs	r7, #1
  407c08:	9702      	str	r7, [sp, #8]
  407c0a:	f001 fa35 	bl	409078 <__multadd>
  407c0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407c10:	4681      	mov	r9, r0
  407c12:	2b00      	cmp	r3, #0
  407c14:	f040 83b6 	bne.w	408384 <_dtoa_r+0xde4>
  407c18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407c1a:	2b00      	cmp	r3, #0
  407c1c:	f340 83bf 	ble.w	40839e <_dtoa_r+0xdfe>
  407c20:	930a      	str	r3, [sp, #40]	; 0x28
  407c22:	f8dd b010 	ldr.w	fp, [sp, #16]
  407c26:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  407c28:	465d      	mov	r5, fp
  407c2a:	e002      	b.n	407c32 <_dtoa_r+0x692>
  407c2c:	f001 fa24 	bl	409078 <__multadd>
  407c30:	4681      	mov	r9, r0
  407c32:	4641      	mov	r1, r8
  407c34:	4648      	mov	r0, r9
  407c36:	f7ff fc1d 	bl	407474 <quorem>
  407c3a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  407c3e:	f805 ab01 	strb.w	sl, [r5], #1
  407c42:	eba5 030b 	sub.w	r3, r5, fp
  407c46:	42bb      	cmp	r3, r7
  407c48:	f04f 020a 	mov.w	r2, #10
  407c4c:	f04f 0300 	mov.w	r3, #0
  407c50:	4649      	mov	r1, r9
  407c52:	4620      	mov	r0, r4
  407c54:	dbea      	blt.n	407c2c <_dtoa_r+0x68c>
  407c56:	9b04      	ldr	r3, [sp, #16]
  407c58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  407c5a:	2a01      	cmp	r2, #1
  407c5c:	bfac      	ite	ge
  407c5e:	189b      	addge	r3, r3, r2
  407c60:	3301      	addlt	r3, #1
  407c62:	461d      	mov	r5, r3
  407c64:	f04f 0b00 	mov.w	fp, #0
  407c68:	4649      	mov	r1, r9
  407c6a:	2201      	movs	r2, #1
  407c6c:	4620      	mov	r0, r4
  407c6e:	f001 fb7f 	bl	409370 <__lshift>
  407c72:	4641      	mov	r1, r8
  407c74:	4681      	mov	r9, r0
  407c76:	f001 fbcd 	bl	409414 <__mcmp>
  407c7a:	2800      	cmp	r0, #0
  407c7c:	f340 823d 	ble.w	4080fa <_dtoa_r+0xb5a>
  407c80:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  407c84:	9904      	ldr	r1, [sp, #16]
  407c86:	1e6b      	subs	r3, r5, #1
  407c88:	e004      	b.n	407c94 <_dtoa_r+0x6f4>
  407c8a:	428b      	cmp	r3, r1
  407c8c:	f000 81ae 	beq.w	407fec <_dtoa_r+0xa4c>
  407c90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  407c94:	2a39      	cmp	r2, #57	; 0x39
  407c96:	f103 0501 	add.w	r5, r3, #1
  407c9a:	d0f6      	beq.n	407c8a <_dtoa_r+0x6ea>
  407c9c:	3201      	adds	r2, #1
  407c9e:	701a      	strb	r2, [r3, #0]
  407ca0:	4641      	mov	r1, r8
  407ca2:	4620      	mov	r0, r4
  407ca4:	f001 f9de 	bl	409064 <_Bfree>
  407ca8:	2e00      	cmp	r6, #0
  407caa:	f43f ae3d 	beq.w	407928 <_dtoa_r+0x388>
  407cae:	f1bb 0f00 	cmp.w	fp, #0
  407cb2:	d005      	beq.n	407cc0 <_dtoa_r+0x720>
  407cb4:	45b3      	cmp	fp, r6
  407cb6:	d003      	beq.n	407cc0 <_dtoa_r+0x720>
  407cb8:	4659      	mov	r1, fp
  407cba:	4620      	mov	r0, r4
  407cbc:	f001 f9d2 	bl	409064 <_Bfree>
  407cc0:	4631      	mov	r1, r6
  407cc2:	4620      	mov	r0, r4
  407cc4:	f001 f9ce 	bl	409064 <_Bfree>
  407cc8:	e62e      	b.n	407928 <_dtoa_r+0x388>
  407cca:	2300      	movs	r3, #0
  407ccc:	930b      	str	r3, [sp, #44]	; 0x2c
  407cce:	9b02      	ldr	r3, [sp, #8]
  407cd0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407cd2:	4413      	add	r3, r2
  407cd4:	930f      	str	r3, [sp, #60]	; 0x3c
  407cd6:	3301      	adds	r3, #1
  407cd8:	2b01      	cmp	r3, #1
  407cda:	461f      	mov	r7, r3
  407cdc:	461e      	mov	r6, r3
  407cde:	930a      	str	r3, [sp, #40]	; 0x28
  407ce0:	bfb8      	it	lt
  407ce2:	2701      	movlt	r7, #1
  407ce4:	2100      	movs	r1, #0
  407ce6:	2f17      	cmp	r7, #23
  407ce8:	6461      	str	r1, [r4, #68]	; 0x44
  407cea:	d90a      	bls.n	407d02 <_dtoa_r+0x762>
  407cec:	2201      	movs	r2, #1
  407cee:	2304      	movs	r3, #4
  407cf0:	005b      	lsls	r3, r3, #1
  407cf2:	f103 0014 	add.w	r0, r3, #20
  407cf6:	4287      	cmp	r7, r0
  407cf8:	4611      	mov	r1, r2
  407cfa:	f102 0201 	add.w	r2, r2, #1
  407cfe:	d2f7      	bcs.n	407cf0 <_dtoa_r+0x750>
  407d00:	6461      	str	r1, [r4, #68]	; 0x44
  407d02:	4620      	mov	r0, r4
  407d04:	f001 f988 	bl	409018 <_Balloc>
  407d08:	2e0e      	cmp	r6, #14
  407d0a:	9004      	str	r0, [sp, #16]
  407d0c:	6420      	str	r0, [r4, #64]	; 0x40
  407d0e:	f63f ad41 	bhi.w	407794 <_dtoa_r+0x1f4>
  407d12:	2d00      	cmp	r5, #0
  407d14:	f43f ad3e 	beq.w	407794 <_dtoa_r+0x1f4>
  407d18:	9902      	ldr	r1, [sp, #8]
  407d1a:	2900      	cmp	r1, #0
  407d1c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  407d20:	f340 8202 	ble.w	408128 <_dtoa_r+0xb88>
  407d24:	4bb8      	ldr	r3, [pc, #736]	; (408008 <_dtoa_r+0xa68>)
  407d26:	f001 020f 	and.w	r2, r1, #15
  407d2a:	110d      	asrs	r5, r1, #4
  407d2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407d30:	06e9      	lsls	r1, r5, #27
  407d32:	e9d3 6700 	ldrd	r6, r7, [r3]
  407d36:	f140 81ae 	bpl.w	408096 <_dtoa_r+0xaf6>
  407d3a:	4bb4      	ldr	r3, [pc, #720]	; (40800c <_dtoa_r+0xa6c>)
  407d3c:	4650      	mov	r0, sl
  407d3e:	4659      	mov	r1, fp
  407d40:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  407d44:	f002 fbaa 	bl	40a49c <__aeabi_ddiv>
  407d48:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  407d4c:	f005 050f 	and.w	r5, r5, #15
  407d50:	f04f 0a03 	mov.w	sl, #3
  407d54:	b18d      	cbz	r5, 407d7a <_dtoa_r+0x7da>
  407d56:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40800c <_dtoa_r+0xa6c>
  407d5a:	07ea      	lsls	r2, r5, #31
  407d5c:	d509      	bpl.n	407d72 <_dtoa_r+0x7d2>
  407d5e:	4630      	mov	r0, r6
  407d60:	4639      	mov	r1, r7
  407d62:	e9d8 2300 	ldrd	r2, r3, [r8]
  407d66:	f002 fa6f 	bl	40a248 <__aeabi_dmul>
  407d6a:	f10a 0a01 	add.w	sl, sl, #1
  407d6e:	4606      	mov	r6, r0
  407d70:	460f      	mov	r7, r1
  407d72:	106d      	asrs	r5, r5, #1
  407d74:	f108 0808 	add.w	r8, r8, #8
  407d78:	d1ef      	bne.n	407d5a <_dtoa_r+0x7ba>
  407d7a:	463b      	mov	r3, r7
  407d7c:	4632      	mov	r2, r6
  407d7e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  407d82:	f002 fb8b 	bl	40a49c <__aeabi_ddiv>
  407d86:	4607      	mov	r7, r0
  407d88:	4688      	mov	r8, r1
  407d8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  407d8c:	b143      	cbz	r3, 407da0 <_dtoa_r+0x800>
  407d8e:	2200      	movs	r2, #0
  407d90:	4b9f      	ldr	r3, [pc, #636]	; (408010 <_dtoa_r+0xa70>)
  407d92:	4638      	mov	r0, r7
  407d94:	4641      	mov	r1, r8
  407d96:	f002 fcc9 	bl	40a72c <__aeabi_dcmplt>
  407d9a:	2800      	cmp	r0, #0
  407d9c:	f040 8286 	bne.w	4082ac <_dtoa_r+0xd0c>
  407da0:	4650      	mov	r0, sl
  407da2:	f002 f9eb 	bl	40a17c <__aeabi_i2d>
  407da6:	463a      	mov	r2, r7
  407da8:	4643      	mov	r3, r8
  407daa:	f002 fa4d 	bl	40a248 <__aeabi_dmul>
  407dae:	4b99      	ldr	r3, [pc, #612]	; (408014 <_dtoa_r+0xa74>)
  407db0:	2200      	movs	r2, #0
  407db2:	f002 f897 	bl	409ee4 <__adddf3>
  407db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407db8:	4605      	mov	r5, r0
  407dba:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  407dbe:	2b00      	cmp	r3, #0
  407dc0:	f000 813e 	beq.w	408040 <_dtoa_r+0xaa0>
  407dc4:	9b02      	ldr	r3, [sp, #8]
  407dc6:	9315      	str	r3, [sp, #84]	; 0x54
  407dc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407dca:	9312      	str	r3, [sp, #72]	; 0x48
  407dcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407dce:	2b00      	cmp	r3, #0
  407dd0:	f000 81fa 	beq.w	4081c8 <_dtoa_r+0xc28>
  407dd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407dd6:	4b8c      	ldr	r3, [pc, #560]	; (408008 <_dtoa_r+0xa68>)
  407dd8:	498f      	ldr	r1, [pc, #572]	; (408018 <_dtoa_r+0xa78>)
  407dda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407dde:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  407de2:	2000      	movs	r0, #0
  407de4:	f002 fb5a 	bl	40a49c <__aeabi_ddiv>
  407de8:	462a      	mov	r2, r5
  407dea:	4633      	mov	r3, r6
  407dec:	f002 f878 	bl	409ee0 <__aeabi_dsub>
  407df0:	4682      	mov	sl, r0
  407df2:	468b      	mov	fp, r1
  407df4:	4638      	mov	r0, r7
  407df6:	4641      	mov	r1, r8
  407df8:	f002 fcd6 	bl	40a7a8 <__aeabi_d2iz>
  407dfc:	4605      	mov	r5, r0
  407dfe:	f002 f9bd 	bl	40a17c <__aeabi_i2d>
  407e02:	4602      	mov	r2, r0
  407e04:	460b      	mov	r3, r1
  407e06:	4638      	mov	r0, r7
  407e08:	4641      	mov	r1, r8
  407e0a:	f002 f869 	bl	409ee0 <__aeabi_dsub>
  407e0e:	3530      	adds	r5, #48	; 0x30
  407e10:	fa5f f885 	uxtb.w	r8, r5
  407e14:	9d04      	ldr	r5, [sp, #16]
  407e16:	4606      	mov	r6, r0
  407e18:	460f      	mov	r7, r1
  407e1a:	f885 8000 	strb.w	r8, [r5]
  407e1e:	4602      	mov	r2, r0
  407e20:	460b      	mov	r3, r1
  407e22:	4650      	mov	r0, sl
  407e24:	4659      	mov	r1, fp
  407e26:	3501      	adds	r5, #1
  407e28:	f002 fc9e 	bl	40a768 <__aeabi_dcmpgt>
  407e2c:	2800      	cmp	r0, #0
  407e2e:	d154      	bne.n	407eda <_dtoa_r+0x93a>
  407e30:	4632      	mov	r2, r6
  407e32:	463b      	mov	r3, r7
  407e34:	2000      	movs	r0, #0
  407e36:	4976      	ldr	r1, [pc, #472]	; (408010 <_dtoa_r+0xa70>)
  407e38:	f002 f852 	bl	409ee0 <__aeabi_dsub>
  407e3c:	4602      	mov	r2, r0
  407e3e:	460b      	mov	r3, r1
  407e40:	4650      	mov	r0, sl
  407e42:	4659      	mov	r1, fp
  407e44:	f002 fc90 	bl	40a768 <__aeabi_dcmpgt>
  407e48:	2800      	cmp	r0, #0
  407e4a:	f040 8270 	bne.w	40832e <_dtoa_r+0xd8e>
  407e4e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  407e50:	2a01      	cmp	r2, #1
  407e52:	f000 8111 	beq.w	408078 <_dtoa_r+0xad8>
  407e56:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407e58:	9a04      	ldr	r2, [sp, #16]
  407e5a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  407e5e:	4413      	add	r3, r2
  407e60:	4699      	mov	r9, r3
  407e62:	e00d      	b.n	407e80 <_dtoa_r+0x8e0>
  407e64:	2000      	movs	r0, #0
  407e66:	496a      	ldr	r1, [pc, #424]	; (408010 <_dtoa_r+0xa70>)
  407e68:	f002 f83a 	bl	409ee0 <__aeabi_dsub>
  407e6c:	4652      	mov	r2, sl
  407e6e:	465b      	mov	r3, fp
  407e70:	f002 fc5c 	bl	40a72c <__aeabi_dcmplt>
  407e74:	2800      	cmp	r0, #0
  407e76:	f040 8258 	bne.w	40832a <_dtoa_r+0xd8a>
  407e7a:	454d      	cmp	r5, r9
  407e7c:	f000 80fa 	beq.w	408074 <_dtoa_r+0xad4>
  407e80:	4650      	mov	r0, sl
  407e82:	4659      	mov	r1, fp
  407e84:	2200      	movs	r2, #0
  407e86:	4b65      	ldr	r3, [pc, #404]	; (40801c <_dtoa_r+0xa7c>)
  407e88:	f002 f9de 	bl	40a248 <__aeabi_dmul>
  407e8c:	2200      	movs	r2, #0
  407e8e:	4b63      	ldr	r3, [pc, #396]	; (40801c <_dtoa_r+0xa7c>)
  407e90:	4682      	mov	sl, r0
  407e92:	468b      	mov	fp, r1
  407e94:	4630      	mov	r0, r6
  407e96:	4639      	mov	r1, r7
  407e98:	f002 f9d6 	bl	40a248 <__aeabi_dmul>
  407e9c:	460f      	mov	r7, r1
  407e9e:	4606      	mov	r6, r0
  407ea0:	f002 fc82 	bl	40a7a8 <__aeabi_d2iz>
  407ea4:	4680      	mov	r8, r0
  407ea6:	f002 f969 	bl	40a17c <__aeabi_i2d>
  407eaa:	4602      	mov	r2, r0
  407eac:	460b      	mov	r3, r1
  407eae:	4630      	mov	r0, r6
  407eb0:	4639      	mov	r1, r7
  407eb2:	f002 f815 	bl	409ee0 <__aeabi_dsub>
  407eb6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  407eba:	fa5f f888 	uxtb.w	r8, r8
  407ebe:	4652      	mov	r2, sl
  407ec0:	465b      	mov	r3, fp
  407ec2:	f805 8b01 	strb.w	r8, [r5], #1
  407ec6:	4606      	mov	r6, r0
  407ec8:	460f      	mov	r7, r1
  407eca:	f002 fc2f 	bl	40a72c <__aeabi_dcmplt>
  407ece:	4632      	mov	r2, r6
  407ed0:	463b      	mov	r3, r7
  407ed2:	2800      	cmp	r0, #0
  407ed4:	d0c6      	beq.n	407e64 <_dtoa_r+0x8c4>
  407ed6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  407eda:	9b15      	ldr	r3, [sp, #84]	; 0x54
  407edc:	9302      	str	r3, [sp, #8]
  407ede:	e523      	b.n	407928 <_dtoa_r+0x388>
  407ee0:	2300      	movs	r3, #0
  407ee2:	930b      	str	r3, [sp, #44]	; 0x2c
  407ee4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  407ee6:	2b00      	cmp	r3, #0
  407ee8:	f340 80dc 	ble.w	4080a4 <_dtoa_r+0xb04>
  407eec:	461f      	mov	r7, r3
  407eee:	461e      	mov	r6, r3
  407ef0:	930f      	str	r3, [sp, #60]	; 0x3c
  407ef2:	930a      	str	r3, [sp, #40]	; 0x28
  407ef4:	e6f6      	b.n	407ce4 <_dtoa_r+0x744>
  407ef6:	2301      	movs	r3, #1
  407ef8:	930b      	str	r3, [sp, #44]	; 0x2c
  407efa:	e7f3      	b.n	407ee4 <_dtoa_r+0x944>
  407efc:	f1ba 0f00 	cmp.w	sl, #0
  407f00:	f47f ada8 	bne.w	407a54 <_dtoa_r+0x4b4>
  407f04:	f3cb 0313 	ubfx	r3, fp, #0, #20
  407f08:	2b00      	cmp	r3, #0
  407f0a:	f47f adba 	bne.w	407a82 <_dtoa_r+0x4e2>
  407f0e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  407f12:	0d3f      	lsrs	r7, r7, #20
  407f14:	053f      	lsls	r7, r7, #20
  407f16:	2f00      	cmp	r7, #0
  407f18:	f000 820d 	beq.w	408336 <_dtoa_r+0xd96>
  407f1c:	9b08      	ldr	r3, [sp, #32]
  407f1e:	3301      	adds	r3, #1
  407f20:	9308      	str	r3, [sp, #32]
  407f22:	9b06      	ldr	r3, [sp, #24]
  407f24:	3301      	adds	r3, #1
  407f26:	9306      	str	r3, [sp, #24]
  407f28:	2301      	movs	r3, #1
  407f2a:	930c      	str	r3, [sp, #48]	; 0x30
  407f2c:	e5ab      	b.n	407a86 <_dtoa_r+0x4e6>
  407f2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407f30:	2b00      	cmp	r3, #0
  407f32:	f73f ac42 	bgt.w	4077ba <_dtoa_r+0x21a>
  407f36:	f040 8221 	bne.w	40837c <_dtoa_r+0xddc>
  407f3a:	2200      	movs	r2, #0
  407f3c:	4b38      	ldr	r3, [pc, #224]	; (408020 <_dtoa_r+0xa80>)
  407f3e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  407f42:	f002 f981 	bl	40a248 <__aeabi_dmul>
  407f46:	4652      	mov	r2, sl
  407f48:	465b      	mov	r3, fp
  407f4a:	f002 fc03 	bl	40a754 <__aeabi_dcmpge>
  407f4e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  407f52:	4646      	mov	r6, r8
  407f54:	2800      	cmp	r0, #0
  407f56:	d041      	beq.n	407fdc <_dtoa_r+0xa3c>
  407f58:	9b25      	ldr	r3, [sp, #148]	; 0x94
  407f5a:	9d04      	ldr	r5, [sp, #16]
  407f5c:	43db      	mvns	r3, r3
  407f5e:	9302      	str	r3, [sp, #8]
  407f60:	4641      	mov	r1, r8
  407f62:	4620      	mov	r0, r4
  407f64:	f001 f87e 	bl	409064 <_Bfree>
  407f68:	2e00      	cmp	r6, #0
  407f6a:	f43f acdd 	beq.w	407928 <_dtoa_r+0x388>
  407f6e:	e6a7      	b.n	407cc0 <_dtoa_r+0x720>
  407f70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407f72:	4649      	mov	r1, r9
  407f74:	4620      	mov	r0, r4
  407f76:	f001 f9ab 	bl	4092d0 <__pow5mult>
  407f7a:	4681      	mov	r9, r0
  407f7c:	e558      	b.n	407a30 <_dtoa_r+0x490>
  407f7e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  407f80:	2a00      	cmp	r2, #0
  407f82:	f000 8187 	beq.w	408294 <_dtoa_r+0xcf4>
  407f86:	f203 4333 	addw	r3, r3, #1075	; 0x433
  407f8a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407f8c:	9d08      	ldr	r5, [sp, #32]
  407f8e:	e4f2      	b.n	407976 <_dtoa_r+0x3d6>
  407f90:	f1ba 0f00 	cmp.w	sl, #0
  407f94:	f47f ad75 	bne.w	407a82 <_dtoa_r+0x4e2>
  407f98:	e7b4      	b.n	407f04 <_dtoa_r+0x964>
  407f9a:	f001 f86d 	bl	409078 <__multadd>
  407f9e:	4647      	mov	r7, r8
  407fa0:	4606      	mov	r6, r0
  407fa2:	4683      	mov	fp, r0
  407fa4:	e5be      	b.n	407b24 <_dtoa_r+0x584>
  407fa6:	4601      	mov	r1, r0
  407fa8:	4620      	mov	r0, r4
  407faa:	9306      	str	r3, [sp, #24]
  407fac:	f001 f85a 	bl	409064 <_Bfree>
  407fb0:	2201      	movs	r2, #1
  407fb2:	9b06      	ldr	r3, [sp, #24]
  407fb4:	e5e0      	b.n	407b78 <_dtoa_r+0x5d8>
  407fb6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407fb8:	2b02      	cmp	r3, #2
  407fba:	f77f ad96 	ble.w	407aea <_dtoa_r+0x54a>
  407fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407fc0:	2b00      	cmp	r3, #0
  407fc2:	d1c9      	bne.n	407f58 <_dtoa_r+0x9b8>
  407fc4:	4641      	mov	r1, r8
  407fc6:	2205      	movs	r2, #5
  407fc8:	4620      	mov	r0, r4
  407fca:	f001 f855 	bl	409078 <__multadd>
  407fce:	4601      	mov	r1, r0
  407fd0:	4680      	mov	r8, r0
  407fd2:	4648      	mov	r0, r9
  407fd4:	f001 fa1e 	bl	409414 <__mcmp>
  407fd8:	2800      	cmp	r0, #0
  407fda:	ddbd      	ble.n	407f58 <_dtoa_r+0x9b8>
  407fdc:	9a02      	ldr	r2, [sp, #8]
  407fde:	9904      	ldr	r1, [sp, #16]
  407fe0:	2331      	movs	r3, #49	; 0x31
  407fe2:	3201      	adds	r2, #1
  407fe4:	9202      	str	r2, [sp, #8]
  407fe6:	700b      	strb	r3, [r1, #0]
  407fe8:	1c4d      	adds	r5, r1, #1
  407fea:	e7b9      	b.n	407f60 <_dtoa_r+0x9c0>
  407fec:	9a02      	ldr	r2, [sp, #8]
  407fee:	3201      	adds	r2, #1
  407ff0:	9202      	str	r2, [sp, #8]
  407ff2:	9a04      	ldr	r2, [sp, #16]
  407ff4:	2331      	movs	r3, #49	; 0x31
  407ff6:	7013      	strb	r3, [r2, #0]
  407ff8:	e652      	b.n	407ca0 <_dtoa_r+0x700>
  407ffa:	2301      	movs	r3, #1
  407ffc:	930b      	str	r3, [sp, #44]	; 0x2c
  407ffe:	e666      	b.n	407cce <_dtoa_r+0x72e>
  408000:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  408004:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408006:	e48f      	b.n	407928 <_dtoa_r+0x388>
  408008:	004237a0 	.word	0x004237a0
  40800c:	00423778 	.word	0x00423778
  408010:	3ff00000 	.word	0x3ff00000
  408014:	401c0000 	.word	0x401c0000
  408018:	3fe00000 	.word	0x3fe00000
  40801c:	40240000 	.word	0x40240000
  408020:	40140000 	.word	0x40140000
  408024:	4650      	mov	r0, sl
  408026:	f002 f8a9 	bl	40a17c <__aeabi_i2d>
  40802a:	463a      	mov	r2, r7
  40802c:	4643      	mov	r3, r8
  40802e:	f002 f90b 	bl	40a248 <__aeabi_dmul>
  408032:	2200      	movs	r2, #0
  408034:	4bc1      	ldr	r3, [pc, #772]	; (40833c <_dtoa_r+0xd9c>)
  408036:	f001 ff55 	bl	409ee4 <__adddf3>
  40803a:	4605      	mov	r5, r0
  40803c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  408040:	4641      	mov	r1, r8
  408042:	2200      	movs	r2, #0
  408044:	4bbe      	ldr	r3, [pc, #760]	; (408340 <_dtoa_r+0xda0>)
  408046:	4638      	mov	r0, r7
  408048:	f001 ff4a 	bl	409ee0 <__aeabi_dsub>
  40804c:	462a      	mov	r2, r5
  40804e:	4633      	mov	r3, r6
  408050:	4682      	mov	sl, r0
  408052:	468b      	mov	fp, r1
  408054:	f002 fb88 	bl	40a768 <__aeabi_dcmpgt>
  408058:	4680      	mov	r8, r0
  40805a:	2800      	cmp	r0, #0
  40805c:	f040 8110 	bne.w	408280 <_dtoa_r+0xce0>
  408060:	462a      	mov	r2, r5
  408062:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  408066:	4650      	mov	r0, sl
  408068:	4659      	mov	r1, fp
  40806a:	f002 fb5f 	bl	40a72c <__aeabi_dcmplt>
  40806e:	b118      	cbz	r0, 408078 <_dtoa_r+0xad8>
  408070:	4646      	mov	r6, r8
  408072:	e771      	b.n	407f58 <_dtoa_r+0x9b8>
  408074:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  408078:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40807c:	f7ff bb8a 	b.w	407794 <_dtoa_r+0x1f4>
  408080:	9804      	ldr	r0, [sp, #16]
  408082:	f7ff babb 	b.w	4075fc <_dtoa_r+0x5c>
  408086:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408088:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40808a:	970c      	str	r7, [sp, #48]	; 0x30
  40808c:	1afb      	subs	r3, r7, r3
  40808e:	441a      	add	r2, r3
  408090:	920d      	str	r2, [sp, #52]	; 0x34
  408092:	2700      	movs	r7, #0
  408094:	e469      	b.n	40796a <_dtoa_r+0x3ca>
  408096:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40809a:	f04f 0a02 	mov.w	sl, #2
  40809e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4080a2:	e657      	b.n	407d54 <_dtoa_r+0x7b4>
  4080a4:	2100      	movs	r1, #0
  4080a6:	2301      	movs	r3, #1
  4080a8:	6461      	str	r1, [r4, #68]	; 0x44
  4080aa:	4620      	mov	r0, r4
  4080ac:	9325      	str	r3, [sp, #148]	; 0x94
  4080ae:	f000 ffb3 	bl	409018 <_Balloc>
  4080b2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4080b4:	9004      	str	r0, [sp, #16]
  4080b6:	6420      	str	r0, [r4, #64]	; 0x40
  4080b8:	930a      	str	r3, [sp, #40]	; 0x28
  4080ba:	930f      	str	r3, [sp, #60]	; 0x3c
  4080bc:	e629      	b.n	407d12 <_dtoa_r+0x772>
  4080be:	2a00      	cmp	r2, #0
  4080c0:	46d0      	mov	r8, sl
  4080c2:	f8cd b018 	str.w	fp, [sp, #24]
  4080c6:	469a      	mov	sl, r3
  4080c8:	dd11      	ble.n	4080ee <_dtoa_r+0xb4e>
  4080ca:	4649      	mov	r1, r9
  4080cc:	2201      	movs	r2, #1
  4080ce:	4620      	mov	r0, r4
  4080d0:	f001 f94e 	bl	409370 <__lshift>
  4080d4:	4641      	mov	r1, r8
  4080d6:	4681      	mov	r9, r0
  4080d8:	f001 f99c 	bl	409414 <__mcmp>
  4080dc:	2800      	cmp	r0, #0
  4080de:	f340 8146 	ble.w	40836e <_dtoa_r+0xdce>
  4080e2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4080e6:	f000 8106 	beq.w	4082f6 <_dtoa_r+0xd56>
  4080ea:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4080ee:	46b3      	mov	fp, r6
  4080f0:	f887 a000 	strb.w	sl, [r7]
  4080f4:	1c7d      	adds	r5, r7, #1
  4080f6:	9e06      	ldr	r6, [sp, #24]
  4080f8:	e5d2      	b.n	407ca0 <_dtoa_r+0x700>
  4080fa:	d104      	bne.n	408106 <_dtoa_r+0xb66>
  4080fc:	f01a 0f01 	tst.w	sl, #1
  408100:	d001      	beq.n	408106 <_dtoa_r+0xb66>
  408102:	e5bd      	b.n	407c80 <_dtoa_r+0x6e0>
  408104:	4615      	mov	r5, r2
  408106:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40810a:	2b30      	cmp	r3, #48	; 0x30
  40810c:	f105 32ff 	add.w	r2, r5, #4294967295
  408110:	d0f8      	beq.n	408104 <_dtoa_r+0xb64>
  408112:	e5c5      	b.n	407ca0 <_dtoa_r+0x700>
  408114:	9904      	ldr	r1, [sp, #16]
  408116:	2230      	movs	r2, #48	; 0x30
  408118:	700a      	strb	r2, [r1, #0]
  40811a:	9a02      	ldr	r2, [sp, #8]
  40811c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  408120:	3201      	adds	r2, #1
  408122:	9202      	str	r2, [sp, #8]
  408124:	f7ff bbfc 	b.w	407920 <_dtoa_r+0x380>
  408128:	f000 80bb 	beq.w	4082a2 <_dtoa_r+0xd02>
  40812c:	9b02      	ldr	r3, [sp, #8]
  40812e:	425d      	negs	r5, r3
  408130:	4b84      	ldr	r3, [pc, #528]	; (408344 <_dtoa_r+0xda4>)
  408132:	f005 020f 	and.w	r2, r5, #15
  408136:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40813a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40813e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  408142:	f002 f881 	bl	40a248 <__aeabi_dmul>
  408146:	112d      	asrs	r5, r5, #4
  408148:	4607      	mov	r7, r0
  40814a:	4688      	mov	r8, r1
  40814c:	f000 812c 	beq.w	4083a8 <_dtoa_r+0xe08>
  408150:	4e7d      	ldr	r6, [pc, #500]	; (408348 <_dtoa_r+0xda8>)
  408152:	f04f 0a02 	mov.w	sl, #2
  408156:	07eb      	lsls	r3, r5, #31
  408158:	d509      	bpl.n	40816e <_dtoa_r+0xbce>
  40815a:	4638      	mov	r0, r7
  40815c:	4641      	mov	r1, r8
  40815e:	e9d6 2300 	ldrd	r2, r3, [r6]
  408162:	f002 f871 	bl	40a248 <__aeabi_dmul>
  408166:	f10a 0a01 	add.w	sl, sl, #1
  40816a:	4607      	mov	r7, r0
  40816c:	4688      	mov	r8, r1
  40816e:	106d      	asrs	r5, r5, #1
  408170:	f106 0608 	add.w	r6, r6, #8
  408174:	d1ef      	bne.n	408156 <_dtoa_r+0xbb6>
  408176:	e608      	b.n	407d8a <_dtoa_r+0x7ea>
  408178:	6871      	ldr	r1, [r6, #4]
  40817a:	4620      	mov	r0, r4
  40817c:	f000 ff4c 	bl	409018 <_Balloc>
  408180:	6933      	ldr	r3, [r6, #16]
  408182:	3302      	adds	r3, #2
  408184:	009a      	lsls	r2, r3, #2
  408186:	4605      	mov	r5, r0
  408188:	f106 010c 	add.w	r1, r6, #12
  40818c:	300c      	adds	r0, #12
  40818e:	f7fc fd7f 	bl	404c90 <memcpy>
  408192:	4629      	mov	r1, r5
  408194:	2201      	movs	r2, #1
  408196:	4620      	mov	r0, r4
  408198:	f001 f8ea 	bl	409370 <__lshift>
  40819c:	9006      	str	r0, [sp, #24]
  40819e:	e4b5      	b.n	407b0c <_dtoa_r+0x56c>
  4081a0:	2b39      	cmp	r3, #57	; 0x39
  4081a2:	f8cd b018 	str.w	fp, [sp, #24]
  4081a6:	46d0      	mov	r8, sl
  4081a8:	f000 80a5 	beq.w	4082f6 <_dtoa_r+0xd56>
  4081ac:	f103 0a01 	add.w	sl, r3, #1
  4081b0:	46b3      	mov	fp, r6
  4081b2:	f887 a000 	strb.w	sl, [r7]
  4081b6:	1c7d      	adds	r5, r7, #1
  4081b8:	9e06      	ldr	r6, [sp, #24]
  4081ba:	e571      	b.n	407ca0 <_dtoa_r+0x700>
  4081bc:	465a      	mov	r2, fp
  4081be:	46d0      	mov	r8, sl
  4081c0:	46b3      	mov	fp, r6
  4081c2:	469a      	mov	sl, r3
  4081c4:	4616      	mov	r6, r2
  4081c6:	e54f      	b.n	407c68 <_dtoa_r+0x6c8>
  4081c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4081ca:	495e      	ldr	r1, [pc, #376]	; (408344 <_dtoa_r+0xda4>)
  4081cc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4081d0:	462a      	mov	r2, r5
  4081d2:	4633      	mov	r3, r6
  4081d4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4081d8:	f002 f836 	bl	40a248 <__aeabi_dmul>
  4081dc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4081e0:	4638      	mov	r0, r7
  4081e2:	4641      	mov	r1, r8
  4081e4:	f002 fae0 	bl	40a7a8 <__aeabi_d2iz>
  4081e8:	4605      	mov	r5, r0
  4081ea:	f001 ffc7 	bl	40a17c <__aeabi_i2d>
  4081ee:	460b      	mov	r3, r1
  4081f0:	4602      	mov	r2, r0
  4081f2:	4641      	mov	r1, r8
  4081f4:	4638      	mov	r0, r7
  4081f6:	f001 fe73 	bl	409ee0 <__aeabi_dsub>
  4081fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4081fc:	460f      	mov	r7, r1
  4081fe:	9904      	ldr	r1, [sp, #16]
  408200:	3530      	adds	r5, #48	; 0x30
  408202:	2b01      	cmp	r3, #1
  408204:	700d      	strb	r5, [r1, #0]
  408206:	4606      	mov	r6, r0
  408208:	f101 0501 	add.w	r5, r1, #1
  40820c:	d026      	beq.n	40825c <_dtoa_r+0xcbc>
  40820e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408210:	9a04      	ldr	r2, [sp, #16]
  408212:	f8df b13c 	ldr.w	fp, [pc, #316]	; 408350 <_dtoa_r+0xdb0>
  408216:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40821a:	4413      	add	r3, r2
  40821c:	f04f 0a00 	mov.w	sl, #0
  408220:	4699      	mov	r9, r3
  408222:	4652      	mov	r2, sl
  408224:	465b      	mov	r3, fp
  408226:	4630      	mov	r0, r6
  408228:	4639      	mov	r1, r7
  40822a:	f002 f80d 	bl	40a248 <__aeabi_dmul>
  40822e:	460f      	mov	r7, r1
  408230:	4606      	mov	r6, r0
  408232:	f002 fab9 	bl	40a7a8 <__aeabi_d2iz>
  408236:	4680      	mov	r8, r0
  408238:	f001 ffa0 	bl	40a17c <__aeabi_i2d>
  40823c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  408240:	4602      	mov	r2, r0
  408242:	460b      	mov	r3, r1
  408244:	4630      	mov	r0, r6
  408246:	4639      	mov	r1, r7
  408248:	f001 fe4a 	bl	409ee0 <__aeabi_dsub>
  40824c:	f805 8b01 	strb.w	r8, [r5], #1
  408250:	454d      	cmp	r5, r9
  408252:	4606      	mov	r6, r0
  408254:	460f      	mov	r7, r1
  408256:	d1e4      	bne.n	408222 <_dtoa_r+0xc82>
  408258:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40825c:	4b3b      	ldr	r3, [pc, #236]	; (40834c <_dtoa_r+0xdac>)
  40825e:	2200      	movs	r2, #0
  408260:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408264:	f001 fe3e 	bl	409ee4 <__adddf3>
  408268:	4632      	mov	r2, r6
  40826a:	463b      	mov	r3, r7
  40826c:	f002 fa5e 	bl	40a72c <__aeabi_dcmplt>
  408270:	2800      	cmp	r0, #0
  408272:	d046      	beq.n	408302 <_dtoa_r+0xd62>
  408274:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408276:	9302      	str	r3, [sp, #8]
  408278:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40827c:	f7ff bb43 	b.w	407906 <_dtoa_r+0x366>
  408280:	f04f 0800 	mov.w	r8, #0
  408284:	4646      	mov	r6, r8
  408286:	e6a9      	b.n	407fdc <_dtoa_r+0xa3c>
  408288:	9b08      	ldr	r3, [sp, #32]
  40828a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40828c:	1a9d      	subs	r5, r3, r2
  40828e:	2300      	movs	r3, #0
  408290:	f7ff bb71 	b.w	407976 <_dtoa_r+0x3d6>
  408294:	9b18      	ldr	r3, [sp, #96]	; 0x60
  408296:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  408298:	9d08      	ldr	r5, [sp, #32]
  40829a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40829e:	f7ff bb6a 	b.w	407976 <_dtoa_r+0x3d6>
  4082a2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4082a6:	f04f 0a02 	mov.w	sl, #2
  4082aa:	e56e      	b.n	407d8a <_dtoa_r+0x7ea>
  4082ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4082ae:	2b00      	cmp	r3, #0
  4082b0:	f43f aeb8 	beq.w	408024 <_dtoa_r+0xa84>
  4082b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4082b6:	2b00      	cmp	r3, #0
  4082b8:	f77f aede 	ble.w	408078 <_dtoa_r+0xad8>
  4082bc:	2200      	movs	r2, #0
  4082be:	4b24      	ldr	r3, [pc, #144]	; (408350 <_dtoa_r+0xdb0>)
  4082c0:	4638      	mov	r0, r7
  4082c2:	4641      	mov	r1, r8
  4082c4:	f001 ffc0 	bl	40a248 <__aeabi_dmul>
  4082c8:	4607      	mov	r7, r0
  4082ca:	4688      	mov	r8, r1
  4082cc:	f10a 0001 	add.w	r0, sl, #1
  4082d0:	f001 ff54 	bl	40a17c <__aeabi_i2d>
  4082d4:	463a      	mov	r2, r7
  4082d6:	4643      	mov	r3, r8
  4082d8:	f001 ffb6 	bl	40a248 <__aeabi_dmul>
  4082dc:	2200      	movs	r2, #0
  4082de:	4b17      	ldr	r3, [pc, #92]	; (40833c <_dtoa_r+0xd9c>)
  4082e0:	f001 fe00 	bl	409ee4 <__adddf3>
  4082e4:	9a02      	ldr	r2, [sp, #8]
  4082e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4082e8:	9312      	str	r3, [sp, #72]	; 0x48
  4082ea:	3a01      	subs	r2, #1
  4082ec:	4605      	mov	r5, r0
  4082ee:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4082f2:	9215      	str	r2, [sp, #84]	; 0x54
  4082f4:	e56a      	b.n	407dcc <_dtoa_r+0x82c>
  4082f6:	2239      	movs	r2, #57	; 0x39
  4082f8:	46b3      	mov	fp, r6
  4082fa:	703a      	strb	r2, [r7, #0]
  4082fc:	9e06      	ldr	r6, [sp, #24]
  4082fe:	1c7d      	adds	r5, r7, #1
  408300:	e4c0      	b.n	407c84 <_dtoa_r+0x6e4>
  408302:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  408306:	2000      	movs	r0, #0
  408308:	4910      	ldr	r1, [pc, #64]	; (40834c <_dtoa_r+0xdac>)
  40830a:	f001 fde9 	bl	409ee0 <__aeabi_dsub>
  40830e:	4632      	mov	r2, r6
  408310:	463b      	mov	r3, r7
  408312:	f002 fa29 	bl	40a768 <__aeabi_dcmpgt>
  408316:	b908      	cbnz	r0, 40831c <_dtoa_r+0xd7c>
  408318:	e6ae      	b.n	408078 <_dtoa_r+0xad8>
  40831a:	4615      	mov	r5, r2
  40831c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  408320:	2b30      	cmp	r3, #48	; 0x30
  408322:	f105 32ff 	add.w	r2, r5, #4294967295
  408326:	d0f8      	beq.n	40831a <_dtoa_r+0xd7a>
  408328:	e5d7      	b.n	407eda <_dtoa_r+0x93a>
  40832a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40832e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408330:	9302      	str	r3, [sp, #8]
  408332:	f7ff bae8 	b.w	407906 <_dtoa_r+0x366>
  408336:	970c      	str	r7, [sp, #48]	; 0x30
  408338:	f7ff bba5 	b.w	407a86 <_dtoa_r+0x4e6>
  40833c:	401c0000 	.word	0x401c0000
  408340:	40140000 	.word	0x40140000
  408344:	004237a0 	.word	0x004237a0
  408348:	00423778 	.word	0x00423778
  40834c:	3fe00000 	.word	0x3fe00000
  408350:	40240000 	.word	0x40240000
  408354:	2b39      	cmp	r3, #57	; 0x39
  408356:	f8cd b018 	str.w	fp, [sp, #24]
  40835a:	46d0      	mov	r8, sl
  40835c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  408360:	469a      	mov	sl, r3
  408362:	d0c8      	beq.n	4082f6 <_dtoa_r+0xd56>
  408364:	f1bb 0f00 	cmp.w	fp, #0
  408368:	f73f aebf 	bgt.w	4080ea <_dtoa_r+0xb4a>
  40836c:	e6bf      	b.n	4080ee <_dtoa_r+0xb4e>
  40836e:	f47f aebe 	bne.w	4080ee <_dtoa_r+0xb4e>
  408372:	f01a 0f01 	tst.w	sl, #1
  408376:	f43f aeba 	beq.w	4080ee <_dtoa_r+0xb4e>
  40837a:	e6b2      	b.n	4080e2 <_dtoa_r+0xb42>
  40837c:	f04f 0800 	mov.w	r8, #0
  408380:	4646      	mov	r6, r8
  408382:	e5e9      	b.n	407f58 <_dtoa_r+0x9b8>
  408384:	4631      	mov	r1, r6
  408386:	2300      	movs	r3, #0
  408388:	220a      	movs	r2, #10
  40838a:	4620      	mov	r0, r4
  40838c:	f000 fe74 	bl	409078 <__multadd>
  408390:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408392:	2b00      	cmp	r3, #0
  408394:	4606      	mov	r6, r0
  408396:	dd0a      	ble.n	4083ae <_dtoa_r+0xe0e>
  408398:	930a      	str	r3, [sp, #40]	; 0x28
  40839a:	f7ff bbaa 	b.w	407af2 <_dtoa_r+0x552>
  40839e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4083a0:	2b02      	cmp	r3, #2
  4083a2:	dc23      	bgt.n	4083ec <_dtoa_r+0xe4c>
  4083a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4083a6:	e43b      	b.n	407c20 <_dtoa_r+0x680>
  4083a8:	f04f 0a02 	mov.w	sl, #2
  4083ac:	e4ed      	b.n	407d8a <_dtoa_r+0x7ea>
  4083ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4083b0:	2b02      	cmp	r3, #2
  4083b2:	dc1b      	bgt.n	4083ec <_dtoa_r+0xe4c>
  4083b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4083b6:	e7ef      	b.n	408398 <_dtoa_r+0xdf8>
  4083b8:	2500      	movs	r5, #0
  4083ba:	6465      	str	r5, [r4, #68]	; 0x44
  4083bc:	4629      	mov	r1, r5
  4083be:	4620      	mov	r0, r4
  4083c0:	f000 fe2a 	bl	409018 <_Balloc>
  4083c4:	f04f 33ff 	mov.w	r3, #4294967295
  4083c8:	930a      	str	r3, [sp, #40]	; 0x28
  4083ca:	930f      	str	r3, [sp, #60]	; 0x3c
  4083cc:	2301      	movs	r3, #1
  4083ce:	9004      	str	r0, [sp, #16]
  4083d0:	9525      	str	r5, [sp, #148]	; 0x94
  4083d2:	6420      	str	r0, [r4, #64]	; 0x40
  4083d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4083d6:	f7ff b9dd 	b.w	407794 <_dtoa_r+0x1f4>
  4083da:	2501      	movs	r5, #1
  4083dc:	f7ff b9a5 	b.w	40772a <_dtoa_r+0x18a>
  4083e0:	f43f ab69 	beq.w	407ab6 <_dtoa_r+0x516>
  4083e4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4083e8:	f7ff bbf9 	b.w	407bde <_dtoa_r+0x63e>
  4083ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4083ee:	930a      	str	r3, [sp, #40]	; 0x28
  4083f0:	e5e5      	b.n	407fbe <_dtoa_r+0xa1e>
  4083f2:	bf00      	nop

004083f4 <__sflush_r>:
  4083f4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4083f8:	b29a      	uxth	r2, r3
  4083fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4083fe:	460d      	mov	r5, r1
  408400:	0711      	lsls	r1, r2, #28
  408402:	4680      	mov	r8, r0
  408404:	d43a      	bmi.n	40847c <__sflush_r+0x88>
  408406:	686a      	ldr	r2, [r5, #4]
  408408:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40840c:	2a00      	cmp	r2, #0
  40840e:	81ab      	strh	r3, [r5, #12]
  408410:	dd6f      	ble.n	4084f2 <__sflush_r+0xfe>
  408412:	6aac      	ldr	r4, [r5, #40]	; 0x28
  408414:	2c00      	cmp	r4, #0
  408416:	d049      	beq.n	4084ac <__sflush_r+0xb8>
  408418:	2200      	movs	r2, #0
  40841a:	b29b      	uxth	r3, r3
  40841c:	f8d8 6000 	ldr.w	r6, [r8]
  408420:	f8c8 2000 	str.w	r2, [r8]
  408424:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  408428:	d067      	beq.n	4084fa <__sflush_r+0x106>
  40842a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40842c:	075f      	lsls	r7, r3, #29
  40842e:	d505      	bpl.n	40843c <__sflush_r+0x48>
  408430:	6869      	ldr	r1, [r5, #4]
  408432:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  408434:	1a52      	subs	r2, r2, r1
  408436:	b10b      	cbz	r3, 40843c <__sflush_r+0x48>
  408438:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40843a:	1ad2      	subs	r2, r2, r3
  40843c:	2300      	movs	r3, #0
  40843e:	69e9      	ldr	r1, [r5, #28]
  408440:	4640      	mov	r0, r8
  408442:	47a0      	blx	r4
  408444:	1c44      	adds	r4, r0, #1
  408446:	d03c      	beq.n	4084c2 <__sflush_r+0xce>
  408448:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40844c:	692a      	ldr	r2, [r5, #16]
  40844e:	602a      	str	r2, [r5, #0]
  408450:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  408454:	2200      	movs	r2, #0
  408456:	81ab      	strh	r3, [r5, #12]
  408458:	04db      	lsls	r3, r3, #19
  40845a:	606a      	str	r2, [r5, #4]
  40845c:	d447      	bmi.n	4084ee <__sflush_r+0xfa>
  40845e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  408460:	f8c8 6000 	str.w	r6, [r8]
  408464:	b311      	cbz	r1, 4084ac <__sflush_r+0xb8>
  408466:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40846a:	4299      	cmp	r1, r3
  40846c:	d002      	beq.n	408474 <__sflush_r+0x80>
  40846e:	4640      	mov	r0, r8
  408470:	f000 f9de 	bl	408830 <_free_r>
  408474:	2000      	movs	r0, #0
  408476:	6328      	str	r0, [r5, #48]	; 0x30
  408478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40847c:	692e      	ldr	r6, [r5, #16]
  40847e:	b1ae      	cbz	r6, 4084ac <__sflush_r+0xb8>
  408480:	682c      	ldr	r4, [r5, #0]
  408482:	602e      	str	r6, [r5, #0]
  408484:	0791      	lsls	r1, r2, #30
  408486:	bf0c      	ite	eq
  408488:	696b      	ldreq	r3, [r5, #20]
  40848a:	2300      	movne	r3, #0
  40848c:	1ba4      	subs	r4, r4, r6
  40848e:	60ab      	str	r3, [r5, #8]
  408490:	e00a      	b.n	4084a8 <__sflush_r+0xb4>
  408492:	4623      	mov	r3, r4
  408494:	4632      	mov	r2, r6
  408496:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  408498:	69e9      	ldr	r1, [r5, #28]
  40849a:	4640      	mov	r0, r8
  40849c:	47b8      	blx	r7
  40849e:	2800      	cmp	r0, #0
  4084a0:	eba4 0400 	sub.w	r4, r4, r0
  4084a4:	4406      	add	r6, r0
  4084a6:	dd04      	ble.n	4084b2 <__sflush_r+0xbe>
  4084a8:	2c00      	cmp	r4, #0
  4084aa:	dcf2      	bgt.n	408492 <__sflush_r+0x9e>
  4084ac:	2000      	movs	r0, #0
  4084ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4084b2:	89ab      	ldrh	r3, [r5, #12]
  4084b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4084b8:	81ab      	strh	r3, [r5, #12]
  4084ba:	f04f 30ff 	mov.w	r0, #4294967295
  4084be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4084c2:	f8d8 4000 	ldr.w	r4, [r8]
  4084c6:	2c1d      	cmp	r4, #29
  4084c8:	d8f3      	bhi.n	4084b2 <__sflush_r+0xbe>
  4084ca:	4b19      	ldr	r3, [pc, #100]	; (408530 <__sflush_r+0x13c>)
  4084cc:	40e3      	lsrs	r3, r4
  4084ce:	43db      	mvns	r3, r3
  4084d0:	f013 0301 	ands.w	r3, r3, #1
  4084d4:	d1ed      	bne.n	4084b2 <__sflush_r+0xbe>
  4084d6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4084da:	606b      	str	r3, [r5, #4]
  4084dc:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4084e0:	6929      	ldr	r1, [r5, #16]
  4084e2:	81ab      	strh	r3, [r5, #12]
  4084e4:	04da      	lsls	r2, r3, #19
  4084e6:	6029      	str	r1, [r5, #0]
  4084e8:	d5b9      	bpl.n	40845e <__sflush_r+0x6a>
  4084ea:	2c00      	cmp	r4, #0
  4084ec:	d1b7      	bne.n	40845e <__sflush_r+0x6a>
  4084ee:	6528      	str	r0, [r5, #80]	; 0x50
  4084f0:	e7b5      	b.n	40845e <__sflush_r+0x6a>
  4084f2:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4084f4:	2a00      	cmp	r2, #0
  4084f6:	dc8c      	bgt.n	408412 <__sflush_r+0x1e>
  4084f8:	e7d8      	b.n	4084ac <__sflush_r+0xb8>
  4084fa:	2301      	movs	r3, #1
  4084fc:	69e9      	ldr	r1, [r5, #28]
  4084fe:	4640      	mov	r0, r8
  408500:	47a0      	blx	r4
  408502:	1c43      	adds	r3, r0, #1
  408504:	4602      	mov	r2, r0
  408506:	d002      	beq.n	40850e <__sflush_r+0x11a>
  408508:	89ab      	ldrh	r3, [r5, #12]
  40850a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40850c:	e78e      	b.n	40842c <__sflush_r+0x38>
  40850e:	f8d8 3000 	ldr.w	r3, [r8]
  408512:	2b00      	cmp	r3, #0
  408514:	d0f8      	beq.n	408508 <__sflush_r+0x114>
  408516:	2b1d      	cmp	r3, #29
  408518:	d001      	beq.n	40851e <__sflush_r+0x12a>
  40851a:	2b16      	cmp	r3, #22
  40851c:	d102      	bne.n	408524 <__sflush_r+0x130>
  40851e:	f8c8 6000 	str.w	r6, [r8]
  408522:	e7c3      	b.n	4084ac <__sflush_r+0xb8>
  408524:	89ab      	ldrh	r3, [r5, #12]
  408526:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40852a:	81ab      	strh	r3, [r5, #12]
  40852c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408530:	20400001 	.word	0x20400001

00408534 <_fflush_r>:
  408534:	b538      	push	{r3, r4, r5, lr}
  408536:	460d      	mov	r5, r1
  408538:	4604      	mov	r4, r0
  40853a:	b108      	cbz	r0, 408540 <_fflush_r+0xc>
  40853c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40853e:	b1bb      	cbz	r3, 408570 <_fflush_r+0x3c>
  408540:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  408544:	b188      	cbz	r0, 40856a <_fflush_r+0x36>
  408546:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  408548:	07db      	lsls	r3, r3, #31
  40854a:	d401      	bmi.n	408550 <_fflush_r+0x1c>
  40854c:	0581      	lsls	r1, r0, #22
  40854e:	d517      	bpl.n	408580 <_fflush_r+0x4c>
  408550:	4620      	mov	r0, r4
  408552:	4629      	mov	r1, r5
  408554:	f7ff ff4e 	bl	4083f4 <__sflush_r>
  408558:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40855a:	07da      	lsls	r2, r3, #31
  40855c:	4604      	mov	r4, r0
  40855e:	d402      	bmi.n	408566 <_fflush_r+0x32>
  408560:	89ab      	ldrh	r3, [r5, #12]
  408562:	059b      	lsls	r3, r3, #22
  408564:	d507      	bpl.n	408576 <_fflush_r+0x42>
  408566:	4620      	mov	r0, r4
  408568:	bd38      	pop	{r3, r4, r5, pc}
  40856a:	4604      	mov	r4, r0
  40856c:	4620      	mov	r0, r4
  40856e:	bd38      	pop	{r3, r4, r5, pc}
  408570:	f000 f838 	bl	4085e4 <__sinit>
  408574:	e7e4      	b.n	408540 <_fflush_r+0xc>
  408576:	6da8      	ldr	r0, [r5, #88]	; 0x58
  408578:	f000 fc04 	bl	408d84 <__retarget_lock_release_recursive>
  40857c:	4620      	mov	r0, r4
  40857e:	bd38      	pop	{r3, r4, r5, pc}
  408580:	6da8      	ldr	r0, [r5, #88]	; 0x58
  408582:	f000 fbfd 	bl	408d80 <__retarget_lock_acquire_recursive>
  408586:	e7e3      	b.n	408550 <_fflush_r+0x1c>

00408588 <_cleanup_r>:
  408588:	4901      	ldr	r1, [pc, #4]	; (408590 <_cleanup_r+0x8>)
  40858a:	f000 bbaf 	b.w	408cec <_fwalk_reent>
  40858e:	bf00      	nop
  408590:	00409d71 	.word	0x00409d71

00408594 <std.isra.0>:
  408594:	b510      	push	{r4, lr}
  408596:	2300      	movs	r3, #0
  408598:	4604      	mov	r4, r0
  40859a:	8181      	strh	r1, [r0, #12]
  40859c:	81c2      	strh	r2, [r0, #14]
  40859e:	6003      	str	r3, [r0, #0]
  4085a0:	6043      	str	r3, [r0, #4]
  4085a2:	6083      	str	r3, [r0, #8]
  4085a4:	6643      	str	r3, [r0, #100]	; 0x64
  4085a6:	6103      	str	r3, [r0, #16]
  4085a8:	6143      	str	r3, [r0, #20]
  4085aa:	6183      	str	r3, [r0, #24]
  4085ac:	4619      	mov	r1, r3
  4085ae:	2208      	movs	r2, #8
  4085b0:	305c      	adds	r0, #92	; 0x5c
  4085b2:	f7fc fc07 	bl	404dc4 <memset>
  4085b6:	4807      	ldr	r0, [pc, #28]	; (4085d4 <std.isra.0+0x40>)
  4085b8:	4907      	ldr	r1, [pc, #28]	; (4085d8 <std.isra.0+0x44>)
  4085ba:	4a08      	ldr	r2, [pc, #32]	; (4085dc <std.isra.0+0x48>)
  4085bc:	4b08      	ldr	r3, [pc, #32]	; (4085e0 <std.isra.0+0x4c>)
  4085be:	6220      	str	r0, [r4, #32]
  4085c0:	61e4      	str	r4, [r4, #28]
  4085c2:	6261      	str	r1, [r4, #36]	; 0x24
  4085c4:	62a2      	str	r2, [r4, #40]	; 0x28
  4085c6:	62e3      	str	r3, [r4, #44]	; 0x2c
  4085c8:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4085cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4085d0:	f000 bbd2 	b.w	408d78 <__retarget_lock_init_recursive>
  4085d4:	00409959 	.word	0x00409959
  4085d8:	0040997d 	.word	0x0040997d
  4085dc:	004099b9 	.word	0x004099b9
  4085e0:	004099d9 	.word	0x004099d9

004085e4 <__sinit>:
  4085e4:	b510      	push	{r4, lr}
  4085e6:	4604      	mov	r4, r0
  4085e8:	4812      	ldr	r0, [pc, #72]	; (408634 <__sinit+0x50>)
  4085ea:	f000 fbc9 	bl	408d80 <__retarget_lock_acquire_recursive>
  4085ee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4085f0:	b9d2      	cbnz	r2, 408628 <__sinit+0x44>
  4085f2:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4085f6:	4810      	ldr	r0, [pc, #64]	; (408638 <__sinit+0x54>)
  4085f8:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4085fc:	2103      	movs	r1, #3
  4085fe:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  408602:	63e0      	str	r0, [r4, #60]	; 0x3c
  408604:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  408608:	6860      	ldr	r0, [r4, #4]
  40860a:	2104      	movs	r1, #4
  40860c:	f7ff ffc2 	bl	408594 <std.isra.0>
  408610:	2201      	movs	r2, #1
  408612:	2109      	movs	r1, #9
  408614:	68a0      	ldr	r0, [r4, #8]
  408616:	f7ff ffbd 	bl	408594 <std.isra.0>
  40861a:	2202      	movs	r2, #2
  40861c:	2112      	movs	r1, #18
  40861e:	68e0      	ldr	r0, [r4, #12]
  408620:	f7ff ffb8 	bl	408594 <std.isra.0>
  408624:	2301      	movs	r3, #1
  408626:	63a3      	str	r3, [r4, #56]	; 0x38
  408628:	4802      	ldr	r0, [pc, #8]	; (408634 <__sinit+0x50>)
  40862a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40862e:	f000 bba9 	b.w	408d84 <__retarget_lock_release_recursive>
  408632:	bf00      	nop
  408634:	2040c890 	.word	0x2040c890
  408638:	00408589 	.word	0x00408589

0040863c <__sfp_lock_acquire>:
  40863c:	4801      	ldr	r0, [pc, #4]	; (408644 <__sfp_lock_acquire+0x8>)
  40863e:	f000 bb9f 	b.w	408d80 <__retarget_lock_acquire_recursive>
  408642:	bf00      	nop
  408644:	2040c8a4 	.word	0x2040c8a4

00408648 <__sfp_lock_release>:
  408648:	4801      	ldr	r0, [pc, #4]	; (408650 <__sfp_lock_release+0x8>)
  40864a:	f000 bb9b 	b.w	408d84 <__retarget_lock_release_recursive>
  40864e:	bf00      	nop
  408650:	2040c8a4 	.word	0x2040c8a4

00408654 <__libc_fini_array>:
  408654:	b538      	push	{r3, r4, r5, lr}
  408656:	4c0a      	ldr	r4, [pc, #40]	; (408680 <__libc_fini_array+0x2c>)
  408658:	4d0a      	ldr	r5, [pc, #40]	; (408684 <__libc_fini_array+0x30>)
  40865a:	1b64      	subs	r4, r4, r5
  40865c:	10a4      	asrs	r4, r4, #2
  40865e:	d00a      	beq.n	408676 <__libc_fini_array+0x22>
  408660:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  408664:	3b01      	subs	r3, #1
  408666:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40866a:	3c01      	subs	r4, #1
  40866c:	f855 3904 	ldr.w	r3, [r5], #-4
  408670:	4798      	blx	r3
  408672:	2c00      	cmp	r4, #0
  408674:	d1f9      	bne.n	40866a <__libc_fini_array+0x16>
  408676:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40867a:	f01b b987 	b.w	42398c <_fini>
  40867e:	bf00      	nop
  408680:	0042399c 	.word	0x0042399c
  408684:	00423998 	.word	0x00423998

00408688 <__fputwc>:
  408688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40868c:	b082      	sub	sp, #8
  40868e:	4680      	mov	r8, r0
  408690:	4689      	mov	r9, r1
  408692:	4614      	mov	r4, r2
  408694:	f000 fb54 	bl	408d40 <__locale_mb_cur_max>
  408698:	2801      	cmp	r0, #1
  40869a:	d036      	beq.n	40870a <__fputwc+0x82>
  40869c:	464a      	mov	r2, r9
  40869e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4086a2:	a901      	add	r1, sp, #4
  4086a4:	4640      	mov	r0, r8
  4086a6:	f001 fa71 	bl	409b8c <_wcrtomb_r>
  4086aa:	1c42      	adds	r2, r0, #1
  4086ac:	4606      	mov	r6, r0
  4086ae:	d025      	beq.n	4086fc <__fputwc+0x74>
  4086b0:	b3a8      	cbz	r0, 40871e <__fputwc+0x96>
  4086b2:	f89d e004 	ldrb.w	lr, [sp, #4]
  4086b6:	2500      	movs	r5, #0
  4086b8:	f10d 0a04 	add.w	sl, sp, #4
  4086bc:	e009      	b.n	4086d2 <__fputwc+0x4a>
  4086be:	6823      	ldr	r3, [r4, #0]
  4086c0:	1c5a      	adds	r2, r3, #1
  4086c2:	6022      	str	r2, [r4, #0]
  4086c4:	f883 e000 	strb.w	lr, [r3]
  4086c8:	3501      	adds	r5, #1
  4086ca:	42b5      	cmp	r5, r6
  4086cc:	d227      	bcs.n	40871e <__fputwc+0x96>
  4086ce:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4086d2:	68a3      	ldr	r3, [r4, #8]
  4086d4:	3b01      	subs	r3, #1
  4086d6:	2b00      	cmp	r3, #0
  4086d8:	60a3      	str	r3, [r4, #8]
  4086da:	daf0      	bge.n	4086be <__fputwc+0x36>
  4086dc:	69a7      	ldr	r7, [r4, #24]
  4086de:	42bb      	cmp	r3, r7
  4086e0:	4671      	mov	r1, lr
  4086e2:	4622      	mov	r2, r4
  4086e4:	4640      	mov	r0, r8
  4086e6:	db02      	blt.n	4086ee <__fputwc+0x66>
  4086e8:	f1be 0f0a 	cmp.w	lr, #10
  4086ec:	d1e7      	bne.n	4086be <__fputwc+0x36>
  4086ee:	f001 f9f5 	bl	409adc <__swbuf_r>
  4086f2:	1c43      	adds	r3, r0, #1
  4086f4:	d1e8      	bne.n	4086c8 <__fputwc+0x40>
  4086f6:	b002      	add	sp, #8
  4086f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4086fc:	89a3      	ldrh	r3, [r4, #12]
  4086fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408702:	81a3      	strh	r3, [r4, #12]
  408704:	b002      	add	sp, #8
  408706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40870a:	f109 33ff 	add.w	r3, r9, #4294967295
  40870e:	2bfe      	cmp	r3, #254	; 0xfe
  408710:	d8c4      	bhi.n	40869c <__fputwc+0x14>
  408712:	fa5f fe89 	uxtb.w	lr, r9
  408716:	4606      	mov	r6, r0
  408718:	f88d e004 	strb.w	lr, [sp, #4]
  40871c:	e7cb      	b.n	4086b6 <__fputwc+0x2e>
  40871e:	4648      	mov	r0, r9
  408720:	b002      	add	sp, #8
  408722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408726:	bf00      	nop

00408728 <_fputwc_r>:
  408728:	b530      	push	{r4, r5, lr}
  40872a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40872c:	f013 0f01 	tst.w	r3, #1
  408730:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  408734:	4614      	mov	r4, r2
  408736:	b083      	sub	sp, #12
  408738:	4605      	mov	r5, r0
  40873a:	b29a      	uxth	r2, r3
  40873c:	d101      	bne.n	408742 <_fputwc_r+0x1a>
  40873e:	0590      	lsls	r0, r2, #22
  408740:	d51c      	bpl.n	40877c <_fputwc_r+0x54>
  408742:	0490      	lsls	r0, r2, #18
  408744:	d406      	bmi.n	408754 <_fputwc_r+0x2c>
  408746:	6e62      	ldr	r2, [r4, #100]	; 0x64
  408748:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40874c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408750:	81a3      	strh	r3, [r4, #12]
  408752:	6662      	str	r2, [r4, #100]	; 0x64
  408754:	4628      	mov	r0, r5
  408756:	4622      	mov	r2, r4
  408758:	f7ff ff96 	bl	408688 <__fputwc>
  40875c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40875e:	07da      	lsls	r2, r3, #31
  408760:	4605      	mov	r5, r0
  408762:	d402      	bmi.n	40876a <_fputwc_r+0x42>
  408764:	89a3      	ldrh	r3, [r4, #12]
  408766:	059b      	lsls	r3, r3, #22
  408768:	d502      	bpl.n	408770 <_fputwc_r+0x48>
  40876a:	4628      	mov	r0, r5
  40876c:	b003      	add	sp, #12
  40876e:	bd30      	pop	{r4, r5, pc}
  408770:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408772:	f000 fb07 	bl	408d84 <__retarget_lock_release_recursive>
  408776:	4628      	mov	r0, r5
  408778:	b003      	add	sp, #12
  40877a:	bd30      	pop	{r4, r5, pc}
  40877c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40877e:	9101      	str	r1, [sp, #4]
  408780:	f000 fafe 	bl	408d80 <__retarget_lock_acquire_recursive>
  408784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408788:	9901      	ldr	r1, [sp, #4]
  40878a:	b29a      	uxth	r2, r3
  40878c:	e7d9      	b.n	408742 <_fputwc_r+0x1a>
  40878e:	bf00      	nop

00408790 <_malloc_trim_r>:
  408790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408792:	4f24      	ldr	r7, [pc, #144]	; (408824 <_malloc_trim_r+0x94>)
  408794:	460c      	mov	r4, r1
  408796:	4606      	mov	r6, r0
  408798:	f7fc fb62 	bl	404e60 <__malloc_lock>
  40879c:	68bb      	ldr	r3, [r7, #8]
  40879e:	685d      	ldr	r5, [r3, #4]
  4087a0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4087a4:	310f      	adds	r1, #15
  4087a6:	f025 0503 	bic.w	r5, r5, #3
  4087aa:	4429      	add	r1, r5
  4087ac:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4087b0:	f021 010f 	bic.w	r1, r1, #15
  4087b4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4087b8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4087bc:	db07      	blt.n	4087ce <_malloc_trim_r+0x3e>
  4087be:	2100      	movs	r1, #0
  4087c0:	4630      	mov	r0, r6
  4087c2:	f7fc fb59 	bl	404e78 <_sbrk_r>
  4087c6:	68bb      	ldr	r3, [r7, #8]
  4087c8:	442b      	add	r3, r5
  4087ca:	4298      	cmp	r0, r3
  4087cc:	d004      	beq.n	4087d8 <_malloc_trim_r+0x48>
  4087ce:	4630      	mov	r0, r6
  4087d0:	f7fc fb4c 	bl	404e6c <__malloc_unlock>
  4087d4:	2000      	movs	r0, #0
  4087d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4087d8:	4261      	negs	r1, r4
  4087da:	4630      	mov	r0, r6
  4087dc:	f7fc fb4c 	bl	404e78 <_sbrk_r>
  4087e0:	3001      	adds	r0, #1
  4087e2:	d00d      	beq.n	408800 <_malloc_trim_r+0x70>
  4087e4:	4b10      	ldr	r3, [pc, #64]	; (408828 <_malloc_trim_r+0x98>)
  4087e6:	68ba      	ldr	r2, [r7, #8]
  4087e8:	6819      	ldr	r1, [r3, #0]
  4087ea:	1b2d      	subs	r5, r5, r4
  4087ec:	f045 0501 	orr.w	r5, r5, #1
  4087f0:	4630      	mov	r0, r6
  4087f2:	1b09      	subs	r1, r1, r4
  4087f4:	6055      	str	r5, [r2, #4]
  4087f6:	6019      	str	r1, [r3, #0]
  4087f8:	f7fc fb38 	bl	404e6c <__malloc_unlock>
  4087fc:	2001      	movs	r0, #1
  4087fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408800:	2100      	movs	r1, #0
  408802:	4630      	mov	r0, r6
  408804:	f7fc fb38 	bl	404e78 <_sbrk_r>
  408808:	68ba      	ldr	r2, [r7, #8]
  40880a:	1a83      	subs	r3, r0, r2
  40880c:	2b0f      	cmp	r3, #15
  40880e:	ddde      	ble.n	4087ce <_malloc_trim_r+0x3e>
  408810:	4c06      	ldr	r4, [pc, #24]	; (40882c <_malloc_trim_r+0x9c>)
  408812:	4905      	ldr	r1, [pc, #20]	; (408828 <_malloc_trim_r+0x98>)
  408814:	6824      	ldr	r4, [r4, #0]
  408816:	f043 0301 	orr.w	r3, r3, #1
  40881a:	1b00      	subs	r0, r0, r4
  40881c:	6053      	str	r3, [r2, #4]
  40881e:	6008      	str	r0, [r1, #0]
  408820:	e7d5      	b.n	4087ce <_malloc_trim_r+0x3e>
  408822:	bf00      	nop
  408824:	20400440 	.word	0x20400440
  408828:	2040c760 	.word	0x2040c760
  40882c:	20400848 	.word	0x20400848

00408830 <_free_r>:
  408830:	2900      	cmp	r1, #0
  408832:	d044      	beq.n	4088be <_free_r+0x8e>
  408834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408838:	460d      	mov	r5, r1
  40883a:	4680      	mov	r8, r0
  40883c:	f7fc fb10 	bl	404e60 <__malloc_lock>
  408840:	f855 7c04 	ldr.w	r7, [r5, #-4]
  408844:	4969      	ldr	r1, [pc, #420]	; (4089ec <_free_r+0x1bc>)
  408846:	f027 0301 	bic.w	r3, r7, #1
  40884a:	f1a5 0408 	sub.w	r4, r5, #8
  40884e:	18e2      	adds	r2, r4, r3
  408850:	688e      	ldr	r6, [r1, #8]
  408852:	6850      	ldr	r0, [r2, #4]
  408854:	42b2      	cmp	r2, r6
  408856:	f020 0003 	bic.w	r0, r0, #3
  40885a:	d05e      	beq.n	40891a <_free_r+0xea>
  40885c:	07fe      	lsls	r6, r7, #31
  40885e:	6050      	str	r0, [r2, #4]
  408860:	d40b      	bmi.n	40887a <_free_r+0x4a>
  408862:	f855 7c08 	ldr.w	r7, [r5, #-8]
  408866:	1be4      	subs	r4, r4, r7
  408868:	f101 0e08 	add.w	lr, r1, #8
  40886c:	68a5      	ldr	r5, [r4, #8]
  40886e:	4575      	cmp	r5, lr
  408870:	443b      	add	r3, r7
  408872:	d06d      	beq.n	408950 <_free_r+0x120>
  408874:	68e7      	ldr	r7, [r4, #12]
  408876:	60ef      	str	r7, [r5, #12]
  408878:	60bd      	str	r5, [r7, #8]
  40887a:	1815      	adds	r5, r2, r0
  40887c:	686d      	ldr	r5, [r5, #4]
  40887e:	07ed      	lsls	r5, r5, #31
  408880:	d53e      	bpl.n	408900 <_free_r+0xd0>
  408882:	f043 0201 	orr.w	r2, r3, #1
  408886:	6062      	str	r2, [r4, #4]
  408888:	50e3      	str	r3, [r4, r3]
  40888a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40888e:	d217      	bcs.n	4088c0 <_free_r+0x90>
  408890:	08db      	lsrs	r3, r3, #3
  408892:	1c58      	adds	r0, r3, #1
  408894:	109a      	asrs	r2, r3, #2
  408896:	684d      	ldr	r5, [r1, #4]
  408898:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40889c:	60a7      	str	r7, [r4, #8]
  40889e:	2301      	movs	r3, #1
  4088a0:	4093      	lsls	r3, r2
  4088a2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4088a6:	432b      	orrs	r3, r5
  4088a8:	3a08      	subs	r2, #8
  4088aa:	60e2      	str	r2, [r4, #12]
  4088ac:	604b      	str	r3, [r1, #4]
  4088ae:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4088b2:	60fc      	str	r4, [r7, #12]
  4088b4:	4640      	mov	r0, r8
  4088b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4088ba:	f7fc bad7 	b.w	404e6c <__malloc_unlock>
  4088be:	4770      	bx	lr
  4088c0:	0a5a      	lsrs	r2, r3, #9
  4088c2:	2a04      	cmp	r2, #4
  4088c4:	d852      	bhi.n	40896c <_free_r+0x13c>
  4088c6:	099a      	lsrs	r2, r3, #6
  4088c8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4088cc:	00ff      	lsls	r7, r7, #3
  4088ce:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4088d2:	19c8      	adds	r0, r1, r7
  4088d4:	59ca      	ldr	r2, [r1, r7]
  4088d6:	3808      	subs	r0, #8
  4088d8:	4290      	cmp	r0, r2
  4088da:	d04f      	beq.n	40897c <_free_r+0x14c>
  4088dc:	6851      	ldr	r1, [r2, #4]
  4088de:	f021 0103 	bic.w	r1, r1, #3
  4088e2:	428b      	cmp	r3, r1
  4088e4:	d232      	bcs.n	40894c <_free_r+0x11c>
  4088e6:	6892      	ldr	r2, [r2, #8]
  4088e8:	4290      	cmp	r0, r2
  4088ea:	d1f7      	bne.n	4088dc <_free_r+0xac>
  4088ec:	68c3      	ldr	r3, [r0, #12]
  4088ee:	60a0      	str	r0, [r4, #8]
  4088f0:	60e3      	str	r3, [r4, #12]
  4088f2:	609c      	str	r4, [r3, #8]
  4088f4:	60c4      	str	r4, [r0, #12]
  4088f6:	4640      	mov	r0, r8
  4088f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4088fc:	f7fc bab6 	b.w	404e6c <__malloc_unlock>
  408900:	6895      	ldr	r5, [r2, #8]
  408902:	4f3b      	ldr	r7, [pc, #236]	; (4089f0 <_free_r+0x1c0>)
  408904:	42bd      	cmp	r5, r7
  408906:	4403      	add	r3, r0
  408908:	d040      	beq.n	40898c <_free_r+0x15c>
  40890a:	68d0      	ldr	r0, [r2, #12]
  40890c:	60e8      	str	r0, [r5, #12]
  40890e:	f043 0201 	orr.w	r2, r3, #1
  408912:	6085      	str	r5, [r0, #8]
  408914:	6062      	str	r2, [r4, #4]
  408916:	50e3      	str	r3, [r4, r3]
  408918:	e7b7      	b.n	40888a <_free_r+0x5a>
  40891a:	07ff      	lsls	r7, r7, #31
  40891c:	4403      	add	r3, r0
  40891e:	d407      	bmi.n	408930 <_free_r+0x100>
  408920:	f855 2c08 	ldr.w	r2, [r5, #-8]
  408924:	1aa4      	subs	r4, r4, r2
  408926:	4413      	add	r3, r2
  408928:	68a0      	ldr	r0, [r4, #8]
  40892a:	68e2      	ldr	r2, [r4, #12]
  40892c:	60c2      	str	r2, [r0, #12]
  40892e:	6090      	str	r0, [r2, #8]
  408930:	4a30      	ldr	r2, [pc, #192]	; (4089f4 <_free_r+0x1c4>)
  408932:	6812      	ldr	r2, [r2, #0]
  408934:	f043 0001 	orr.w	r0, r3, #1
  408938:	4293      	cmp	r3, r2
  40893a:	6060      	str	r0, [r4, #4]
  40893c:	608c      	str	r4, [r1, #8]
  40893e:	d3b9      	bcc.n	4088b4 <_free_r+0x84>
  408940:	4b2d      	ldr	r3, [pc, #180]	; (4089f8 <_free_r+0x1c8>)
  408942:	4640      	mov	r0, r8
  408944:	6819      	ldr	r1, [r3, #0]
  408946:	f7ff ff23 	bl	408790 <_malloc_trim_r>
  40894a:	e7b3      	b.n	4088b4 <_free_r+0x84>
  40894c:	4610      	mov	r0, r2
  40894e:	e7cd      	b.n	4088ec <_free_r+0xbc>
  408950:	1811      	adds	r1, r2, r0
  408952:	6849      	ldr	r1, [r1, #4]
  408954:	07c9      	lsls	r1, r1, #31
  408956:	d444      	bmi.n	4089e2 <_free_r+0x1b2>
  408958:	6891      	ldr	r1, [r2, #8]
  40895a:	68d2      	ldr	r2, [r2, #12]
  40895c:	60ca      	str	r2, [r1, #12]
  40895e:	4403      	add	r3, r0
  408960:	f043 0001 	orr.w	r0, r3, #1
  408964:	6091      	str	r1, [r2, #8]
  408966:	6060      	str	r0, [r4, #4]
  408968:	50e3      	str	r3, [r4, r3]
  40896a:	e7a3      	b.n	4088b4 <_free_r+0x84>
  40896c:	2a14      	cmp	r2, #20
  40896e:	d816      	bhi.n	40899e <_free_r+0x16e>
  408970:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  408974:	00ff      	lsls	r7, r7, #3
  408976:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40897a:	e7aa      	b.n	4088d2 <_free_r+0xa2>
  40897c:	10aa      	asrs	r2, r5, #2
  40897e:	2301      	movs	r3, #1
  408980:	684d      	ldr	r5, [r1, #4]
  408982:	4093      	lsls	r3, r2
  408984:	432b      	orrs	r3, r5
  408986:	604b      	str	r3, [r1, #4]
  408988:	4603      	mov	r3, r0
  40898a:	e7b0      	b.n	4088ee <_free_r+0xbe>
  40898c:	f043 0201 	orr.w	r2, r3, #1
  408990:	614c      	str	r4, [r1, #20]
  408992:	610c      	str	r4, [r1, #16]
  408994:	60e5      	str	r5, [r4, #12]
  408996:	60a5      	str	r5, [r4, #8]
  408998:	6062      	str	r2, [r4, #4]
  40899a:	50e3      	str	r3, [r4, r3]
  40899c:	e78a      	b.n	4088b4 <_free_r+0x84>
  40899e:	2a54      	cmp	r2, #84	; 0x54
  4089a0:	d806      	bhi.n	4089b0 <_free_r+0x180>
  4089a2:	0b1a      	lsrs	r2, r3, #12
  4089a4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4089a8:	00ff      	lsls	r7, r7, #3
  4089aa:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4089ae:	e790      	b.n	4088d2 <_free_r+0xa2>
  4089b0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4089b4:	d806      	bhi.n	4089c4 <_free_r+0x194>
  4089b6:	0bda      	lsrs	r2, r3, #15
  4089b8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4089bc:	00ff      	lsls	r7, r7, #3
  4089be:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4089c2:	e786      	b.n	4088d2 <_free_r+0xa2>
  4089c4:	f240 5054 	movw	r0, #1364	; 0x554
  4089c8:	4282      	cmp	r2, r0
  4089ca:	d806      	bhi.n	4089da <_free_r+0x1aa>
  4089cc:	0c9a      	lsrs	r2, r3, #18
  4089ce:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4089d2:	00ff      	lsls	r7, r7, #3
  4089d4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4089d8:	e77b      	b.n	4088d2 <_free_r+0xa2>
  4089da:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4089de:	257e      	movs	r5, #126	; 0x7e
  4089e0:	e777      	b.n	4088d2 <_free_r+0xa2>
  4089e2:	f043 0101 	orr.w	r1, r3, #1
  4089e6:	6061      	str	r1, [r4, #4]
  4089e8:	6013      	str	r3, [r2, #0]
  4089ea:	e763      	b.n	4088b4 <_free_r+0x84>
  4089ec:	20400440 	.word	0x20400440
  4089f0:	20400448 	.word	0x20400448
  4089f4:	2040084c 	.word	0x2040084c
  4089f8:	2040c790 	.word	0x2040c790

004089fc <__sfvwrite_r>:
  4089fc:	6893      	ldr	r3, [r2, #8]
  4089fe:	2b00      	cmp	r3, #0
  408a00:	d073      	beq.n	408aea <__sfvwrite_r+0xee>
  408a02:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408a06:	898b      	ldrh	r3, [r1, #12]
  408a08:	b083      	sub	sp, #12
  408a0a:	460c      	mov	r4, r1
  408a0c:	0719      	lsls	r1, r3, #28
  408a0e:	9000      	str	r0, [sp, #0]
  408a10:	4616      	mov	r6, r2
  408a12:	d526      	bpl.n	408a62 <__sfvwrite_r+0x66>
  408a14:	6922      	ldr	r2, [r4, #16]
  408a16:	b322      	cbz	r2, 408a62 <__sfvwrite_r+0x66>
  408a18:	f013 0002 	ands.w	r0, r3, #2
  408a1c:	6835      	ldr	r5, [r6, #0]
  408a1e:	d02c      	beq.n	408a7a <__sfvwrite_r+0x7e>
  408a20:	f04f 0900 	mov.w	r9, #0
  408a24:	4fb0      	ldr	r7, [pc, #704]	; (408ce8 <__sfvwrite_r+0x2ec>)
  408a26:	46c8      	mov	r8, r9
  408a28:	46b2      	mov	sl, r6
  408a2a:	45b8      	cmp	r8, r7
  408a2c:	4643      	mov	r3, r8
  408a2e:	464a      	mov	r2, r9
  408a30:	bf28      	it	cs
  408a32:	463b      	movcs	r3, r7
  408a34:	9800      	ldr	r0, [sp, #0]
  408a36:	f1b8 0f00 	cmp.w	r8, #0
  408a3a:	d050      	beq.n	408ade <__sfvwrite_r+0xe2>
  408a3c:	69e1      	ldr	r1, [r4, #28]
  408a3e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  408a40:	47b0      	blx	r6
  408a42:	2800      	cmp	r0, #0
  408a44:	dd58      	ble.n	408af8 <__sfvwrite_r+0xfc>
  408a46:	f8da 3008 	ldr.w	r3, [sl, #8]
  408a4a:	1a1b      	subs	r3, r3, r0
  408a4c:	4481      	add	r9, r0
  408a4e:	eba8 0800 	sub.w	r8, r8, r0
  408a52:	f8ca 3008 	str.w	r3, [sl, #8]
  408a56:	2b00      	cmp	r3, #0
  408a58:	d1e7      	bne.n	408a2a <__sfvwrite_r+0x2e>
  408a5a:	2000      	movs	r0, #0
  408a5c:	b003      	add	sp, #12
  408a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a62:	4621      	mov	r1, r4
  408a64:	9800      	ldr	r0, [sp, #0]
  408a66:	f7fe fc91 	bl	40738c <__swsetup_r>
  408a6a:	2800      	cmp	r0, #0
  408a6c:	f040 8133 	bne.w	408cd6 <__sfvwrite_r+0x2da>
  408a70:	89a3      	ldrh	r3, [r4, #12]
  408a72:	6835      	ldr	r5, [r6, #0]
  408a74:	f013 0002 	ands.w	r0, r3, #2
  408a78:	d1d2      	bne.n	408a20 <__sfvwrite_r+0x24>
  408a7a:	f013 0901 	ands.w	r9, r3, #1
  408a7e:	d145      	bne.n	408b0c <__sfvwrite_r+0x110>
  408a80:	464f      	mov	r7, r9
  408a82:	9601      	str	r6, [sp, #4]
  408a84:	b337      	cbz	r7, 408ad4 <__sfvwrite_r+0xd8>
  408a86:	059a      	lsls	r2, r3, #22
  408a88:	f8d4 8008 	ldr.w	r8, [r4, #8]
  408a8c:	f140 8083 	bpl.w	408b96 <__sfvwrite_r+0x19a>
  408a90:	4547      	cmp	r7, r8
  408a92:	46c3      	mov	fp, r8
  408a94:	f0c0 80ab 	bcc.w	408bee <__sfvwrite_r+0x1f2>
  408a98:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408a9c:	f040 80ac 	bne.w	408bf8 <__sfvwrite_r+0x1fc>
  408aa0:	6820      	ldr	r0, [r4, #0]
  408aa2:	46ba      	mov	sl, r7
  408aa4:	465a      	mov	r2, fp
  408aa6:	4649      	mov	r1, r9
  408aa8:	f000 fa52 	bl	408f50 <memmove>
  408aac:	68a2      	ldr	r2, [r4, #8]
  408aae:	6823      	ldr	r3, [r4, #0]
  408ab0:	eba2 0208 	sub.w	r2, r2, r8
  408ab4:	445b      	add	r3, fp
  408ab6:	60a2      	str	r2, [r4, #8]
  408ab8:	6023      	str	r3, [r4, #0]
  408aba:	9a01      	ldr	r2, [sp, #4]
  408abc:	6893      	ldr	r3, [r2, #8]
  408abe:	eba3 030a 	sub.w	r3, r3, sl
  408ac2:	44d1      	add	r9, sl
  408ac4:	eba7 070a 	sub.w	r7, r7, sl
  408ac8:	6093      	str	r3, [r2, #8]
  408aca:	2b00      	cmp	r3, #0
  408acc:	d0c5      	beq.n	408a5a <__sfvwrite_r+0x5e>
  408ace:	89a3      	ldrh	r3, [r4, #12]
  408ad0:	2f00      	cmp	r7, #0
  408ad2:	d1d8      	bne.n	408a86 <__sfvwrite_r+0x8a>
  408ad4:	f8d5 9000 	ldr.w	r9, [r5]
  408ad8:	686f      	ldr	r7, [r5, #4]
  408ada:	3508      	adds	r5, #8
  408adc:	e7d2      	b.n	408a84 <__sfvwrite_r+0x88>
  408ade:	f8d5 9000 	ldr.w	r9, [r5]
  408ae2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408ae6:	3508      	adds	r5, #8
  408ae8:	e79f      	b.n	408a2a <__sfvwrite_r+0x2e>
  408aea:	2000      	movs	r0, #0
  408aec:	4770      	bx	lr
  408aee:	4621      	mov	r1, r4
  408af0:	9800      	ldr	r0, [sp, #0]
  408af2:	f7ff fd1f 	bl	408534 <_fflush_r>
  408af6:	b370      	cbz	r0, 408b56 <__sfvwrite_r+0x15a>
  408af8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408afc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408b00:	f04f 30ff 	mov.w	r0, #4294967295
  408b04:	81a3      	strh	r3, [r4, #12]
  408b06:	b003      	add	sp, #12
  408b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408b0c:	4681      	mov	r9, r0
  408b0e:	4633      	mov	r3, r6
  408b10:	464e      	mov	r6, r9
  408b12:	46a8      	mov	r8, r5
  408b14:	469a      	mov	sl, r3
  408b16:	464d      	mov	r5, r9
  408b18:	b34e      	cbz	r6, 408b6e <__sfvwrite_r+0x172>
  408b1a:	b380      	cbz	r0, 408b7e <__sfvwrite_r+0x182>
  408b1c:	6820      	ldr	r0, [r4, #0]
  408b1e:	6923      	ldr	r3, [r4, #16]
  408b20:	6962      	ldr	r2, [r4, #20]
  408b22:	45b1      	cmp	r9, r6
  408b24:	46cb      	mov	fp, r9
  408b26:	bf28      	it	cs
  408b28:	46b3      	movcs	fp, r6
  408b2a:	4298      	cmp	r0, r3
  408b2c:	465f      	mov	r7, fp
  408b2e:	d904      	bls.n	408b3a <__sfvwrite_r+0x13e>
  408b30:	68a3      	ldr	r3, [r4, #8]
  408b32:	4413      	add	r3, r2
  408b34:	459b      	cmp	fp, r3
  408b36:	f300 80a6 	bgt.w	408c86 <__sfvwrite_r+0x28a>
  408b3a:	4593      	cmp	fp, r2
  408b3c:	db4b      	blt.n	408bd6 <__sfvwrite_r+0x1da>
  408b3e:	4613      	mov	r3, r2
  408b40:	6a67      	ldr	r7, [r4, #36]	; 0x24
  408b42:	69e1      	ldr	r1, [r4, #28]
  408b44:	9800      	ldr	r0, [sp, #0]
  408b46:	462a      	mov	r2, r5
  408b48:	47b8      	blx	r7
  408b4a:	1e07      	subs	r7, r0, #0
  408b4c:	ddd4      	ble.n	408af8 <__sfvwrite_r+0xfc>
  408b4e:	ebb9 0907 	subs.w	r9, r9, r7
  408b52:	d0cc      	beq.n	408aee <__sfvwrite_r+0xf2>
  408b54:	2001      	movs	r0, #1
  408b56:	f8da 3008 	ldr.w	r3, [sl, #8]
  408b5a:	1bdb      	subs	r3, r3, r7
  408b5c:	443d      	add	r5, r7
  408b5e:	1bf6      	subs	r6, r6, r7
  408b60:	f8ca 3008 	str.w	r3, [sl, #8]
  408b64:	2b00      	cmp	r3, #0
  408b66:	f43f af78 	beq.w	408a5a <__sfvwrite_r+0x5e>
  408b6a:	2e00      	cmp	r6, #0
  408b6c:	d1d5      	bne.n	408b1a <__sfvwrite_r+0x11e>
  408b6e:	f108 0308 	add.w	r3, r8, #8
  408b72:	e913 0060 	ldmdb	r3, {r5, r6}
  408b76:	4698      	mov	r8, r3
  408b78:	3308      	adds	r3, #8
  408b7a:	2e00      	cmp	r6, #0
  408b7c:	d0f9      	beq.n	408b72 <__sfvwrite_r+0x176>
  408b7e:	4632      	mov	r2, r6
  408b80:	210a      	movs	r1, #10
  408b82:	4628      	mov	r0, r5
  408b84:	f000 f994 	bl	408eb0 <memchr>
  408b88:	2800      	cmp	r0, #0
  408b8a:	f000 80a1 	beq.w	408cd0 <__sfvwrite_r+0x2d4>
  408b8e:	3001      	adds	r0, #1
  408b90:	eba0 0905 	sub.w	r9, r0, r5
  408b94:	e7c2      	b.n	408b1c <__sfvwrite_r+0x120>
  408b96:	6820      	ldr	r0, [r4, #0]
  408b98:	6923      	ldr	r3, [r4, #16]
  408b9a:	4298      	cmp	r0, r3
  408b9c:	d802      	bhi.n	408ba4 <__sfvwrite_r+0x1a8>
  408b9e:	6963      	ldr	r3, [r4, #20]
  408ba0:	429f      	cmp	r7, r3
  408ba2:	d25d      	bcs.n	408c60 <__sfvwrite_r+0x264>
  408ba4:	45b8      	cmp	r8, r7
  408ba6:	bf28      	it	cs
  408ba8:	46b8      	movcs	r8, r7
  408baa:	4642      	mov	r2, r8
  408bac:	4649      	mov	r1, r9
  408bae:	f000 f9cf 	bl	408f50 <memmove>
  408bb2:	68a3      	ldr	r3, [r4, #8]
  408bb4:	6822      	ldr	r2, [r4, #0]
  408bb6:	eba3 0308 	sub.w	r3, r3, r8
  408bba:	4442      	add	r2, r8
  408bbc:	60a3      	str	r3, [r4, #8]
  408bbe:	6022      	str	r2, [r4, #0]
  408bc0:	b10b      	cbz	r3, 408bc6 <__sfvwrite_r+0x1ca>
  408bc2:	46c2      	mov	sl, r8
  408bc4:	e779      	b.n	408aba <__sfvwrite_r+0xbe>
  408bc6:	4621      	mov	r1, r4
  408bc8:	9800      	ldr	r0, [sp, #0]
  408bca:	f7ff fcb3 	bl	408534 <_fflush_r>
  408bce:	2800      	cmp	r0, #0
  408bd0:	d192      	bne.n	408af8 <__sfvwrite_r+0xfc>
  408bd2:	46c2      	mov	sl, r8
  408bd4:	e771      	b.n	408aba <__sfvwrite_r+0xbe>
  408bd6:	465a      	mov	r2, fp
  408bd8:	4629      	mov	r1, r5
  408bda:	f000 f9b9 	bl	408f50 <memmove>
  408bde:	68a2      	ldr	r2, [r4, #8]
  408be0:	6823      	ldr	r3, [r4, #0]
  408be2:	eba2 020b 	sub.w	r2, r2, fp
  408be6:	445b      	add	r3, fp
  408be8:	60a2      	str	r2, [r4, #8]
  408bea:	6023      	str	r3, [r4, #0]
  408bec:	e7af      	b.n	408b4e <__sfvwrite_r+0x152>
  408bee:	6820      	ldr	r0, [r4, #0]
  408bf0:	46b8      	mov	r8, r7
  408bf2:	46ba      	mov	sl, r7
  408bf4:	46bb      	mov	fp, r7
  408bf6:	e755      	b.n	408aa4 <__sfvwrite_r+0xa8>
  408bf8:	6962      	ldr	r2, [r4, #20]
  408bfa:	6820      	ldr	r0, [r4, #0]
  408bfc:	6921      	ldr	r1, [r4, #16]
  408bfe:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  408c02:	eba0 0a01 	sub.w	sl, r0, r1
  408c06:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  408c0a:	f10a 0001 	add.w	r0, sl, #1
  408c0e:	ea4f 0868 	mov.w	r8, r8, asr #1
  408c12:	4438      	add	r0, r7
  408c14:	4540      	cmp	r0, r8
  408c16:	4642      	mov	r2, r8
  408c18:	bf84      	itt	hi
  408c1a:	4680      	movhi	r8, r0
  408c1c:	4642      	movhi	r2, r8
  408c1e:	055b      	lsls	r3, r3, #21
  408c20:	d544      	bpl.n	408cac <__sfvwrite_r+0x2b0>
  408c22:	4611      	mov	r1, r2
  408c24:	9800      	ldr	r0, [sp, #0]
  408c26:	f7fb fd83 	bl	404730 <_malloc_r>
  408c2a:	4683      	mov	fp, r0
  408c2c:	2800      	cmp	r0, #0
  408c2e:	d055      	beq.n	408cdc <__sfvwrite_r+0x2e0>
  408c30:	4652      	mov	r2, sl
  408c32:	6921      	ldr	r1, [r4, #16]
  408c34:	f7fc f82c 	bl	404c90 <memcpy>
  408c38:	89a3      	ldrh	r3, [r4, #12]
  408c3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  408c3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408c42:	81a3      	strh	r3, [r4, #12]
  408c44:	eb0b 000a 	add.w	r0, fp, sl
  408c48:	eba8 030a 	sub.w	r3, r8, sl
  408c4c:	f8c4 b010 	str.w	fp, [r4, #16]
  408c50:	f8c4 8014 	str.w	r8, [r4, #20]
  408c54:	6020      	str	r0, [r4, #0]
  408c56:	60a3      	str	r3, [r4, #8]
  408c58:	46b8      	mov	r8, r7
  408c5a:	46ba      	mov	sl, r7
  408c5c:	46bb      	mov	fp, r7
  408c5e:	e721      	b.n	408aa4 <__sfvwrite_r+0xa8>
  408c60:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  408c64:	42b9      	cmp	r1, r7
  408c66:	bf28      	it	cs
  408c68:	4639      	movcs	r1, r7
  408c6a:	464a      	mov	r2, r9
  408c6c:	fb91 f1f3 	sdiv	r1, r1, r3
  408c70:	9800      	ldr	r0, [sp, #0]
  408c72:	6a66      	ldr	r6, [r4, #36]	; 0x24
  408c74:	fb03 f301 	mul.w	r3, r3, r1
  408c78:	69e1      	ldr	r1, [r4, #28]
  408c7a:	47b0      	blx	r6
  408c7c:	f1b0 0a00 	subs.w	sl, r0, #0
  408c80:	f73f af1b 	bgt.w	408aba <__sfvwrite_r+0xbe>
  408c84:	e738      	b.n	408af8 <__sfvwrite_r+0xfc>
  408c86:	461a      	mov	r2, r3
  408c88:	4629      	mov	r1, r5
  408c8a:	9301      	str	r3, [sp, #4]
  408c8c:	f000 f960 	bl	408f50 <memmove>
  408c90:	6822      	ldr	r2, [r4, #0]
  408c92:	9b01      	ldr	r3, [sp, #4]
  408c94:	9800      	ldr	r0, [sp, #0]
  408c96:	441a      	add	r2, r3
  408c98:	6022      	str	r2, [r4, #0]
  408c9a:	4621      	mov	r1, r4
  408c9c:	f7ff fc4a 	bl	408534 <_fflush_r>
  408ca0:	9b01      	ldr	r3, [sp, #4]
  408ca2:	2800      	cmp	r0, #0
  408ca4:	f47f af28 	bne.w	408af8 <__sfvwrite_r+0xfc>
  408ca8:	461f      	mov	r7, r3
  408caa:	e750      	b.n	408b4e <__sfvwrite_r+0x152>
  408cac:	9800      	ldr	r0, [sp, #0]
  408cae:	f000 fcad 	bl	40960c <_realloc_r>
  408cb2:	4683      	mov	fp, r0
  408cb4:	2800      	cmp	r0, #0
  408cb6:	d1c5      	bne.n	408c44 <__sfvwrite_r+0x248>
  408cb8:	9d00      	ldr	r5, [sp, #0]
  408cba:	6921      	ldr	r1, [r4, #16]
  408cbc:	4628      	mov	r0, r5
  408cbe:	f7ff fdb7 	bl	408830 <_free_r>
  408cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408cc6:	220c      	movs	r2, #12
  408cc8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  408ccc:	602a      	str	r2, [r5, #0]
  408cce:	e715      	b.n	408afc <__sfvwrite_r+0x100>
  408cd0:	f106 0901 	add.w	r9, r6, #1
  408cd4:	e722      	b.n	408b1c <__sfvwrite_r+0x120>
  408cd6:	f04f 30ff 	mov.w	r0, #4294967295
  408cda:	e6bf      	b.n	408a5c <__sfvwrite_r+0x60>
  408cdc:	9a00      	ldr	r2, [sp, #0]
  408cde:	230c      	movs	r3, #12
  408ce0:	6013      	str	r3, [r2, #0]
  408ce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408ce6:	e709      	b.n	408afc <__sfvwrite_r+0x100>
  408ce8:	7ffffc00 	.word	0x7ffffc00

00408cec <_fwalk_reent>:
  408cec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408cf0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  408cf4:	d01f      	beq.n	408d36 <_fwalk_reent+0x4a>
  408cf6:	4688      	mov	r8, r1
  408cf8:	4606      	mov	r6, r0
  408cfa:	f04f 0900 	mov.w	r9, #0
  408cfe:	687d      	ldr	r5, [r7, #4]
  408d00:	68bc      	ldr	r4, [r7, #8]
  408d02:	3d01      	subs	r5, #1
  408d04:	d411      	bmi.n	408d2a <_fwalk_reent+0x3e>
  408d06:	89a3      	ldrh	r3, [r4, #12]
  408d08:	2b01      	cmp	r3, #1
  408d0a:	f105 35ff 	add.w	r5, r5, #4294967295
  408d0e:	d908      	bls.n	408d22 <_fwalk_reent+0x36>
  408d10:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  408d14:	3301      	adds	r3, #1
  408d16:	4621      	mov	r1, r4
  408d18:	4630      	mov	r0, r6
  408d1a:	d002      	beq.n	408d22 <_fwalk_reent+0x36>
  408d1c:	47c0      	blx	r8
  408d1e:	ea49 0900 	orr.w	r9, r9, r0
  408d22:	1c6b      	adds	r3, r5, #1
  408d24:	f104 0468 	add.w	r4, r4, #104	; 0x68
  408d28:	d1ed      	bne.n	408d06 <_fwalk_reent+0x1a>
  408d2a:	683f      	ldr	r7, [r7, #0]
  408d2c:	2f00      	cmp	r7, #0
  408d2e:	d1e6      	bne.n	408cfe <_fwalk_reent+0x12>
  408d30:	4648      	mov	r0, r9
  408d32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408d36:	46b9      	mov	r9, r7
  408d38:	4648      	mov	r0, r9
  408d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408d3e:	bf00      	nop

00408d40 <__locale_mb_cur_max>:
  408d40:	4b04      	ldr	r3, [pc, #16]	; (408d54 <__locale_mb_cur_max+0x14>)
  408d42:	4a05      	ldr	r2, [pc, #20]	; (408d58 <__locale_mb_cur_max+0x18>)
  408d44:	681b      	ldr	r3, [r3, #0]
  408d46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  408d48:	2b00      	cmp	r3, #0
  408d4a:	bf08      	it	eq
  408d4c:	4613      	moveq	r3, r2
  408d4e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  408d52:	4770      	bx	lr
  408d54:	20400014 	.word	0x20400014
  408d58:	20400854 	.word	0x20400854

00408d5c <_localeconv_r>:
  408d5c:	4a04      	ldr	r2, [pc, #16]	; (408d70 <_localeconv_r+0x14>)
  408d5e:	4b05      	ldr	r3, [pc, #20]	; (408d74 <_localeconv_r+0x18>)
  408d60:	6812      	ldr	r2, [r2, #0]
  408d62:	6b50      	ldr	r0, [r2, #52]	; 0x34
  408d64:	2800      	cmp	r0, #0
  408d66:	bf08      	it	eq
  408d68:	4618      	moveq	r0, r3
  408d6a:	30f0      	adds	r0, #240	; 0xf0
  408d6c:	4770      	bx	lr
  408d6e:	bf00      	nop
  408d70:	20400014 	.word	0x20400014
  408d74:	20400854 	.word	0x20400854

00408d78 <__retarget_lock_init_recursive>:
  408d78:	4770      	bx	lr
  408d7a:	bf00      	nop

00408d7c <__retarget_lock_close_recursive>:
  408d7c:	4770      	bx	lr
  408d7e:	bf00      	nop

00408d80 <__retarget_lock_acquire_recursive>:
  408d80:	4770      	bx	lr
  408d82:	bf00      	nop

00408d84 <__retarget_lock_release_recursive>:
  408d84:	4770      	bx	lr
  408d86:	bf00      	nop

00408d88 <__swhatbuf_r>:
  408d88:	b570      	push	{r4, r5, r6, lr}
  408d8a:	460c      	mov	r4, r1
  408d8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408d90:	2900      	cmp	r1, #0
  408d92:	b090      	sub	sp, #64	; 0x40
  408d94:	4615      	mov	r5, r2
  408d96:	461e      	mov	r6, r3
  408d98:	db14      	blt.n	408dc4 <__swhatbuf_r+0x3c>
  408d9a:	aa01      	add	r2, sp, #4
  408d9c:	f001 f84a 	bl	409e34 <_fstat_r>
  408da0:	2800      	cmp	r0, #0
  408da2:	db0f      	blt.n	408dc4 <__swhatbuf_r+0x3c>
  408da4:	9a02      	ldr	r2, [sp, #8]
  408da6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  408daa:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  408dae:	fab2 f282 	clz	r2, r2
  408db2:	0952      	lsrs	r2, r2, #5
  408db4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  408db8:	f44f 6000 	mov.w	r0, #2048	; 0x800
  408dbc:	6032      	str	r2, [r6, #0]
  408dbe:	602b      	str	r3, [r5, #0]
  408dc0:	b010      	add	sp, #64	; 0x40
  408dc2:	bd70      	pop	{r4, r5, r6, pc}
  408dc4:	89a2      	ldrh	r2, [r4, #12]
  408dc6:	2300      	movs	r3, #0
  408dc8:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  408dcc:	6033      	str	r3, [r6, #0]
  408dce:	d004      	beq.n	408dda <__swhatbuf_r+0x52>
  408dd0:	2240      	movs	r2, #64	; 0x40
  408dd2:	4618      	mov	r0, r3
  408dd4:	602a      	str	r2, [r5, #0]
  408dd6:	b010      	add	sp, #64	; 0x40
  408dd8:	bd70      	pop	{r4, r5, r6, pc}
  408dda:	f44f 6380 	mov.w	r3, #1024	; 0x400
  408dde:	602b      	str	r3, [r5, #0]
  408de0:	b010      	add	sp, #64	; 0x40
  408de2:	bd70      	pop	{r4, r5, r6, pc}

00408de4 <__smakebuf_r>:
  408de4:	898a      	ldrh	r2, [r1, #12]
  408de6:	0792      	lsls	r2, r2, #30
  408de8:	460b      	mov	r3, r1
  408dea:	d506      	bpl.n	408dfa <__smakebuf_r+0x16>
  408dec:	f101 0243 	add.w	r2, r1, #67	; 0x43
  408df0:	2101      	movs	r1, #1
  408df2:	601a      	str	r2, [r3, #0]
  408df4:	611a      	str	r2, [r3, #16]
  408df6:	6159      	str	r1, [r3, #20]
  408df8:	4770      	bx	lr
  408dfa:	b5f0      	push	{r4, r5, r6, r7, lr}
  408dfc:	b083      	sub	sp, #12
  408dfe:	ab01      	add	r3, sp, #4
  408e00:	466a      	mov	r2, sp
  408e02:	460c      	mov	r4, r1
  408e04:	4606      	mov	r6, r0
  408e06:	f7ff ffbf 	bl	408d88 <__swhatbuf_r>
  408e0a:	9900      	ldr	r1, [sp, #0]
  408e0c:	4605      	mov	r5, r0
  408e0e:	4630      	mov	r0, r6
  408e10:	f7fb fc8e 	bl	404730 <_malloc_r>
  408e14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408e18:	b1d8      	cbz	r0, 408e52 <__smakebuf_r+0x6e>
  408e1a:	9a01      	ldr	r2, [sp, #4]
  408e1c:	4f15      	ldr	r7, [pc, #84]	; (408e74 <__smakebuf_r+0x90>)
  408e1e:	9900      	ldr	r1, [sp, #0]
  408e20:	63f7      	str	r7, [r6, #60]	; 0x3c
  408e22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408e26:	81a3      	strh	r3, [r4, #12]
  408e28:	6020      	str	r0, [r4, #0]
  408e2a:	6120      	str	r0, [r4, #16]
  408e2c:	6161      	str	r1, [r4, #20]
  408e2e:	b91a      	cbnz	r2, 408e38 <__smakebuf_r+0x54>
  408e30:	432b      	orrs	r3, r5
  408e32:	81a3      	strh	r3, [r4, #12]
  408e34:	b003      	add	sp, #12
  408e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408e38:	4630      	mov	r0, r6
  408e3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408e3e:	f001 f80d 	bl	409e5c <_isatty_r>
  408e42:	b1a0      	cbz	r0, 408e6e <__smakebuf_r+0x8a>
  408e44:	89a3      	ldrh	r3, [r4, #12]
  408e46:	f023 0303 	bic.w	r3, r3, #3
  408e4a:	f043 0301 	orr.w	r3, r3, #1
  408e4e:	b21b      	sxth	r3, r3
  408e50:	e7ee      	b.n	408e30 <__smakebuf_r+0x4c>
  408e52:	059a      	lsls	r2, r3, #22
  408e54:	d4ee      	bmi.n	408e34 <__smakebuf_r+0x50>
  408e56:	f023 0303 	bic.w	r3, r3, #3
  408e5a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408e5e:	f043 0302 	orr.w	r3, r3, #2
  408e62:	2101      	movs	r1, #1
  408e64:	81a3      	strh	r3, [r4, #12]
  408e66:	6022      	str	r2, [r4, #0]
  408e68:	6122      	str	r2, [r4, #16]
  408e6a:	6161      	str	r1, [r4, #20]
  408e6c:	e7e2      	b.n	408e34 <__smakebuf_r+0x50>
  408e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408e72:	e7dd      	b.n	408e30 <__smakebuf_r+0x4c>
  408e74:	00408589 	.word	0x00408589

00408e78 <__ascii_mbtowc>:
  408e78:	b082      	sub	sp, #8
  408e7a:	b149      	cbz	r1, 408e90 <__ascii_mbtowc+0x18>
  408e7c:	b15a      	cbz	r2, 408e96 <__ascii_mbtowc+0x1e>
  408e7e:	b16b      	cbz	r3, 408e9c <__ascii_mbtowc+0x24>
  408e80:	7813      	ldrb	r3, [r2, #0]
  408e82:	600b      	str	r3, [r1, #0]
  408e84:	7812      	ldrb	r2, [r2, #0]
  408e86:	1c10      	adds	r0, r2, #0
  408e88:	bf18      	it	ne
  408e8a:	2001      	movne	r0, #1
  408e8c:	b002      	add	sp, #8
  408e8e:	4770      	bx	lr
  408e90:	a901      	add	r1, sp, #4
  408e92:	2a00      	cmp	r2, #0
  408e94:	d1f3      	bne.n	408e7e <__ascii_mbtowc+0x6>
  408e96:	4610      	mov	r0, r2
  408e98:	b002      	add	sp, #8
  408e9a:	4770      	bx	lr
  408e9c:	f06f 0001 	mvn.w	r0, #1
  408ea0:	e7f4      	b.n	408e8c <__ascii_mbtowc+0x14>
  408ea2:	bf00      	nop
	...

00408eb0 <memchr>:
  408eb0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  408eb4:	2a10      	cmp	r2, #16
  408eb6:	db2b      	blt.n	408f10 <memchr+0x60>
  408eb8:	f010 0f07 	tst.w	r0, #7
  408ebc:	d008      	beq.n	408ed0 <memchr+0x20>
  408ebe:	f810 3b01 	ldrb.w	r3, [r0], #1
  408ec2:	3a01      	subs	r2, #1
  408ec4:	428b      	cmp	r3, r1
  408ec6:	d02d      	beq.n	408f24 <memchr+0x74>
  408ec8:	f010 0f07 	tst.w	r0, #7
  408ecc:	b342      	cbz	r2, 408f20 <memchr+0x70>
  408ece:	d1f6      	bne.n	408ebe <memchr+0xe>
  408ed0:	b4f0      	push	{r4, r5, r6, r7}
  408ed2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  408ed6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  408eda:	f022 0407 	bic.w	r4, r2, #7
  408ede:	f07f 0700 	mvns.w	r7, #0
  408ee2:	2300      	movs	r3, #0
  408ee4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  408ee8:	3c08      	subs	r4, #8
  408eea:	ea85 0501 	eor.w	r5, r5, r1
  408eee:	ea86 0601 	eor.w	r6, r6, r1
  408ef2:	fa85 f547 	uadd8	r5, r5, r7
  408ef6:	faa3 f587 	sel	r5, r3, r7
  408efa:	fa86 f647 	uadd8	r6, r6, r7
  408efe:	faa5 f687 	sel	r6, r5, r7
  408f02:	b98e      	cbnz	r6, 408f28 <memchr+0x78>
  408f04:	d1ee      	bne.n	408ee4 <memchr+0x34>
  408f06:	bcf0      	pop	{r4, r5, r6, r7}
  408f08:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  408f0c:	f002 0207 	and.w	r2, r2, #7
  408f10:	b132      	cbz	r2, 408f20 <memchr+0x70>
  408f12:	f810 3b01 	ldrb.w	r3, [r0], #1
  408f16:	3a01      	subs	r2, #1
  408f18:	ea83 0301 	eor.w	r3, r3, r1
  408f1c:	b113      	cbz	r3, 408f24 <memchr+0x74>
  408f1e:	d1f8      	bne.n	408f12 <memchr+0x62>
  408f20:	2000      	movs	r0, #0
  408f22:	4770      	bx	lr
  408f24:	3801      	subs	r0, #1
  408f26:	4770      	bx	lr
  408f28:	2d00      	cmp	r5, #0
  408f2a:	bf06      	itte	eq
  408f2c:	4635      	moveq	r5, r6
  408f2e:	3803      	subeq	r0, #3
  408f30:	3807      	subne	r0, #7
  408f32:	f015 0f01 	tst.w	r5, #1
  408f36:	d107      	bne.n	408f48 <memchr+0x98>
  408f38:	3001      	adds	r0, #1
  408f3a:	f415 7f80 	tst.w	r5, #256	; 0x100
  408f3e:	bf02      	ittt	eq
  408f40:	3001      	addeq	r0, #1
  408f42:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  408f46:	3001      	addeq	r0, #1
  408f48:	bcf0      	pop	{r4, r5, r6, r7}
  408f4a:	3801      	subs	r0, #1
  408f4c:	4770      	bx	lr
  408f4e:	bf00      	nop

00408f50 <memmove>:
  408f50:	4288      	cmp	r0, r1
  408f52:	b5f0      	push	{r4, r5, r6, r7, lr}
  408f54:	d90d      	bls.n	408f72 <memmove+0x22>
  408f56:	188b      	adds	r3, r1, r2
  408f58:	4298      	cmp	r0, r3
  408f5a:	d20a      	bcs.n	408f72 <memmove+0x22>
  408f5c:	1884      	adds	r4, r0, r2
  408f5e:	2a00      	cmp	r2, #0
  408f60:	d051      	beq.n	409006 <memmove+0xb6>
  408f62:	4622      	mov	r2, r4
  408f64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  408f68:	f802 4d01 	strb.w	r4, [r2, #-1]!
  408f6c:	4299      	cmp	r1, r3
  408f6e:	d1f9      	bne.n	408f64 <memmove+0x14>
  408f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408f72:	2a0f      	cmp	r2, #15
  408f74:	d948      	bls.n	409008 <memmove+0xb8>
  408f76:	ea41 0300 	orr.w	r3, r1, r0
  408f7a:	079b      	lsls	r3, r3, #30
  408f7c:	d146      	bne.n	40900c <memmove+0xbc>
  408f7e:	f100 0410 	add.w	r4, r0, #16
  408f82:	f101 0310 	add.w	r3, r1, #16
  408f86:	4615      	mov	r5, r2
  408f88:	f853 6c10 	ldr.w	r6, [r3, #-16]
  408f8c:	f844 6c10 	str.w	r6, [r4, #-16]
  408f90:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  408f94:	f844 6c0c 	str.w	r6, [r4, #-12]
  408f98:	f853 6c08 	ldr.w	r6, [r3, #-8]
  408f9c:	f844 6c08 	str.w	r6, [r4, #-8]
  408fa0:	3d10      	subs	r5, #16
  408fa2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  408fa6:	f844 6c04 	str.w	r6, [r4, #-4]
  408faa:	2d0f      	cmp	r5, #15
  408fac:	f103 0310 	add.w	r3, r3, #16
  408fb0:	f104 0410 	add.w	r4, r4, #16
  408fb4:	d8e8      	bhi.n	408f88 <memmove+0x38>
  408fb6:	f1a2 0310 	sub.w	r3, r2, #16
  408fba:	f023 030f 	bic.w	r3, r3, #15
  408fbe:	f002 0e0f 	and.w	lr, r2, #15
  408fc2:	3310      	adds	r3, #16
  408fc4:	f1be 0f03 	cmp.w	lr, #3
  408fc8:	4419      	add	r1, r3
  408fca:	4403      	add	r3, r0
  408fcc:	d921      	bls.n	409012 <memmove+0xc2>
  408fce:	1f1e      	subs	r6, r3, #4
  408fd0:	460d      	mov	r5, r1
  408fd2:	4674      	mov	r4, lr
  408fd4:	3c04      	subs	r4, #4
  408fd6:	f855 7b04 	ldr.w	r7, [r5], #4
  408fda:	f846 7f04 	str.w	r7, [r6, #4]!
  408fde:	2c03      	cmp	r4, #3
  408fe0:	d8f8      	bhi.n	408fd4 <memmove+0x84>
  408fe2:	f1ae 0404 	sub.w	r4, lr, #4
  408fe6:	f024 0403 	bic.w	r4, r4, #3
  408fea:	3404      	adds	r4, #4
  408fec:	4421      	add	r1, r4
  408fee:	4423      	add	r3, r4
  408ff0:	f002 0203 	and.w	r2, r2, #3
  408ff4:	b162      	cbz	r2, 409010 <memmove+0xc0>
  408ff6:	3b01      	subs	r3, #1
  408ff8:	440a      	add	r2, r1
  408ffa:	f811 4b01 	ldrb.w	r4, [r1], #1
  408ffe:	f803 4f01 	strb.w	r4, [r3, #1]!
  409002:	428a      	cmp	r2, r1
  409004:	d1f9      	bne.n	408ffa <memmove+0xaa>
  409006:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409008:	4603      	mov	r3, r0
  40900a:	e7f3      	b.n	408ff4 <memmove+0xa4>
  40900c:	4603      	mov	r3, r0
  40900e:	e7f2      	b.n	408ff6 <memmove+0xa6>
  409010:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409012:	4672      	mov	r2, lr
  409014:	e7ee      	b.n	408ff4 <memmove+0xa4>
  409016:	bf00      	nop

00409018 <_Balloc>:
  409018:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40901a:	b570      	push	{r4, r5, r6, lr}
  40901c:	4605      	mov	r5, r0
  40901e:	460c      	mov	r4, r1
  409020:	b14b      	cbz	r3, 409036 <_Balloc+0x1e>
  409022:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  409026:	b180      	cbz	r0, 40904a <_Balloc+0x32>
  409028:	6802      	ldr	r2, [r0, #0]
  40902a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40902e:	2300      	movs	r3, #0
  409030:	6103      	str	r3, [r0, #16]
  409032:	60c3      	str	r3, [r0, #12]
  409034:	bd70      	pop	{r4, r5, r6, pc}
  409036:	2221      	movs	r2, #33	; 0x21
  409038:	2104      	movs	r1, #4
  40903a:	f000 fe57 	bl	409cec <_calloc_r>
  40903e:	64e8      	str	r0, [r5, #76]	; 0x4c
  409040:	4603      	mov	r3, r0
  409042:	2800      	cmp	r0, #0
  409044:	d1ed      	bne.n	409022 <_Balloc+0xa>
  409046:	2000      	movs	r0, #0
  409048:	bd70      	pop	{r4, r5, r6, pc}
  40904a:	2101      	movs	r1, #1
  40904c:	fa01 f604 	lsl.w	r6, r1, r4
  409050:	1d72      	adds	r2, r6, #5
  409052:	4628      	mov	r0, r5
  409054:	0092      	lsls	r2, r2, #2
  409056:	f000 fe49 	bl	409cec <_calloc_r>
  40905a:	2800      	cmp	r0, #0
  40905c:	d0f3      	beq.n	409046 <_Balloc+0x2e>
  40905e:	6044      	str	r4, [r0, #4]
  409060:	6086      	str	r6, [r0, #8]
  409062:	e7e4      	b.n	40902e <_Balloc+0x16>

00409064 <_Bfree>:
  409064:	b131      	cbz	r1, 409074 <_Bfree+0x10>
  409066:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  409068:	684a      	ldr	r2, [r1, #4]
  40906a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40906e:	6008      	str	r0, [r1, #0]
  409070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  409074:	4770      	bx	lr
  409076:	bf00      	nop

00409078 <__multadd>:
  409078:	b5f0      	push	{r4, r5, r6, r7, lr}
  40907a:	690c      	ldr	r4, [r1, #16]
  40907c:	b083      	sub	sp, #12
  40907e:	460d      	mov	r5, r1
  409080:	4606      	mov	r6, r0
  409082:	f101 0e14 	add.w	lr, r1, #20
  409086:	2700      	movs	r7, #0
  409088:	f8de 0000 	ldr.w	r0, [lr]
  40908c:	b281      	uxth	r1, r0
  40908e:	fb02 3301 	mla	r3, r2, r1, r3
  409092:	0c01      	lsrs	r1, r0, #16
  409094:	0c18      	lsrs	r0, r3, #16
  409096:	fb02 0101 	mla	r1, r2, r1, r0
  40909a:	b29b      	uxth	r3, r3
  40909c:	3701      	adds	r7, #1
  40909e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4090a2:	42bc      	cmp	r4, r7
  4090a4:	f84e 3b04 	str.w	r3, [lr], #4
  4090a8:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4090ac:	dcec      	bgt.n	409088 <__multadd+0x10>
  4090ae:	b13b      	cbz	r3, 4090c0 <__multadd+0x48>
  4090b0:	68aa      	ldr	r2, [r5, #8]
  4090b2:	4294      	cmp	r4, r2
  4090b4:	da07      	bge.n	4090c6 <__multadd+0x4e>
  4090b6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4090ba:	3401      	adds	r4, #1
  4090bc:	6153      	str	r3, [r2, #20]
  4090be:	612c      	str	r4, [r5, #16]
  4090c0:	4628      	mov	r0, r5
  4090c2:	b003      	add	sp, #12
  4090c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4090c6:	6869      	ldr	r1, [r5, #4]
  4090c8:	9301      	str	r3, [sp, #4]
  4090ca:	3101      	adds	r1, #1
  4090cc:	4630      	mov	r0, r6
  4090ce:	f7ff ffa3 	bl	409018 <_Balloc>
  4090d2:	692a      	ldr	r2, [r5, #16]
  4090d4:	3202      	adds	r2, #2
  4090d6:	f105 010c 	add.w	r1, r5, #12
  4090da:	4607      	mov	r7, r0
  4090dc:	0092      	lsls	r2, r2, #2
  4090de:	300c      	adds	r0, #12
  4090e0:	f7fb fdd6 	bl	404c90 <memcpy>
  4090e4:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4090e6:	6869      	ldr	r1, [r5, #4]
  4090e8:	9b01      	ldr	r3, [sp, #4]
  4090ea:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4090ee:	6028      	str	r0, [r5, #0]
  4090f0:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4090f4:	463d      	mov	r5, r7
  4090f6:	e7de      	b.n	4090b6 <__multadd+0x3e>

004090f8 <__hi0bits>:
  4090f8:	0c02      	lsrs	r2, r0, #16
  4090fa:	0412      	lsls	r2, r2, #16
  4090fc:	4603      	mov	r3, r0
  4090fe:	b9b2      	cbnz	r2, 40912e <__hi0bits+0x36>
  409100:	0403      	lsls	r3, r0, #16
  409102:	2010      	movs	r0, #16
  409104:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  409108:	bf04      	itt	eq
  40910a:	021b      	lsleq	r3, r3, #8
  40910c:	3008      	addeq	r0, #8
  40910e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  409112:	bf04      	itt	eq
  409114:	011b      	lsleq	r3, r3, #4
  409116:	3004      	addeq	r0, #4
  409118:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40911c:	bf04      	itt	eq
  40911e:	009b      	lsleq	r3, r3, #2
  409120:	3002      	addeq	r0, #2
  409122:	2b00      	cmp	r3, #0
  409124:	db02      	blt.n	40912c <__hi0bits+0x34>
  409126:	005b      	lsls	r3, r3, #1
  409128:	d403      	bmi.n	409132 <__hi0bits+0x3a>
  40912a:	2020      	movs	r0, #32
  40912c:	4770      	bx	lr
  40912e:	2000      	movs	r0, #0
  409130:	e7e8      	b.n	409104 <__hi0bits+0xc>
  409132:	3001      	adds	r0, #1
  409134:	4770      	bx	lr
  409136:	bf00      	nop

00409138 <__lo0bits>:
  409138:	6803      	ldr	r3, [r0, #0]
  40913a:	f013 0207 	ands.w	r2, r3, #7
  40913e:	4601      	mov	r1, r0
  409140:	d007      	beq.n	409152 <__lo0bits+0x1a>
  409142:	07da      	lsls	r2, r3, #31
  409144:	d421      	bmi.n	40918a <__lo0bits+0x52>
  409146:	0798      	lsls	r0, r3, #30
  409148:	d421      	bmi.n	40918e <__lo0bits+0x56>
  40914a:	089b      	lsrs	r3, r3, #2
  40914c:	600b      	str	r3, [r1, #0]
  40914e:	2002      	movs	r0, #2
  409150:	4770      	bx	lr
  409152:	b298      	uxth	r0, r3
  409154:	b198      	cbz	r0, 40917e <__lo0bits+0x46>
  409156:	4610      	mov	r0, r2
  409158:	f013 0fff 	tst.w	r3, #255	; 0xff
  40915c:	bf04      	itt	eq
  40915e:	0a1b      	lsreq	r3, r3, #8
  409160:	3008      	addeq	r0, #8
  409162:	071a      	lsls	r2, r3, #28
  409164:	bf04      	itt	eq
  409166:	091b      	lsreq	r3, r3, #4
  409168:	3004      	addeq	r0, #4
  40916a:	079a      	lsls	r2, r3, #30
  40916c:	bf04      	itt	eq
  40916e:	089b      	lsreq	r3, r3, #2
  409170:	3002      	addeq	r0, #2
  409172:	07da      	lsls	r2, r3, #31
  409174:	d407      	bmi.n	409186 <__lo0bits+0x4e>
  409176:	085b      	lsrs	r3, r3, #1
  409178:	d104      	bne.n	409184 <__lo0bits+0x4c>
  40917a:	2020      	movs	r0, #32
  40917c:	4770      	bx	lr
  40917e:	0c1b      	lsrs	r3, r3, #16
  409180:	2010      	movs	r0, #16
  409182:	e7e9      	b.n	409158 <__lo0bits+0x20>
  409184:	3001      	adds	r0, #1
  409186:	600b      	str	r3, [r1, #0]
  409188:	4770      	bx	lr
  40918a:	2000      	movs	r0, #0
  40918c:	4770      	bx	lr
  40918e:	085b      	lsrs	r3, r3, #1
  409190:	600b      	str	r3, [r1, #0]
  409192:	2001      	movs	r0, #1
  409194:	4770      	bx	lr
  409196:	bf00      	nop

00409198 <__i2b>:
  409198:	b510      	push	{r4, lr}
  40919a:	460c      	mov	r4, r1
  40919c:	2101      	movs	r1, #1
  40919e:	f7ff ff3b 	bl	409018 <_Balloc>
  4091a2:	2201      	movs	r2, #1
  4091a4:	6144      	str	r4, [r0, #20]
  4091a6:	6102      	str	r2, [r0, #16]
  4091a8:	bd10      	pop	{r4, pc}
  4091aa:	bf00      	nop

004091ac <__multiply>:
  4091ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4091b0:	690c      	ldr	r4, [r1, #16]
  4091b2:	6915      	ldr	r5, [r2, #16]
  4091b4:	42ac      	cmp	r4, r5
  4091b6:	b083      	sub	sp, #12
  4091b8:	468b      	mov	fp, r1
  4091ba:	4616      	mov	r6, r2
  4091bc:	da04      	bge.n	4091c8 <__multiply+0x1c>
  4091be:	4622      	mov	r2, r4
  4091c0:	46b3      	mov	fp, r6
  4091c2:	462c      	mov	r4, r5
  4091c4:	460e      	mov	r6, r1
  4091c6:	4615      	mov	r5, r2
  4091c8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4091cc:	f8db 1004 	ldr.w	r1, [fp, #4]
  4091d0:	eb04 0805 	add.w	r8, r4, r5
  4091d4:	4598      	cmp	r8, r3
  4091d6:	bfc8      	it	gt
  4091d8:	3101      	addgt	r1, #1
  4091da:	f7ff ff1d 	bl	409018 <_Balloc>
  4091de:	f100 0914 	add.w	r9, r0, #20
  4091e2:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4091e6:	45d1      	cmp	r9, sl
  4091e8:	9000      	str	r0, [sp, #0]
  4091ea:	d205      	bcs.n	4091f8 <__multiply+0x4c>
  4091ec:	464b      	mov	r3, r9
  4091ee:	2100      	movs	r1, #0
  4091f0:	f843 1b04 	str.w	r1, [r3], #4
  4091f4:	459a      	cmp	sl, r3
  4091f6:	d8fb      	bhi.n	4091f0 <__multiply+0x44>
  4091f8:	f106 0c14 	add.w	ip, r6, #20
  4091fc:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  409200:	f10b 0b14 	add.w	fp, fp, #20
  409204:	459c      	cmp	ip, r3
  409206:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40920a:	d24c      	bcs.n	4092a6 <__multiply+0xfa>
  40920c:	f8cd a004 	str.w	sl, [sp, #4]
  409210:	469a      	mov	sl, r3
  409212:	f8dc 5000 	ldr.w	r5, [ip]
  409216:	b2af      	uxth	r7, r5
  409218:	b1ef      	cbz	r7, 409256 <__multiply+0xaa>
  40921a:	2100      	movs	r1, #0
  40921c:	464d      	mov	r5, r9
  40921e:	465e      	mov	r6, fp
  409220:	460c      	mov	r4, r1
  409222:	f856 2b04 	ldr.w	r2, [r6], #4
  409226:	6828      	ldr	r0, [r5, #0]
  409228:	b293      	uxth	r3, r2
  40922a:	b281      	uxth	r1, r0
  40922c:	fb07 1303 	mla	r3, r7, r3, r1
  409230:	0c12      	lsrs	r2, r2, #16
  409232:	0c01      	lsrs	r1, r0, #16
  409234:	4423      	add	r3, r4
  409236:	fb07 1102 	mla	r1, r7, r2, r1
  40923a:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40923e:	b29b      	uxth	r3, r3
  409240:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  409244:	45b6      	cmp	lr, r6
  409246:	f845 3b04 	str.w	r3, [r5], #4
  40924a:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40924e:	d8e8      	bhi.n	409222 <__multiply+0x76>
  409250:	602c      	str	r4, [r5, #0]
  409252:	f8dc 5000 	ldr.w	r5, [ip]
  409256:	0c2d      	lsrs	r5, r5, #16
  409258:	d01d      	beq.n	409296 <__multiply+0xea>
  40925a:	f8d9 3000 	ldr.w	r3, [r9]
  40925e:	4648      	mov	r0, r9
  409260:	461c      	mov	r4, r3
  409262:	4659      	mov	r1, fp
  409264:	2200      	movs	r2, #0
  409266:	880e      	ldrh	r6, [r1, #0]
  409268:	0c24      	lsrs	r4, r4, #16
  40926a:	fb05 4406 	mla	r4, r5, r6, r4
  40926e:	4422      	add	r2, r4
  409270:	b29b      	uxth	r3, r3
  409272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  409276:	f840 3b04 	str.w	r3, [r0], #4
  40927a:	f851 3b04 	ldr.w	r3, [r1], #4
  40927e:	6804      	ldr	r4, [r0, #0]
  409280:	0c1b      	lsrs	r3, r3, #16
  409282:	b2a6      	uxth	r6, r4
  409284:	fb05 6303 	mla	r3, r5, r3, r6
  409288:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40928c:	458e      	cmp	lr, r1
  40928e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  409292:	d8e8      	bhi.n	409266 <__multiply+0xba>
  409294:	6003      	str	r3, [r0, #0]
  409296:	f10c 0c04 	add.w	ip, ip, #4
  40929a:	45e2      	cmp	sl, ip
  40929c:	f109 0904 	add.w	r9, r9, #4
  4092a0:	d8b7      	bhi.n	409212 <__multiply+0x66>
  4092a2:	f8dd a004 	ldr.w	sl, [sp, #4]
  4092a6:	f1b8 0f00 	cmp.w	r8, #0
  4092aa:	dd0b      	ble.n	4092c4 <__multiply+0x118>
  4092ac:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4092b0:	f1aa 0a04 	sub.w	sl, sl, #4
  4092b4:	b11b      	cbz	r3, 4092be <__multiply+0x112>
  4092b6:	e005      	b.n	4092c4 <__multiply+0x118>
  4092b8:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4092bc:	b913      	cbnz	r3, 4092c4 <__multiply+0x118>
  4092be:	f1b8 0801 	subs.w	r8, r8, #1
  4092c2:	d1f9      	bne.n	4092b8 <__multiply+0x10c>
  4092c4:	9800      	ldr	r0, [sp, #0]
  4092c6:	f8c0 8010 	str.w	r8, [r0, #16]
  4092ca:	b003      	add	sp, #12
  4092cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004092d0 <__pow5mult>:
  4092d0:	f012 0303 	ands.w	r3, r2, #3
  4092d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4092d8:	4614      	mov	r4, r2
  4092da:	4607      	mov	r7, r0
  4092dc:	d12e      	bne.n	40933c <__pow5mult+0x6c>
  4092de:	460d      	mov	r5, r1
  4092e0:	10a4      	asrs	r4, r4, #2
  4092e2:	d01c      	beq.n	40931e <__pow5mult+0x4e>
  4092e4:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4092e6:	b396      	cbz	r6, 40934e <__pow5mult+0x7e>
  4092e8:	07e3      	lsls	r3, r4, #31
  4092ea:	f04f 0800 	mov.w	r8, #0
  4092ee:	d406      	bmi.n	4092fe <__pow5mult+0x2e>
  4092f0:	1064      	asrs	r4, r4, #1
  4092f2:	d014      	beq.n	40931e <__pow5mult+0x4e>
  4092f4:	6830      	ldr	r0, [r6, #0]
  4092f6:	b1a8      	cbz	r0, 409324 <__pow5mult+0x54>
  4092f8:	4606      	mov	r6, r0
  4092fa:	07e3      	lsls	r3, r4, #31
  4092fc:	d5f8      	bpl.n	4092f0 <__pow5mult+0x20>
  4092fe:	4632      	mov	r2, r6
  409300:	4629      	mov	r1, r5
  409302:	4638      	mov	r0, r7
  409304:	f7ff ff52 	bl	4091ac <__multiply>
  409308:	b1b5      	cbz	r5, 409338 <__pow5mult+0x68>
  40930a:	686a      	ldr	r2, [r5, #4]
  40930c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40930e:	1064      	asrs	r4, r4, #1
  409310:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  409314:	6029      	str	r1, [r5, #0]
  409316:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40931a:	4605      	mov	r5, r0
  40931c:	d1ea      	bne.n	4092f4 <__pow5mult+0x24>
  40931e:	4628      	mov	r0, r5
  409320:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409324:	4632      	mov	r2, r6
  409326:	4631      	mov	r1, r6
  409328:	4638      	mov	r0, r7
  40932a:	f7ff ff3f 	bl	4091ac <__multiply>
  40932e:	6030      	str	r0, [r6, #0]
  409330:	f8c0 8000 	str.w	r8, [r0]
  409334:	4606      	mov	r6, r0
  409336:	e7e0      	b.n	4092fa <__pow5mult+0x2a>
  409338:	4605      	mov	r5, r0
  40933a:	e7d9      	b.n	4092f0 <__pow5mult+0x20>
  40933c:	1e5a      	subs	r2, r3, #1
  40933e:	4d0b      	ldr	r5, [pc, #44]	; (40936c <__pow5mult+0x9c>)
  409340:	2300      	movs	r3, #0
  409342:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  409346:	f7ff fe97 	bl	409078 <__multadd>
  40934a:	4605      	mov	r5, r0
  40934c:	e7c8      	b.n	4092e0 <__pow5mult+0x10>
  40934e:	2101      	movs	r1, #1
  409350:	4638      	mov	r0, r7
  409352:	f7ff fe61 	bl	409018 <_Balloc>
  409356:	f240 2171 	movw	r1, #625	; 0x271
  40935a:	2201      	movs	r2, #1
  40935c:	2300      	movs	r3, #0
  40935e:	6141      	str	r1, [r0, #20]
  409360:	6102      	str	r2, [r0, #16]
  409362:	4606      	mov	r6, r0
  409364:	64b8      	str	r0, [r7, #72]	; 0x48
  409366:	6003      	str	r3, [r0, #0]
  409368:	e7be      	b.n	4092e8 <__pow5mult+0x18>
  40936a:	bf00      	nop
  40936c:	00423868 	.word	0x00423868

00409370 <__lshift>:
  409370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409374:	4691      	mov	r9, r2
  409376:	690a      	ldr	r2, [r1, #16]
  409378:	688b      	ldr	r3, [r1, #8]
  40937a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40937e:	eb04 0802 	add.w	r8, r4, r2
  409382:	f108 0501 	add.w	r5, r8, #1
  409386:	429d      	cmp	r5, r3
  409388:	460e      	mov	r6, r1
  40938a:	4607      	mov	r7, r0
  40938c:	6849      	ldr	r1, [r1, #4]
  40938e:	dd04      	ble.n	40939a <__lshift+0x2a>
  409390:	005b      	lsls	r3, r3, #1
  409392:	429d      	cmp	r5, r3
  409394:	f101 0101 	add.w	r1, r1, #1
  409398:	dcfa      	bgt.n	409390 <__lshift+0x20>
  40939a:	4638      	mov	r0, r7
  40939c:	f7ff fe3c 	bl	409018 <_Balloc>
  4093a0:	2c00      	cmp	r4, #0
  4093a2:	f100 0314 	add.w	r3, r0, #20
  4093a6:	dd06      	ble.n	4093b6 <__lshift+0x46>
  4093a8:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4093ac:	2100      	movs	r1, #0
  4093ae:	f843 1b04 	str.w	r1, [r3], #4
  4093b2:	429a      	cmp	r2, r3
  4093b4:	d1fb      	bne.n	4093ae <__lshift+0x3e>
  4093b6:	6934      	ldr	r4, [r6, #16]
  4093b8:	f106 0114 	add.w	r1, r6, #20
  4093bc:	f019 091f 	ands.w	r9, r9, #31
  4093c0:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4093c4:	d01d      	beq.n	409402 <__lshift+0x92>
  4093c6:	f1c9 0c20 	rsb	ip, r9, #32
  4093ca:	2200      	movs	r2, #0
  4093cc:	680c      	ldr	r4, [r1, #0]
  4093ce:	fa04 f409 	lsl.w	r4, r4, r9
  4093d2:	4314      	orrs	r4, r2
  4093d4:	f843 4b04 	str.w	r4, [r3], #4
  4093d8:	f851 2b04 	ldr.w	r2, [r1], #4
  4093dc:	458e      	cmp	lr, r1
  4093de:	fa22 f20c 	lsr.w	r2, r2, ip
  4093e2:	d8f3      	bhi.n	4093cc <__lshift+0x5c>
  4093e4:	601a      	str	r2, [r3, #0]
  4093e6:	b10a      	cbz	r2, 4093ec <__lshift+0x7c>
  4093e8:	f108 0502 	add.w	r5, r8, #2
  4093ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4093ee:	6872      	ldr	r2, [r6, #4]
  4093f0:	3d01      	subs	r5, #1
  4093f2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4093f6:	6105      	str	r5, [r0, #16]
  4093f8:	6031      	str	r1, [r6, #0]
  4093fa:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4093fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409402:	3b04      	subs	r3, #4
  409404:	f851 2b04 	ldr.w	r2, [r1], #4
  409408:	f843 2f04 	str.w	r2, [r3, #4]!
  40940c:	458e      	cmp	lr, r1
  40940e:	d8f9      	bhi.n	409404 <__lshift+0x94>
  409410:	e7ec      	b.n	4093ec <__lshift+0x7c>
  409412:	bf00      	nop

00409414 <__mcmp>:
  409414:	b430      	push	{r4, r5}
  409416:	690b      	ldr	r3, [r1, #16]
  409418:	4605      	mov	r5, r0
  40941a:	6900      	ldr	r0, [r0, #16]
  40941c:	1ac0      	subs	r0, r0, r3
  40941e:	d10f      	bne.n	409440 <__mcmp+0x2c>
  409420:	009b      	lsls	r3, r3, #2
  409422:	3514      	adds	r5, #20
  409424:	3114      	adds	r1, #20
  409426:	4419      	add	r1, r3
  409428:	442b      	add	r3, r5
  40942a:	e001      	b.n	409430 <__mcmp+0x1c>
  40942c:	429d      	cmp	r5, r3
  40942e:	d207      	bcs.n	409440 <__mcmp+0x2c>
  409430:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  409434:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  409438:	4294      	cmp	r4, r2
  40943a:	d0f7      	beq.n	40942c <__mcmp+0x18>
  40943c:	d302      	bcc.n	409444 <__mcmp+0x30>
  40943e:	2001      	movs	r0, #1
  409440:	bc30      	pop	{r4, r5}
  409442:	4770      	bx	lr
  409444:	f04f 30ff 	mov.w	r0, #4294967295
  409448:	e7fa      	b.n	409440 <__mcmp+0x2c>
  40944a:	bf00      	nop

0040944c <__mdiff>:
  40944c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409450:	690f      	ldr	r7, [r1, #16]
  409452:	460e      	mov	r6, r1
  409454:	6911      	ldr	r1, [r2, #16]
  409456:	1a7f      	subs	r7, r7, r1
  409458:	2f00      	cmp	r7, #0
  40945a:	4690      	mov	r8, r2
  40945c:	d117      	bne.n	40948e <__mdiff+0x42>
  40945e:	0089      	lsls	r1, r1, #2
  409460:	f106 0514 	add.w	r5, r6, #20
  409464:	f102 0e14 	add.w	lr, r2, #20
  409468:	186b      	adds	r3, r5, r1
  40946a:	4471      	add	r1, lr
  40946c:	e001      	b.n	409472 <__mdiff+0x26>
  40946e:	429d      	cmp	r5, r3
  409470:	d25c      	bcs.n	40952c <__mdiff+0xe0>
  409472:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  409476:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40947a:	42a2      	cmp	r2, r4
  40947c:	d0f7      	beq.n	40946e <__mdiff+0x22>
  40947e:	d25e      	bcs.n	40953e <__mdiff+0xf2>
  409480:	4633      	mov	r3, r6
  409482:	462c      	mov	r4, r5
  409484:	4646      	mov	r6, r8
  409486:	4675      	mov	r5, lr
  409488:	4698      	mov	r8, r3
  40948a:	2701      	movs	r7, #1
  40948c:	e005      	b.n	40949a <__mdiff+0x4e>
  40948e:	db58      	blt.n	409542 <__mdiff+0xf6>
  409490:	f106 0514 	add.w	r5, r6, #20
  409494:	f108 0414 	add.w	r4, r8, #20
  409498:	2700      	movs	r7, #0
  40949a:	6871      	ldr	r1, [r6, #4]
  40949c:	f7ff fdbc 	bl	409018 <_Balloc>
  4094a0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4094a4:	6936      	ldr	r6, [r6, #16]
  4094a6:	60c7      	str	r7, [r0, #12]
  4094a8:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4094ac:	46a6      	mov	lr, r4
  4094ae:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4094b2:	f100 0414 	add.w	r4, r0, #20
  4094b6:	2300      	movs	r3, #0
  4094b8:	f85e 1b04 	ldr.w	r1, [lr], #4
  4094bc:	f855 8b04 	ldr.w	r8, [r5], #4
  4094c0:	b28a      	uxth	r2, r1
  4094c2:	fa13 f388 	uxtah	r3, r3, r8
  4094c6:	0c09      	lsrs	r1, r1, #16
  4094c8:	1a9a      	subs	r2, r3, r2
  4094ca:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4094ce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4094d2:	b292      	uxth	r2, r2
  4094d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4094d8:	45f4      	cmp	ip, lr
  4094da:	f844 2b04 	str.w	r2, [r4], #4
  4094de:	ea4f 4323 	mov.w	r3, r3, asr #16
  4094e2:	d8e9      	bhi.n	4094b8 <__mdiff+0x6c>
  4094e4:	42af      	cmp	r7, r5
  4094e6:	d917      	bls.n	409518 <__mdiff+0xcc>
  4094e8:	46a4      	mov	ip, r4
  4094ea:	46ae      	mov	lr, r5
  4094ec:	f85e 2b04 	ldr.w	r2, [lr], #4
  4094f0:	fa13 f382 	uxtah	r3, r3, r2
  4094f4:	1419      	asrs	r1, r3, #16
  4094f6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4094fa:	b29b      	uxth	r3, r3
  4094fc:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  409500:	4577      	cmp	r7, lr
  409502:	f84c 2b04 	str.w	r2, [ip], #4
  409506:	ea4f 4321 	mov.w	r3, r1, asr #16
  40950a:	d8ef      	bhi.n	4094ec <__mdiff+0xa0>
  40950c:	43ed      	mvns	r5, r5
  40950e:	442f      	add	r7, r5
  409510:	f027 0703 	bic.w	r7, r7, #3
  409514:	3704      	adds	r7, #4
  409516:	443c      	add	r4, r7
  409518:	3c04      	subs	r4, #4
  40951a:	b922      	cbnz	r2, 409526 <__mdiff+0xda>
  40951c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  409520:	3e01      	subs	r6, #1
  409522:	2b00      	cmp	r3, #0
  409524:	d0fa      	beq.n	40951c <__mdiff+0xd0>
  409526:	6106      	str	r6, [r0, #16]
  409528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40952c:	2100      	movs	r1, #0
  40952e:	f7ff fd73 	bl	409018 <_Balloc>
  409532:	2201      	movs	r2, #1
  409534:	2300      	movs	r3, #0
  409536:	6102      	str	r2, [r0, #16]
  409538:	6143      	str	r3, [r0, #20]
  40953a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40953e:	4674      	mov	r4, lr
  409540:	e7ab      	b.n	40949a <__mdiff+0x4e>
  409542:	4633      	mov	r3, r6
  409544:	f106 0414 	add.w	r4, r6, #20
  409548:	f102 0514 	add.w	r5, r2, #20
  40954c:	4616      	mov	r6, r2
  40954e:	2701      	movs	r7, #1
  409550:	4698      	mov	r8, r3
  409552:	e7a2      	b.n	40949a <__mdiff+0x4e>

00409554 <__d2b>:
  409554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409558:	b082      	sub	sp, #8
  40955a:	2101      	movs	r1, #1
  40955c:	461c      	mov	r4, r3
  40955e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  409562:	4615      	mov	r5, r2
  409564:	9e08      	ldr	r6, [sp, #32]
  409566:	f7ff fd57 	bl	409018 <_Balloc>
  40956a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40956e:	4680      	mov	r8, r0
  409570:	b10f      	cbz	r7, 409576 <__d2b+0x22>
  409572:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  409576:	9401      	str	r4, [sp, #4]
  409578:	b31d      	cbz	r5, 4095c2 <__d2b+0x6e>
  40957a:	a802      	add	r0, sp, #8
  40957c:	f840 5d08 	str.w	r5, [r0, #-8]!
  409580:	f7ff fdda 	bl	409138 <__lo0bits>
  409584:	2800      	cmp	r0, #0
  409586:	d134      	bne.n	4095f2 <__d2b+0x9e>
  409588:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40958c:	f8c8 2014 	str.w	r2, [r8, #20]
  409590:	2b00      	cmp	r3, #0
  409592:	bf0c      	ite	eq
  409594:	2101      	moveq	r1, #1
  409596:	2102      	movne	r1, #2
  409598:	f8c8 3018 	str.w	r3, [r8, #24]
  40959c:	f8c8 1010 	str.w	r1, [r8, #16]
  4095a0:	b9df      	cbnz	r7, 4095da <__d2b+0x86>
  4095a2:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4095a6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4095aa:	6030      	str	r0, [r6, #0]
  4095ac:	6918      	ldr	r0, [r3, #16]
  4095ae:	f7ff fda3 	bl	4090f8 <__hi0bits>
  4095b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4095b4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4095b8:	6018      	str	r0, [r3, #0]
  4095ba:	4640      	mov	r0, r8
  4095bc:	b002      	add	sp, #8
  4095be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4095c2:	a801      	add	r0, sp, #4
  4095c4:	f7ff fdb8 	bl	409138 <__lo0bits>
  4095c8:	9b01      	ldr	r3, [sp, #4]
  4095ca:	f8c8 3014 	str.w	r3, [r8, #20]
  4095ce:	2101      	movs	r1, #1
  4095d0:	3020      	adds	r0, #32
  4095d2:	f8c8 1010 	str.w	r1, [r8, #16]
  4095d6:	2f00      	cmp	r7, #0
  4095d8:	d0e3      	beq.n	4095a2 <__d2b+0x4e>
  4095da:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4095dc:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4095e0:	4407      	add	r7, r0
  4095e2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4095e6:	6037      	str	r7, [r6, #0]
  4095e8:	6018      	str	r0, [r3, #0]
  4095ea:	4640      	mov	r0, r8
  4095ec:	b002      	add	sp, #8
  4095ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4095f2:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4095f6:	f1c0 0220 	rsb	r2, r0, #32
  4095fa:	fa03 f202 	lsl.w	r2, r3, r2
  4095fe:	430a      	orrs	r2, r1
  409600:	40c3      	lsrs	r3, r0
  409602:	9301      	str	r3, [sp, #4]
  409604:	f8c8 2014 	str.w	r2, [r8, #20]
  409608:	e7c2      	b.n	409590 <__d2b+0x3c>
  40960a:	bf00      	nop

0040960c <_realloc_r>:
  40960c:	2900      	cmp	r1, #0
  40960e:	f000 8095 	beq.w	40973c <_realloc_r+0x130>
  409612:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409616:	460d      	mov	r5, r1
  409618:	4616      	mov	r6, r2
  40961a:	b083      	sub	sp, #12
  40961c:	4680      	mov	r8, r0
  40961e:	f106 070b 	add.w	r7, r6, #11
  409622:	f7fb fc1d 	bl	404e60 <__malloc_lock>
  409626:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40962a:	2f16      	cmp	r7, #22
  40962c:	f02e 0403 	bic.w	r4, lr, #3
  409630:	f1a5 0908 	sub.w	r9, r5, #8
  409634:	d83c      	bhi.n	4096b0 <_realloc_r+0xa4>
  409636:	2210      	movs	r2, #16
  409638:	4617      	mov	r7, r2
  40963a:	42be      	cmp	r6, r7
  40963c:	d83d      	bhi.n	4096ba <_realloc_r+0xae>
  40963e:	4294      	cmp	r4, r2
  409640:	da43      	bge.n	4096ca <_realloc_r+0xbe>
  409642:	4bc4      	ldr	r3, [pc, #784]	; (409954 <_realloc_r+0x348>)
  409644:	6899      	ldr	r1, [r3, #8]
  409646:	eb09 0004 	add.w	r0, r9, r4
  40964a:	4288      	cmp	r0, r1
  40964c:	f000 80b4 	beq.w	4097b8 <_realloc_r+0x1ac>
  409650:	6843      	ldr	r3, [r0, #4]
  409652:	f023 0101 	bic.w	r1, r3, #1
  409656:	4401      	add	r1, r0
  409658:	6849      	ldr	r1, [r1, #4]
  40965a:	07c9      	lsls	r1, r1, #31
  40965c:	d54c      	bpl.n	4096f8 <_realloc_r+0xec>
  40965e:	f01e 0f01 	tst.w	lr, #1
  409662:	f000 809b 	beq.w	40979c <_realloc_r+0x190>
  409666:	4631      	mov	r1, r6
  409668:	4640      	mov	r0, r8
  40966a:	f7fb f861 	bl	404730 <_malloc_r>
  40966e:	4606      	mov	r6, r0
  409670:	2800      	cmp	r0, #0
  409672:	d03a      	beq.n	4096ea <_realloc_r+0xde>
  409674:	f855 3c04 	ldr.w	r3, [r5, #-4]
  409678:	f023 0301 	bic.w	r3, r3, #1
  40967c:	444b      	add	r3, r9
  40967e:	f1a0 0208 	sub.w	r2, r0, #8
  409682:	429a      	cmp	r2, r3
  409684:	f000 8121 	beq.w	4098ca <_realloc_r+0x2be>
  409688:	1f22      	subs	r2, r4, #4
  40968a:	2a24      	cmp	r2, #36	; 0x24
  40968c:	f200 8107 	bhi.w	40989e <_realloc_r+0x292>
  409690:	2a13      	cmp	r2, #19
  409692:	f200 80db 	bhi.w	40984c <_realloc_r+0x240>
  409696:	4603      	mov	r3, r0
  409698:	462a      	mov	r2, r5
  40969a:	6811      	ldr	r1, [r2, #0]
  40969c:	6019      	str	r1, [r3, #0]
  40969e:	6851      	ldr	r1, [r2, #4]
  4096a0:	6059      	str	r1, [r3, #4]
  4096a2:	6892      	ldr	r2, [r2, #8]
  4096a4:	609a      	str	r2, [r3, #8]
  4096a6:	4629      	mov	r1, r5
  4096a8:	4640      	mov	r0, r8
  4096aa:	f7ff f8c1 	bl	408830 <_free_r>
  4096ae:	e01c      	b.n	4096ea <_realloc_r+0xde>
  4096b0:	f027 0707 	bic.w	r7, r7, #7
  4096b4:	2f00      	cmp	r7, #0
  4096b6:	463a      	mov	r2, r7
  4096b8:	dabf      	bge.n	40963a <_realloc_r+0x2e>
  4096ba:	2600      	movs	r6, #0
  4096bc:	230c      	movs	r3, #12
  4096be:	4630      	mov	r0, r6
  4096c0:	f8c8 3000 	str.w	r3, [r8]
  4096c4:	b003      	add	sp, #12
  4096c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4096ca:	462e      	mov	r6, r5
  4096cc:	1be3      	subs	r3, r4, r7
  4096ce:	2b0f      	cmp	r3, #15
  4096d0:	d81e      	bhi.n	409710 <_realloc_r+0x104>
  4096d2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4096d6:	f003 0301 	and.w	r3, r3, #1
  4096da:	4323      	orrs	r3, r4
  4096dc:	444c      	add	r4, r9
  4096de:	f8c9 3004 	str.w	r3, [r9, #4]
  4096e2:	6863      	ldr	r3, [r4, #4]
  4096e4:	f043 0301 	orr.w	r3, r3, #1
  4096e8:	6063      	str	r3, [r4, #4]
  4096ea:	4640      	mov	r0, r8
  4096ec:	f7fb fbbe 	bl	404e6c <__malloc_unlock>
  4096f0:	4630      	mov	r0, r6
  4096f2:	b003      	add	sp, #12
  4096f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4096f8:	f023 0303 	bic.w	r3, r3, #3
  4096fc:	18e1      	adds	r1, r4, r3
  4096fe:	4291      	cmp	r1, r2
  409700:	db1f      	blt.n	409742 <_realloc_r+0x136>
  409702:	68c3      	ldr	r3, [r0, #12]
  409704:	6882      	ldr	r2, [r0, #8]
  409706:	462e      	mov	r6, r5
  409708:	60d3      	str	r3, [r2, #12]
  40970a:	460c      	mov	r4, r1
  40970c:	609a      	str	r2, [r3, #8]
  40970e:	e7dd      	b.n	4096cc <_realloc_r+0xc0>
  409710:	f8d9 2004 	ldr.w	r2, [r9, #4]
  409714:	eb09 0107 	add.w	r1, r9, r7
  409718:	f002 0201 	and.w	r2, r2, #1
  40971c:	444c      	add	r4, r9
  40971e:	f043 0301 	orr.w	r3, r3, #1
  409722:	4317      	orrs	r7, r2
  409724:	f8c9 7004 	str.w	r7, [r9, #4]
  409728:	604b      	str	r3, [r1, #4]
  40972a:	6863      	ldr	r3, [r4, #4]
  40972c:	f043 0301 	orr.w	r3, r3, #1
  409730:	3108      	adds	r1, #8
  409732:	6063      	str	r3, [r4, #4]
  409734:	4640      	mov	r0, r8
  409736:	f7ff f87b 	bl	408830 <_free_r>
  40973a:	e7d6      	b.n	4096ea <_realloc_r+0xde>
  40973c:	4611      	mov	r1, r2
  40973e:	f7fa bff7 	b.w	404730 <_malloc_r>
  409742:	f01e 0f01 	tst.w	lr, #1
  409746:	d18e      	bne.n	409666 <_realloc_r+0x5a>
  409748:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40974c:	eba9 0a01 	sub.w	sl, r9, r1
  409750:	f8da 1004 	ldr.w	r1, [sl, #4]
  409754:	f021 0103 	bic.w	r1, r1, #3
  409758:	440b      	add	r3, r1
  40975a:	4423      	add	r3, r4
  40975c:	4293      	cmp	r3, r2
  40975e:	db25      	blt.n	4097ac <_realloc_r+0x1a0>
  409760:	68c2      	ldr	r2, [r0, #12]
  409762:	6881      	ldr	r1, [r0, #8]
  409764:	4656      	mov	r6, sl
  409766:	60ca      	str	r2, [r1, #12]
  409768:	6091      	str	r1, [r2, #8]
  40976a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40976e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  409772:	1f22      	subs	r2, r4, #4
  409774:	2a24      	cmp	r2, #36	; 0x24
  409776:	60c1      	str	r1, [r0, #12]
  409778:	6088      	str	r0, [r1, #8]
  40977a:	f200 8094 	bhi.w	4098a6 <_realloc_r+0x29a>
  40977e:	2a13      	cmp	r2, #19
  409780:	d96f      	bls.n	409862 <_realloc_r+0x256>
  409782:	6829      	ldr	r1, [r5, #0]
  409784:	f8ca 1008 	str.w	r1, [sl, #8]
  409788:	6869      	ldr	r1, [r5, #4]
  40978a:	f8ca 100c 	str.w	r1, [sl, #12]
  40978e:	2a1b      	cmp	r2, #27
  409790:	f200 80a2 	bhi.w	4098d8 <_realloc_r+0x2cc>
  409794:	3508      	adds	r5, #8
  409796:	f10a 0210 	add.w	r2, sl, #16
  40979a:	e063      	b.n	409864 <_realloc_r+0x258>
  40979c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4097a0:	eba9 0a03 	sub.w	sl, r9, r3
  4097a4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4097a8:	f021 0103 	bic.w	r1, r1, #3
  4097ac:	1863      	adds	r3, r4, r1
  4097ae:	4293      	cmp	r3, r2
  4097b0:	f6ff af59 	blt.w	409666 <_realloc_r+0x5a>
  4097b4:	4656      	mov	r6, sl
  4097b6:	e7d8      	b.n	40976a <_realloc_r+0x15e>
  4097b8:	6841      	ldr	r1, [r0, #4]
  4097ba:	f021 0b03 	bic.w	fp, r1, #3
  4097be:	44a3      	add	fp, r4
  4097c0:	f107 0010 	add.w	r0, r7, #16
  4097c4:	4583      	cmp	fp, r0
  4097c6:	da56      	bge.n	409876 <_realloc_r+0x26a>
  4097c8:	f01e 0f01 	tst.w	lr, #1
  4097cc:	f47f af4b 	bne.w	409666 <_realloc_r+0x5a>
  4097d0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4097d4:	eba9 0a01 	sub.w	sl, r9, r1
  4097d8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4097dc:	f021 0103 	bic.w	r1, r1, #3
  4097e0:	448b      	add	fp, r1
  4097e2:	4558      	cmp	r0, fp
  4097e4:	dce2      	bgt.n	4097ac <_realloc_r+0x1a0>
  4097e6:	4656      	mov	r6, sl
  4097e8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4097ec:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4097f0:	1f22      	subs	r2, r4, #4
  4097f2:	2a24      	cmp	r2, #36	; 0x24
  4097f4:	60c1      	str	r1, [r0, #12]
  4097f6:	6088      	str	r0, [r1, #8]
  4097f8:	f200 808f 	bhi.w	40991a <_realloc_r+0x30e>
  4097fc:	2a13      	cmp	r2, #19
  4097fe:	f240 808a 	bls.w	409916 <_realloc_r+0x30a>
  409802:	6829      	ldr	r1, [r5, #0]
  409804:	f8ca 1008 	str.w	r1, [sl, #8]
  409808:	6869      	ldr	r1, [r5, #4]
  40980a:	f8ca 100c 	str.w	r1, [sl, #12]
  40980e:	2a1b      	cmp	r2, #27
  409810:	f200 808a 	bhi.w	409928 <_realloc_r+0x31c>
  409814:	3508      	adds	r5, #8
  409816:	f10a 0210 	add.w	r2, sl, #16
  40981a:	6829      	ldr	r1, [r5, #0]
  40981c:	6011      	str	r1, [r2, #0]
  40981e:	6869      	ldr	r1, [r5, #4]
  409820:	6051      	str	r1, [r2, #4]
  409822:	68a9      	ldr	r1, [r5, #8]
  409824:	6091      	str	r1, [r2, #8]
  409826:	eb0a 0107 	add.w	r1, sl, r7
  40982a:	ebab 0207 	sub.w	r2, fp, r7
  40982e:	f042 0201 	orr.w	r2, r2, #1
  409832:	6099      	str	r1, [r3, #8]
  409834:	604a      	str	r2, [r1, #4]
  409836:	f8da 3004 	ldr.w	r3, [sl, #4]
  40983a:	f003 0301 	and.w	r3, r3, #1
  40983e:	431f      	orrs	r7, r3
  409840:	4640      	mov	r0, r8
  409842:	f8ca 7004 	str.w	r7, [sl, #4]
  409846:	f7fb fb11 	bl	404e6c <__malloc_unlock>
  40984a:	e751      	b.n	4096f0 <_realloc_r+0xe4>
  40984c:	682b      	ldr	r3, [r5, #0]
  40984e:	6003      	str	r3, [r0, #0]
  409850:	686b      	ldr	r3, [r5, #4]
  409852:	6043      	str	r3, [r0, #4]
  409854:	2a1b      	cmp	r2, #27
  409856:	d82d      	bhi.n	4098b4 <_realloc_r+0x2a8>
  409858:	f100 0308 	add.w	r3, r0, #8
  40985c:	f105 0208 	add.w	r2, r5, #8
  409860:	e71b      	b.n	40969a <_realloc_r+0x8e>
  409862:	4632      	mov	r2, r6
  409864:	6829      	ldr	r1, [r5, #0]
  409866:	6011      	str	r1, [r2, #0]
  409868:	6869      	ldr	r1, [r5, #4]
  40986a:	6051      	str	r1, [r2, #4]
  40986c:	68a9      	ldr	r1, [r5, #8]
  40986e:	6091      	str	r1, [r2, #8]
  409870:	461c      	mov	r4, r3
  409872:	46d1      	mov	r9, sl
  409874:	e72a      	b.n	4096cc <_realloc_r+0xc0>
  409876:	eb09 0107 	add.w	r1, r9, r7
  40987a:	ebab 0b07 	sub.w	fp, fp, r7
  40987e:	f04b 0201 	orr.w	r2, fp, #1
  409882:	6099      	str	r1, [r3, #8]
  409884:	604a      	str	r2, [r1, #4]
  409886:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40988a:	f003 0301 	and.w	r3, r3, #1
  40988e:	431f      	orrs	r7, r3
  409890:	4640      	mov	r0, r8
  409892:	f845 7c04 	str.w	r7, [r5, #-4]
  409896:	f7fb fae9 	bl	404e6c <__malloc_unlock>
  40989a:	462e      	mov	r6, r5
  40989c:	e728      	b.n	4096f0 <_realloc_r+0xe4>
  40989e:	4629      	mov	r1, r5
  4098a0:	f7ff fb56 	bl	408f50 <memmove>
  4098a4:	e6ff      	b.n	4096a6 <_realloc_r+0x9a>
  4098a6:	4629      	mov	r1, r5
  4098a8:	4630      	mov	r0, r6
  4098aa:	461c      	mov	r4, r3
  4098ac:	46d1      	mov	r9, sl
  4098ae:	f7ff fb4f 	bl	408f50 <memmove>
  4098b2:	e70b      	b.n	4096cc <_realloc_r+0xc0>
  4098b4:	68ab      	ldr	r3, [r5, #8]
  4098b6:	6083      	str	r3, [r0, #8]
  4098b8:	68eb      	ldr	r3, [r5, #12]
  4098ba:	60c3      	str	r3, [r0, #12]
  4098bc:	2a24      	cmp	r2, #36	; 0x24
  4098be:	d017      	beq.n	4098f0 <_realloc_r+0x2e4>
  4098c0:	f100 0310 	add.w	r3, r0, #16
  4098c4:	f105 0210 	add.w	r2, r5, #16
  4098c8:	e6e7      	b.n	40969a <_realloc_r+0x8e>
  4098ca:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4098ce:	f023 0303 	bic.w	r3, r3, #3
  4098d2:	441c      	add	r4, r3
  4098d4:	462e      	mov	r6, r5
  4098d6:	e6f9      	b.n	4096cc <_realloc_r+0xc0>
  4098d8:	68a9      	ldr	r1, [r5, #8]
  4098da:	f8ca 1010 	str.w	r1, [sl, #16]
  4098de:	68e9      	ldr	r1, [r5, #12]
  4098e0:	f8ca 1014 	str.w	r1, [sl, #20]
  4098e4:	2a24      	cmp	r2, #36	; 0x24
  4098e6:	d00c      	beq.n	409902 <_realloc_r+0x2f6>
  4098e8:	3510      	adds	r5, #16
  4098ea:	f10a 0218 	add.w	r2, sl, #24
  4098ee:	e7b9      	b.n	409864 <_realloc_r+0x258>
  4098f0:	692b      	ldr	r3, [r5, #16]
  4098f2:	6103      	str	r3, [r0, #16]
  4098f4:	696b      	ldr	r3, [r5, #20]
  4098f6:	6143      	str	r3, [r0, #20]
  4098f8:	f105 0218 	add.w	r2, r5, #24
  4098fc:	f100 0318 	add.w	r3, r0, #24
  409900:	e6cb      	b.n	40969a <_realloc_r+0x8e>
  409902:	692a      	ldr	r2, [r5, #16]
  409904:	f8ca 2018 	str.w	r2, [sl, #24]
  409908:	696a      	ldr	r2, [r5, #20]
  40990a:	f8ca 201c 	str.w	r2, [sl, #28]
  40990e:	3518      	adds	r5, #24
  409910:	f10a 0220 	add.w	r2, sl, #32
  409914:	e7a6      	b.n	409864 <_realloc_r+0x258>
  409916:	4632      	mov	r2, r6
  409918:	e77f      	b.n	40981a <_realloc_r+0x20e>
  40991a:	4629      	mov	r1, r5
  40991c:	4630      	mov	r0, r6
  40991e:	9301      	str	r3, [sp, #4]
  409920:	f7ff fb16 	bl	408f50 <memmove>
  409924:	9b01      	ldr	r3, [sp, #4]
  409926:	e77e      	b.n	409826 <_realloc_r+0x21a>
  409928:	68a9      	ldr	r1, [r5, #8]
  40992a:	f8ca 1010 	str.w	r1, [sl, #16]
  40992e:	68e9      	ldr	r1, [r5, #12]
  409930:	f8ca 1014 	str.w	r1, [sl, #20]
  409934:	2a24      	cmp	r2, #36	; 0x24
  409936:	d003      	beq.n	409940 <_realloc_r+0x334>
  409938:	3510      	adds	r5, #16
  40993a:	f10a 0218 	add.w	r2, sl, #24
  40993e:	e76c      	b.n	40981a <_realloc_r+0x20e>
  409940:	692a      	ldr	r2, [r5, #16]
  409942:	f8ca 2018 	str.w	r2, [sl, #24]
  409946:	696a      	ldr	r2, [r5, #20]
  409948:	f8ca 201c 	str.w	r2, [sl, #28]
  40994c:	3518      	adds	r5, #24
  40994e:	f10a 0220 	add.w	r2, sl, #32
  409952:	e762      	b.n	40981a <_realloc_r+0x20e>
  409954:	20400440 	.word	0x20400440

00409958 <__sread>:
  409958:	b510      	push	{r4, lr}
  40995a:	460c      	mov	r4, r1
  40995c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409960:	f000 faa4 	bl	409eac <_read_r>
  409964:	2800      	cmp	r0, #0
  409966:	db03      	blt.n	409970 <__sread+0x18>
  409968:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40996a:	4403      	add	r3, r0
  40996c:	6523      	str	r3, [r4, #80]	; 0x50
  40996e:	bd10      	pop	{r4, pc}
  409970:	89a3      	ldrh	r3, [r4, #12]
  409972:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  409976:	81a3      	strh	r3, [r4, #12]
  409978:	bd10      	pop	{r4, pc}
  40997a:	bf00      	nop

0040997c <__swrite>:
  40997c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409980:	4616      	mov	r6, r2
  409982:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  409986:	461f      	mov	r7, r3
  409988:	05d3      	lsls	r3, r2, #23
  40998a:	460c      	mov	r4, r1
  40998c:	4605      	mov	r5, r0
  40998e:	d507      	bpl.n	4099a0 <__swrite+0x24>
  409990:	2200      	movs	r2, #0
  409992:	2302      	movs	r3, #2
  409994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409998:	f000 fa72 	bl	409e80 <_lseek_r>
  40999c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4099a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4099a4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4099a8:	81a2      	strh	r2, [r4, #12]
  4099aa:	463b      	mov	r3, r7
  4099ac:	4632      	mov	r2, r6
  4099ae:	4628      	mov	r0, r5
  4099b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4099b4:	f000 b922 	b.w	409bfc <_write_r>

004099b8 <__sseek>:
  4099b8:	b510      	push	{r4, lr}
  4099ba:	460c      	mov	r4, r1
  4099bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4099c0:	f000 fa5e 	bl	409e80 <_lseek_r>
  4099c4:	89a3      	ldrh	r3, [r4, #12]
  4099c6:	1c42      	adds	r2, r0, #1
  4099c8:	bf0e      	itee	eq
  4099ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4099ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4099d2:	6520      	strne	r0, [r4, #80]	; 0x50
  4099d4:	81a3      	strh	r3, [r4, #12]
  4099d6:	bd10      	pop	{r4, pc}

004099d8 <__sclose>:
  4099d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4099dc:	f000 b9b6 	b.w	409d4c <_close_r>

004099e0 <__ssprint_r>:
  4099e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4099e4:	6893      	ldr	r3, [r2, #8]
  4099e6:	b083      	sub	sp, #12
  4099e8:	4690      	mov	r8, r2
  4099ea:	2b00      	cmp	r3, #0
  4099ec:	d070      	beq.n	409ad0 <__ssprint_r+0xf0>
  4099ee:	4682      	mov	sl, r0
  4099f0:	460c      	mov	r4, r1
  4099f2:	6817      	ldr	r7, [r2, #0]
  4099f4:	688d      	ldr	r5, [r1, #8]
  4099f6:	6808      	ldr	r0, [r1, #0]
  4099f8:	e042      	b.n	409a80 <__ssprint_r+0xa0>
  4099fa:	89a3      	ldrh	r3, [r4, #12]
  4099fc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  409a00:	d02e      	beq.n	409a60 <__ssprint_r+0x80>
  409a02:	6965      	ldr	r5, [r4, #20]
  409a04:	6921      	ldr	r1, [r4, #16]
  409a06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  409a0a:	eba0 0b01 	sub.w	fp, r0, r1
  409a0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  409a12:	f10b 0001 	add.w	r0, fp, #1
  409a16:	106d      	asrs	r5, r5, #1
  409a18:	4430      	add	r0, r6
  409a1a:	42a8      	cmp	r0, r5
  409a1c:	462a      	mov	r2, r5
  409a1e:	bf84      	itt	hi
  409a20:	4605      	movhi	r5, r0
  409a22:	462a      	movhi	r2, r5
  409a24:	055b      	lsls	r3, r3, #21
  409a26:	d538      	bpl.n	409a9a <__ssprint_r+0xba>
  409a28:	4611      	mov	r1, r2
  409a2a:	4650      	mov	r0, sl
  409a2c:	f7fa fe80 	bl	404730 <_malloc_r>
  409a30:	2800      	cmp	r0, #0
  409a32:	d03c      	beq.n	409aae <__ssprint_r+0xce>
  409a34:	465a      	mov	r2, fp
  409a36:	6921      	ldr	r1, [r4, #16]
  409a38:	9001      	str	r0, [sp, #4]
  409a3a:	f7fb f929 	bl	404c90 <memcpy>
  409a3e:	89a2      	ldrh	r2, [r4, #12]
  409a40:	9b01      	ldr	r3, [sp, #4]
  409a42:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  409a46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  409a4a:	81a2      	strh	r2, [r4, #12]
  409a4c:	eba5 020b 	sub.w	r2, r5, fp
  409a50:	eb03 000b 	add.w	r0, r3, fp
  409a54:	6165      	str	r5, [r4, #20]
  409a56:	6123      	str	r3, [r4, #16]
  409a58:	6020      	str	r0, [r4, #0]
  409a5a:	60a2      	str	r2, [r4, #8]
  409a5c:	4635      	mov	r5, r6
  409a5e:	46b3      	mov	fp, r6
  409a60:	465a      	mov	r2, fp
  409a62:	4649      	mov	r1, r9
  409a64:	f7ff fa74 	bl	408f50 <memmove>
  409a68:	f8d8 3008 	ldr.w	r3, [r8, #8]
  409a6c:	68a2      	ldr	r2, [r4, #8]
  409a6e:	6820      	ldr	r0, [r4, #0]
  409a70:	1b55      	subs	r5, r2, r5
  409a72:	4458      	add	r0, fp
  409a74:	1b9e      	subs	r6, r3, r6
  409a76:	60a5      	str	r5, [r4, #8]
  409a78:	6020      	str	r0, [r4, #0]
  409a7a:	f8c8 6008 	str.w	r6, [r8, #8]
  409a7e:	b33e      	cbz	r6, 409ad0 <__ssprint_r+0xf0>
  409a80:	687e      	ldr	r6, [r7, #4]
  409a82:	463b      	mov	r3, r7
  409a84:	3708      	adds	r7, #8
  409a86:	2e00      	cmp	r6, #0
  409a88:	d0fa      	beq.n	409a80 <__ssprint_r+0xa0>
  409a8a:	42ae      	cmp	r6, r5
  409a8c:	f8d3 9000 	ldr.w	r9, [r3]
  409a90:	46ab      	mov	fp, r5
  409a92:	d2b2      	bcs.n	4099fa <__ssprint_r+0x1a>
  409a94:	4635      	mov	r5, r6
  409a96:	46b3      	mov	fp, r6
  409a98:	e7e2      	b.n	409a60 <__ssprint_r+0x80>
  409a9a:	4650      	mov	r0, sl
  409a9c:	f7ff fdb6 	bl	40960c <_realloc_r>
  409aa0:	4603      	mov	r3, r0
  409aa2:	2800      	cmp	r0, #0
  409aa4:	d1d2      	bne.n	409a4c <__ssprint_r+0x6c>
  409aa6:	6921      	ldr	r1, [r4, #16]
  409aa8:	4650      	mov	r0, sl
  409aaa:	f7fe fec1 	bl	408830 <_free_r>
  409aae:	230c      	movs	r3, #12
  409ab0:	f8ca 3000 	str.w	r3, [sl]
  409ab4:	89a3      	ldrh	r3, [r4, #12]
  409ab6:	2200      	movs	r2, #0
  409ab8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409abc:	f04f 30ff 	mov.w	r0, #4294967295
  409ac0:	81a3      	strh	r3, [r4, #12]
  409ac2:	f8c8 2008 	str.w	r2, [r8, #8]
  409ac6:	f8c8 2004 	str.w	r2, [r8, #4]
  409aca:	b003      	add	sp, #12
  409acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409ad0:	2000      	movs	r0, #0
  409ad2:	f8c8 0004 	str.w	r0, [r8, #4]
  409ad6:	b003      	add	sp, #12
  409ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409adc <__swbuf_r>:
  409adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409ade:	460d      	mov	r5, r1
  409ae0:	4614      	mov	r4, r2
  409ae2:	4606      	mov	r6, r0
  409ae4:	b110      	cbz	r0, 409aec <__swbuf_r+0x10>
  409ae6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409ae8:	2b00      	cmp	r3, #0
  409aea:	d04b      	beq.n	409b84 <__swbuf_r+0xa8>
  409aec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409af0:	69a3      	ldr	r3, [r4, #24]
  409af2:	60a3      	str	r3, [r4, #8]
  409af4:	b291      	uxth	r1, r2
  409af6:	0708      	lsls	r0, r1, #28
  409af8:	d539      	bpl.n	409b6e <__swbuf_r+0x92>
  409afa:	6923      	ldr	r3, [r4, #16]
  409afc:	2b00      	cmp	r3, #0
  409afe:	d036      	beq.n	409b6e <__swbuf_r+0x92>
  409b00:	b2ed      	uxtb	r5, r5
  409b02:	0489      	lsls	r1, r1, #18
  409b04:	462f      	mov	r7, r5
  409b06:	d515      	bpl.n	409b34 <__swbuf_r+0x58>
  409b08:	6822      	ldr	r2, [r4, #0]
  409b0a:	6961      	ldr	r1, [r4, #20]
  409b0c:	1ad3      	subs	r3, r2, r3
  409b0e:	428b      	cmp	r3, r1
  409b10:	da1c      	bge.n	409b4c <__swbuf_r+0x70>
  409b12:	3301      	adds	r3, #1
  409b14:	68a1      	ldr	r1, [r4, #8]
  409b16:	1c50      	adds	r0, r2, #1
  409b18:	3901      	subs	r1, #1
  409b1a:	60a1      	str	r1, [r4, #8]
  409b1c:	6020      	str	r0, [r4, #0]
  409b1e:	7015      	strb	r5, [r2, #0]
  409b20:	6962      	ldr	r2, [r4, #20]
  409b22:	429a      	cmp	r2, r3
  409b24:	d01a      	beq.n	409b5c <__swbuf_r+0x80>
  409b26:	89a3      	ldrh	r3, [r4, #12]
  409b28:	07db      	lsls	r3, r3, #31
  409b2a:	d501      	bpl.n	409b30 <__swbuf_r+0x54>
  409b2c:	2d0a      	cmp	r5, #10
  409b2e:	d015      	beq.n	409b5c <__swbuf_r+0x80>
  409b30:	4638      	mov	r0, r7
  409b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409b34:	6e61      	ldr	r1, [r4, #100]	; 0x64
  409b36:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  409b3a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  409b3e:	81a2      	strh	r2, [r4, #12]
  409b40:	6822      	ldr	r2, [r4, #0]
  409b42:	6661      	str	r1, [r4, #100]	; 0x64
  409b44:	6961      	ldr	r1, [r4, #20]
  409b46:	1ad3      	subs	r3, r2, r3
  409b48:	428b      	cmp	r3, r1
  409b4a:	dbe2      	blt.n	409b12 <__swbuf_r+0x36>
  409b4c:	4621      	mov	r1, r4
  409b4e:	4630      	mov	r0, r6
  409b50:	f7fe fcf0 	bl	408534 <_fflush_r>
  409b54:	b940      	cbnz	r0, 409b68 <__swbuf_r+0x8c>
  409b56:	6822      	ldr	r2, [r4, #0]
  409b58:	2301      	movs	r3, #1
  409b5a:	e7db      	b.n	409b14 <__swbuf_r+0x38>
  409b5c:	4621      	mov	r1, r4
  409b5e:	4630      	mov	r0, r6
  409b60:	f7fe fce8 	bl	408534 <_fflush_r>
  409b64:	2800      	cmp	r0, #0
  409b66:	d0e3      	beq.n	409b30 <__swbuf_r+0x54>
  409b68:	f04f 37ff 	mov.w	r7, #4294967295
  409b6c:	e7e0      	b.n	409b30 <__swbuf_r+0x54>
  409b6e:	4621      	mov	r1, r4
  409b70:	4630      	mov	r0, r6
  409b72:	f7fd fc0b 	bl	40738c <__swsetup_r>
  409b76:	2800      	cmp	r0, #0
  409b78:	d1f6      	bne.n	409b68 <__swbuf_r+0x8c>
  409b7a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409b7e:	6923      	ldr	r3, [r4, #16]
  409b80:	b291      	uxth	r1, r2
  409b82:	e7bd      	b.n	409b00 <__swbuf_r+0x24>
  409b84:	f7fe fd2e 	bl	4085e4 <__sinit>
  409b88:	e7b0      	b.n	409aec <__swbuf_r+0x10>
  409b8a:	bf00      	nop

00409b8c <_wcrtomb_r>:
  409b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
  409b8e:	4606      	mov	r6, r0
  409b90:	b085      	sub	sp, #20
  409b92:	461f      	mov	r7, r3
  409b94:	b189      	cbz	r1, 409bba <_wcrtomb_r+0x2e>
  409b96:	4c10      	ldr	r4, [pc, #64]	; (409bd8 <_wcrtomb_r+0x4c>)
  409b98:	4d10      	ldr	r5, [pc, #64]	; (409bdc <_wcrtomb_r+0x50>)
  409b9a:	6824      	ldr	r4, [r4, #0]
  409b9c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  409b9e:	2c00      	cmp	r4, #0
  409ba0:	bf08      	it	eq
  409ba2:	462c      	moveq	r4, r5
  409ba4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  409ba8:	47a0      	blx	r4
  409baa:	1c43      	adds	r3, r0, #1
  409bac:	d103      	bne.n	409bb6 <_wcrtomb_r+0x2a>
  409bae:	2200      	movs	r2, #0
  409bb0:	238a      	movs	r3, #138	; 0x8a
  409bb2:	603a      	str	r2, [r7, #0]
  409bb4:	6033      	str	r3, [r6, #0]
  409bb6:	b005      	add	sp, #20
  409bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409bba:	460c      	mov	r4, r1
  409bbc:	4906      	ldr	r1, [pc, #24]	; (409bd8 <_wcrtomb_r+0x4c>)
  409bbe:	4a07      	ldr	r2, [pc, #28]	; (409bdc <_wcrtomb_r+0x50>)
  409bc0:	6809      	ldr	r1, [r1, #0]
  409bc2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  409bc4:	2900      	cmp	r1, #0
  409bc6:	bf08      	it	eq
  409bc8:	4611      	moveq	r1, r2
  409bca:	4622      	mov	r2, r4
  409bcc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  409bd0:	a901      	add	r1, sp, #4
  409bd2:	47a0      	blx	r4
  409bd4:	e7e9      	b.n	409baa <_wcrtomb_r+0x1e>
  409bd6:	bf00      	nop
  409bd8:	20400014 	.word	0x20400014
  409bdc:	20400854 	.word	0x20400854

00409be0 <__ascii_wctomb>:
  409be0:	b121      	cbz	r1, 409bec <__ascii_wctomb+0xc>
  409be2:	2aff      	cmp	r2, #255	; 0xff
  409be4:	d804      	bhi.n	409bf0 <__ascii_wctomb+0x10>
  409be6:	700a      	strb	r2, [r1, #0]
  409be8:	2001      	movs	r0, #1
  409bea:	4770      	bx	lr
  409bec:	4608      	mov	r0, r1
  409bee:	4770      	bx	lr
  409bf0:	238a      	movs	r3, #138	; 0x8a
  409bf2:	6003      	str	r3, [r0, #0]
  409bf4:	f04f 30ff 	mov.w	r0, #4294967295
  409bf8:	4770      	bx	lr
  409bfa:	bf00      	nop

00409bfc <_write_r>:
  409bfc:	b570      	push	{r4, r5, r6, lr}
  409bfe:	460d      	mov	r5, r1
  409c00:	4c08      	ldr	r4, [pc, #32]	; (409c24 <_write_r+0x28>)
  409c02:	4611      	mov	r1, r2
  409c04:	4606      	mov	r6, r0
  409c06:	461a      	mov	r2, r3
  409c08:	4628      	mov	r0, r5
  409c0a:	2300      	movs	r3, #0
  409c0c:	6023      	str	r3, [r4, #0]
  409c0e:	f7f7 f86b 	bl	400ce8 <_write>
  409c12:	1c43      	adds	r3, r0, #1
  409c14:	d000      	beq.n	409c18 <_write_r+0x1c>
  409c16:	bd70      	pop	{r4, r5, r6, pc}
  409c18:	6823      	ldr	r3, [r4, #0]
  409c1a:	2b00      	cmp	r3, #0
  409c1c:	d0fb      	beq.n	409c16 <_write_r+0x1a>
  409c1e:	6033      	str	r3, [r6, #0]
  409c20:	bd70      	pop	{r4, r5, r6, pc}
  409c22:	bf00      	nop
  409c24:	2040c8a8 	.word	0x2040c8a8

00409c28 <__register_exitproc>:
  409c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409c2c:	4d2c      	ldr	r5, [pc, #176]	; (409ce0 <__register_exitproc+0xb8>)
  409c2e:	4606      	mov	r6, r0
  409c30:	6828      	ldr	r0, [r5, #0]
  409c32:	4698      	mov	r8, r3
  409c34:	460f      	mov	r7, r1
  409c36:	4691      	mov	r9, r2
  409c38:	f7ff f8a2 	bl	408d80 <__retarget_lock_acquire_recursive>
  409c3c:	4b29      	ldr	r3, [pc, #164]	; (409ce4 <__register_exitproc+0xbc>)
  409c3e:	681c      	ldr	r4, [r3, #0]
  409c40:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  409c44:	2b00      	cmp	r3, #0
  409c46:	d03e      	beq.n	409cc6 <__register_exitproc+0x9e>
  409c48:	685a      	ldr	r2, [r3, #4]
  409c4a:	2a1f      	cmp	r2, #31
  409c4c:	dc1c      	bgt.n	409c88 <__register_exitproc+0x60>
  409c4e:	f102 0e01 	add.w	lr, r2, #1
  409c52:	b176      	cbz	r6, 409c72 <__register_exitproc+0x4a>
  409c54:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  409c58:	2401      	movs	r4, #1
  409c5a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  409c5e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  409c62:	4094      	lsls	r4, r2
  409c64:	4320      	orrs	r0, r4
  409c66:	2e02      	cmp	r6, #2
  409c68:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  409c6c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  409c70:	d023      	beq.n	409cba <__register_exitproc+0x92>
  409c72:	3202      	adds	r2, #2
  409c74:	f8c3 e004 	str.w	lr, [r3, #4]
  409c78:	6828      	ldr	r0, [r5, #0]
  409c7a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  409c7e:	f7ff f881 	bl	408d84 <__retarget_lock_release_recursive>
  409c82:	2000      	movs	r0, #0
  409c84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409c88:	4b17      	ldr	r3, [pc, #92]	; (409ce8 <__register_exitproc+0xc0>)
  409c8a:	b30b      	cbz	r3, 409cd0 <__register_exitproc+0xa8>
  409c8c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  409c90:	f7fa fd46 	bl	404720 <malloc>
  409c94:	4603      	mov	r3, r0
  409c96:	b1d8      	cbz	r0, 409cd0 <__register_exitproc+0xa8>
  409c98:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  409c9c:	6002      	str	r2, [r0, #0]
  409c9e:	2100      	movs	r1, #0
  409ca0:	6041      	str	r1, [r0, #4]
  409ca2:	460a      	mov	r2, r1
  409ca4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  409ca8:	f04f 0e01 	mov.w	lr, #1
  409cac:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  409cb0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  409cb4:	2e00      	cmp	r6, #0
  409cb6:	d0dc      	beq.n	409c72 <__register_exitproc+0x4a>
  409cb8:	e7cc      	b.n	409c54 <__register_exitproc+0x2c>
  409cba:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  409cbe:	430c      	orrs	r4, r1
  409cc0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  409cc4:	e7d5      	b.n	409c72 <__register_exitproc+0x4a>
  409cc6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  409cca:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  409cce:	e7bb      	b.n	409c48 <__register_exitproc+0x20>
  409cd0:	6828      	ldr	r0, [r5, #0]
  409cd2:	f7ff f857 	bl	408d84 <__retarget_lock_release_recursive>
  409cd6:	f04f 30ff 	mov.w	r0, #4294967295
  409cda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409cde:	bf00      	nop
  409ce0:	20400850 	.word	0x20400850
  409ce4:	004236cc 	.word	0x004236cc
  409ce8:	00404721 	.word	0x00404721

00409cec <_calloc_r>:
  409cec:	b510      	push	{r4, lr}
  409cee:	fb02 f101 	mul.w	r1, r2, r1
  409cf2:	f7fa fd1d 	bl	404730 <_malloc_r>
  409cf6:	4604      	mov	r4, r0
  409cf8:	b1d8      	cbz	r0, 409d32 <_calloc_r+0x46>
  409cfa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409cfe:	f022 0203 	bic.w	r2, r2, #3
  409d02:	3a04      	subs	r2, #4
  409d04:	2a24      	cmp	r2, #36	; 0x24
  409d06:	d818      	bhi.n	409d3a <_calloc_r+0x4e>
  409d08:	2a13      	cmp	r2, #19
  409d0a:	d914      	bls.n	409d36 <_calloc_r+0x4a>
  409d0c:	2300      	movs	r3, #0
  409d0e:	2a1b      	cmp	r2, #27
  409d10:	6003      	str	r3, [r0, #0]
  409d12:	6043      	str	r3, [r0, #4]
  409d14:	d916      	bls.n	409d44 <_calloc_r+0x58>
  409d16:	2a24      	cmp	r2, #36	; 0x24
  409d18:	6083      	str	r3, [r0, #8]
  409d1a:	60c3      	str	r3, [r0, #12]
  409d1c:	bf11      	iteee	ne
  409d1e:	f100 0210 	addne.w	r2, r0, #16
  409d22:	6103      	streq	r3, [r0, #16]
  409d24:	6143      	streq	r3, [r0, #20]
  409d26:	f100 0218 	addeq.w	r2, r0, #24
  409d2a:	2300      	movs	r3, #0
  409d2c:	6013      	str	r3, [r2, #0]
  409d2e:	6053      	str	r3, [r2, #4]
  409d30:	6093      	str	r3, [r2, #8]
  409d32:	4620      	mov	r0, r4
  409d34:	bd10      	pop	{r4, pc}
  409d36:	4602      	mov	r2, r0
  409d38:	e7f7      	b.n	409d2a <_calloc_r+0x3e>
  409d3a:	2100      	movs	r1, #0
  409d3c:	f7fb f842 	bl	404dc4 <memset>
  409d40:	4620      	mov	r0, r4
  409d42:	bd10      	pop	{r4, pc}
  409d44:	f100 0208 	add.w	r2, r0, #8
  409d48:	e7ef      	b.n	409d2a <_calloc_r+0x3e>
  409d4a:	bf00      	nop

00409d4c <_close_r>:
  409d4c:	b538      	push	{r3, r4, r5, lr}
  409d4e:	4c07      	ldr	r4, [pc, #28]	; (409d6c <_close_r+0x20>)
  409d50:	2300      	movs	r3, #0
  409d52:	4605      	mov	r5, r0
  409d54:	4608      	mov	r0, r1
  409d56:	6023      	str	r3, [r4, #0]
  409d58:	f7f8 fa52 	bl	402200 <_close>
  409d5c:	1c43      	adds	r3, r0, #1
  409d5e:	d000      	beq.n	409d62 <_close_r+0x16>
  409d60:	bd38      	pop	{r3, r4, r5, pc}
  409d62:	6823      	ldr	r3, [r4, #0]
  409d64:	2b00      	cmp	r3, #0
  409d66:	d0fb      	beq.n	409d60 <_close_r+0x14>
  409d68:	602b      	str	r3, [r5, #0]
  409d6a:	bd38      	pop	{r3, r4, r5, pc}
  409d6c:	2040c8a8 	.word	0x2040c8a8

00409d70 <_fclose_r>:
  409d70:	b570      	push	{r4, r5, r6, lr}
  409d72:	b159      	cbz	r1, 409d8c <_fclose_r+0x1c>
  409d74:	4605      	mov	r5, r0
  409d76:	460c      	mov	r4, r1
  409d78:	b110      	cbz	r0, 409d80 <_fclose_r+0x10>
  409d7a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409d7c:	2b00      	cmp	r3, #0
  409d7e:	d03c      	beq.n	409dfa <_fclose_r+0x8a>
  409d80:	6e63      	ldr	r3, [r4, #100]	; 0x64
  409d82:	07d8      	lsls	r0, r3, #31
  409d84:	d505      	bpl.n	409d92 <_fclose_r+0x22>
  409d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409d8a:	b92b      	cbnz	r3, 409d98 <_fclose_r+0x28>
  409d8c:	2600      	movs	r6, #0
  409d8e:	4630      	mov	r0, r6
  409d90:	bd70      	pop	{r4, r5, r6, pc}
  409d92:	89a3      	ldrh	r3, [r4, #12]
  409d94:	0599      	lsls	r1, r3, #22
  409d96:	d53c      	bpl.n	409e12 <_fclose_r+0xa2>
  409d98:	4621      	mov	r1, r4
  409d9a:	4628      	mov	r0, r5
  409d9c:	f7fe fb2a 	bl	4083f4 <__sflush_r>
  409da0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  409da2:	4606      	mov	r6, r0
  409da4:	b133      	cbz	r3, 409db4 <_fclose_r+0x44>
  409da6:	69e1      	ldr	r1, [r4, #28]
  409da8:	4628      	mov	r0, r5
  409daa:	4798      	blx	r3
  409dac:	2800      	cmp	r0, #0
  409dae:	bfb8      	it	lt
  409db0:	f04f 36ff 	movlt.w	r6, #4294967295
  409db4:	89a3      	ldrh	r3, [r4, #12]
  409db6:	061a      	lsls	r2, r3, #24
  409db8:	d422      	bmi.n	409e00 <_fclose_r+0x90>
  409dba:	6b21      	ldr	r1, [r4, #48]	; 0x30
  409dbc:	b141      	cbz	r1, 409dd0 <_fclose_r+0x60>
  409dbe:	f104 0340 	add.w	r3, r4, #64	; 0x40
  409dc2:	4299      	cmp	r1, r3
  409dc4:	d002      	beq.n	409dcc <_fclose_r+0x5c>
  409dc6:	4628      	mov	r0, r5
  409dc8:	f7fe fd32 	bl	408830 <_free_r>
  409dcc:	2300      	movs	r3, #0
  409dce:	6323      	str	r3, [r4, #48]	; 0x30
  409dd0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  409dd2:	b121      	cbz	r1, 409dde <_fclose_r+0x6e>
  409dd4:	4628      	mov	r0, r5
  409dd6:	f7fe fd2b 	bl	408830 <_free_r>
  409dda:	2300      	movs	r3, #0
  409ddc:	6463      	str	r3, [r4, #68]	; 0x44
  409dde:	f7fe fc2d 	bl	40863c <__sfp_lock_acquire>
  409de2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  409de4:	2200      	movs	r2, #0
  409de6:	07db      	lsls	r3, r3, #31
  409de8:	81a2      	strh	r2, [r4, #12]
  409dea:	d50e      	bpl.n	409e0a <_fclose_r+0x9a>
  409dec:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409dee:	f7fe ffc5 	bl	408d7c <__retarget_lock_close_recursive>
  409df2:	f7fe fc29 	bl	408648 <__sfp_lock_release>
  409df6:	4630      	mov	r0, r6
  409df8:	bd70      	pop	{r4, r5, r6, pc}
  409dfa:	f7fe fbf3 	bl	4085e4 <__sinit>
  409dfe:	e7bf      	b.n	409d80 <_fclose_r+0x10>
  409e00:	6921      	ldr	r1, [r4, #16]
  409e02:	4628      	mov	r0, r5
  409e04:	f7fe fd14 	bl	408830 <_free_r>
  409e08:	e7d7      	b.n	409dba <_fclose_r+0x4a>
  409e0a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409e0c:	f7fe ffba 	bl	408d84 <__retarget_lock_release_recursive>
  409e10:	e7ec      	b.n	409dec <_fclose_r+0x7c>
  409e12:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409e14:	f7fe ffb4 	bl	408d80 <__retarget_lock_acquire_recursive>
  409e18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409e1c:	2b00      	cmp	r3, #0
  409e1e:	d1bb      	bne.n	409d98 <_fclose_r+0x28>
  409e20:	6e66      	ldr	r6, [r4, #100]	; 0x64
  409e22:	f016 0601 	ands.w	r6, r6, #1
  409e26:	d1b1      	bne.n	409d8c <_fclose_r+0x1c>
  409e28:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409e2a:	f7fe ffab 	bl	408d84 <__retarget_lock_release_recursive>
  409e2e:	4630      	mov	r0, r6
  409e30:	bd70      	pop	{r4, r5, r6, pc}
  409e32:	bf00      	nop

00409e34 <_fstat_r>:
  409e34:	b538      	push	{r3, r4, r5, lr}
  409e36:	460b      	mov	r3, r1
  409e38:	4c07      	ldr	r4, [pc, #28]	; (409e58 <_fstat_r+0x24>)
  409e3a:	4605      	mov	r5, r0
  409e3c:	4611      	mov	r1, r2
  409e3e:	4618      	mov	r0, r3
  409e40:	2300      	movs	r3, #0
  409e42:	6023      	str	r3, [r4, #0]
  409e44:	f7f8 f9df 	bl	402206 <_fstat>
  409e48:	1c43      	adds	r3, r0, #1
  409e4a:	d000      	beq.n	409e4e <_fstat_r+0x1a>
  409e4c:	bd38      	pop	{r3, r4, r5, pc}
  409e4e:	6823      	ldr	r3, [r4, #0]
  409e50:	2b00      	cmp	r3, #0
  409e52:	d0fb      	beq.n	409e4c <_fstat_r+0x18>
  409e54:	602b      	str	r3, [r5, #0]
  409e56:	bd38      	pop	{r3, r4, r5, pc}
  409e58:	2040c8a8 	.word	0x2040c8a8

00409e5c <_isatty_r>:
  409e5c:	b538      	push	{r3, r4, r5, lr}
  409e5e:	4c07      	ldr	r4, [pc, #28]	; (409e7c <_isatty_r+0x20>)
  409e60:	2300      	movs	r3, #0
  409e62:	4605      	mov	r5, r0
  409e64:	4608      	mov	r0, r1
  409e66:	6023      	str	r3, [r4, #0]
  409e68:	f7f8 f9d2 	bl	402210 <_isatty>
  409e6c:	1c43      	adds	r3, r0, #1
  409e6e:	d000      	beq.n	409e72 <_isatty_r+0x16>
  409e70:	bd38      	pop	{r3, r4, r5, pc}
  409e72:	6823      	ldr	r3, [r4, #0]
  409e74:	2b00      	cmp	r3, #0
  409e76:	d0fb      	beq.n	409e70 <_isatty_r+0x14>
  409e78:	602b      	str	r3, [r5, #0]
  409e7a:	bd38      	pop	{r3, r4, r5, pc}
  409e7c:	2040c8a8 	.word	0x2040c8a8

00409e80 <_lseek_r>:
  409e80:	b570      	push	{r4, r5, r6, lr}
  409e82:	460d      	mov	r5, r1
  409e84:	4c08      	ldr	r4, [pc, #32]	; (409ea8 <_lseek_r+0x28>)
  409e86:	4611      	mov	r1, r2
  409e88:	4606      	mov	r6, r0
  409e8a:	461a      	mov	r2, r3
  409e8c:	4628      	mov	r0, r5
  409e8e:	2300      	movs	r3, #0
  409e90:	6023      	str	r3, [r4, #0]
  409e92:	f7f8 f9bf 	bl	402214 <_lseek>
  409e96:	1c43      	adds	r3, r0, #1
  409e98:	d000      	beq.n	409e9c <_lseek_r+0x1c>
  409e9a:	bd70      	pop	{r4, r5, r6, pc}
  409e9c:	6823      	ldr	r3, [r4, #0]
  409e9e:	2b00      	cmp	r3, #0
  409ea0:	d0fb      	beq.n	409e9a <_lseek_r+0x1a>
  409ea2:	6033      	str	r3, [r6, #0]
  409ea4:	bd70      	pop	{r4, r5, r6, pc}
  409ea6:	bf00      	nop
  409ea8:	2040c8a8 	.word	0x2040c8a8

00409eac <_read_r>:
  409eac:	b570      	push	{r4, r5, r6, lr}
  409eae:	460d      	mov	r5, r1
  409eb0:	4c08      	ldr	r4, [pc, #32]	; (409ed4 <_read_r+0x28>)
  409eb2:	4611      	mov	r1, r2
  409eb4:	4606      	mov	r6, r0
  409eb6:	461a      	mov	r2, r3
  409eb8:	4628      	mov	r0, r5
  409eba:	2300      	movs	r3, #0
  409ebc:	6023      	str	r3, [r4, #0]
  409ebe:	f7f6 fef5 	bl	400cac <_read>
  409ec2:	1c43      	adds	r3, r0, #1
  409ec4:	d000      	beq.n	409ec8 <_read_r+0x1c>
  409ec6:	bd70      	pop	{r4, r5, r6, pc}
  409ec8:	6823      	ldr	r3, [r4, #0]
  409eca:	2b00      	cmp	r3, #0
  409ecc:	d0fb      	beq.n	409ec6 <_read_r+0x1a>
  409ece:	6033      	str	r3, [r6, #0]
  409ed0:	bd70      	pop	{r4, r5, r6, pc}
  409ed2:	bf00      	nop
  409ed4:	2040c8a8 	.word	0x2040c8a8

00409ed8 <__aeabi_drsub>:
  409ed8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  409edc:	e002      	b.n	409ee4 <__adddf3>
  409ede:	bf00      	nop

00409ee0 <__aeabi_dsub>:
  409ee0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00409ee4 <__adddf3>:
  409ee4:	b530      	push	{r4, r5, lr}
  409ee6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  409eea:	ea4f 0543 	mov.w	r5, r3, lsl #1
  409eee:	ea94 0f05 	teq	r4, r5
  409ef2:	bf08      	it	eq
  409ef4:	ea90 0f02 	teqeq	r0, r2
  409ef8:	bf1f      	itttt	ne
  409efa:	ea54 0c00 	orrsne.w	ip, r4, r0
  409efe:	ea55 0c02 	orrsne.w	ip, r5, r2
  409f02:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  409f06:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  409f0a:	f000 80e2 	beq.w	40a0d2 <__adddf3+0x1ee>
  409f0e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  409f12:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  409f16:	bfb8      	it	lt
  409f18:	426d      	neglt	r5, r5
  409f1a:	dd0c      	ble.n	409f36 <__adddf3+0x52>
  409f1c:	442c      	add	r4, r5
  409f1e:	ea80 0202 	eor.w	r2, r0, r2
  409f22:	ea81 0303 	eor.w	r3, r1, r3
  409f26:	ea82 0000 	eor.w	r0, r2, r0
  409f2a:	ea83 0101 	eor.w	r1, r3, r1
  409f2e:	ea80 0202 	eor.w	r2, r0, r2
  409f32:	ea81 0303 	eor.w	r3, r1, r3
  409f36:	2d36      	cmp	r5, #54	; 0x36
  409f38:	bf88      	it	hi
  409f3a:	bd30      	pophi	{r4, r5, pc}
  409f3c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409f40:	ea4f 3101 	mov.w	r1, r1, lsl #12
  409f44:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  409f48:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  409f4c:	d002      	beq.n	409f54 <__adddf3+0x70>
  409f4e:	4240      	negs	r0, r0
  409f50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  409f54:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  409f58:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409f5c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  409f60:	d002      	beq.n	409f68 <__adddf3+0x84>
  409f62:	4252      	negs	r2, r2
  409f64:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  409f68:	ea94 0f05 	teq	r4, r5
  409f6c:	f000 80a7 	beq.w	40a0be <__adddf3+0x1da>
  409f70:	f1a4 0401 	sub.w	r4, r4, #1
  409f74:	f1d5 0e20 	rsbs	lr, r5, #32
  409f78:	db0d      	blt.n	409f96 <__adddf3+0xb2>
  409f7a:	fa02 fc0e 	lsl.w	ip, r2, lr
  409f7e:	fa22 f205 	lsr.w	r2, r2, r5
  409f82:	1880      	adds	r0, r0, r2
  409f84:	f141 0100 	adc.w	r1, r1, #0
  409f88:	fa03 f20e 	lsl.w	r2, r3, lr
  409f8c:	1880      	adds	r0, r0, r2
  409f8e:	fa43 f305 	asr.w	r3, r3, r5
  409f92:	4159      	adcs	r1, r3
  409f94:	e00e      	b.n	409fb4 <__adddf3+0xd0>
  409f96:	f1a5 0520 	sub.w	r5, r5, #32
  409f9a:	f10e 0e20 	add.w	lr, lr, #32
  409f9e:	2a01      	cmp	r2, #1
  409fa0:	fa03 fc0e 	lsl.w	ip, r3, lr
  409fa4:	bf28      	it	cs
  409fa6:	f04c 0c02 	orrcs.w	ip, ip, #2
  409faa:	fa43 f305 	asr.w	r3, r3, r5
  409fae:	18c0      	adds	r0, r0, r3
  409fb0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  409fb4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409fb8:	d507      	bpl.n	409fca <__adddf3+0xe6>
  409fba:	f04f 0e00 	mov.w	lr, #0
  409fbe:	f1dc 0c00 	rsbs	ip, ip, #0
  409fc2:	eb7e 0000 	sbcs.w	r0, lr, r0
  409fc6:	eb6e 0101 	sbc.w	r1, lr, r1
  409fca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  409fce:	d31b      	bcc.n	40a008 <__adddf3+0x124>
  409fd0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  409fd4:	d30c      	bcc.n	409ff0 <__adddf3+0x10c>
  409fd6:	0849      	lsrs	r1, r1, #1
  409fd8:	ea5f 0030 	movs.w	r0, r0, rrx
  409fdc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  409fe0:	f104 0401 	add.w	r4, r4, #1
  409fe4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  409fe8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  409fec:	f080 809a 	bcs.w	40a124 <__adddf3+0x240>
  409ff0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  409ff4:	bf08      	it	eq
  409ff6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  409ffa:	f150 0000 	adcs.w	r0, r0, #0
  409ffe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a002:	ea41 0105 	orr.w	r1, r1, r5
  40a006:	bd30      	pop	{r4, r5, pc}
  40a008:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40a00c:	4140      	adcs	r0, r0
  40a00e:	eb41 0101 	adc.w	r1, r1, r1
  40a012:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a016:	f1a4 0401 	sub.w	r4, r4, #1
  40a01a:	d1e9      	bne.n	409ff0 <__adddf3+0x10c>
  40a01c:	f091 0f00 	teq	r1, #0
  40a020:	bf04      	itt	eq
  40a022:	4601      	moveq	r1, r0
  40a024:	2000      	moveq	r0, #0
  40a026:	fab1 f381 	clz	r3, r1
  40a02a:	bf08      	it	eq
  40a02c:	3320      	addeq	r3, #32
  40a02e:	f1a3 030b 	sub.w	r3, r3, #11
  40a032:	f1b3 0220 	subs.w	r2, r3, #32
  40a036:	da0c      	bge.n	40a052 <__adddf3+0x16e>
  40a038:	320c      	adds	r2, #12
  40a03a:	dd08      	ble.n	40a04e <__adddf3+0x16a>
  40a03c:	f102 0c14 	add.w	ip, r2, #20
  40a040:	f1c2 020c 	rsb	r2, r2, #12
  40a044:	fa01 f00c 	lsl.w	r0, r1, ip
  40a048:	fa21 f102 	lsr.w	r1, r1, r2
  40a04c:	e00c      	b.n	40a068 <__adddf3+0x184>
  40a04e:	f102 0214 	add.w	r2, r2, #20
  40a052:	bfd8      	it	le
  40a054:	f1c2 0c20 	rsble	ip, r2, #32
  40a058:	fa01 f102 	lsl.w	r1, r1, r2
  40a05c:	fa20 fc0c 	lsr.w	ip, r0, ip
  40a060:	bfdc      	itt	le
  40a062:	ea41 010c 	orrle.w	r1, r1, ip
  40a066:	4090      	lslle	r0, r2
  40a068:	1ae4      	subs	r4, r4, r3
  40a06a:	bfa2      	ittt	ge
  40a06c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40a070:	4329      	orrge	r1, r5
  40a072:	bd30      	popge	{r4, r5, pc}
  40a074:	ea6f 0404 	mvn.w	r4, r4
  40a078:	3c1f      	subs	r4, #31
  40a07a:	da1c      	bge.n	40a0b6 <__adddf3+0x1d2>
  40a07c:	340c      	adds	r4, #12
  40a07e:	dc0e      	bgt.n	40a09e <__adddf3+0x1ba>
  40a080:	f104 0414 	add.w	r4, r4, #20
  40a084:	f1c4 0220 	rsb	r2, r4, #32
  40a088:	fa20 f004 	lsr.w	r0, r0, r4
  40a08c:	fa01 f302 	lsl.w	r3, r1, r2
  40a090:	ea40 0003 	orr.w	r0, r0, r3
  40a094:	fa21 f304 	lsr.w	r3, r1, r4
  40a098:	ea45 0103 	orr.w	r1, r5, r3
  40a09c:	bd30      	pop	{r4, r5, pc}
  40a09e:	f1c4 040c 	rsb	r4, r4, #12
  40a0a2:	f1c4 0220 	rsb	r2, r4, #32
  40a0a6:	fa20 f002 	lsr.w	r0, r0, r2
  40a0aa:	fa01 f304 	lsl.w	r3, r1, r4
  40a0ae:	ea40 0003 	orr.w	r0, r0, r3
  40a0b2:	4629      	mov	r1, r5
  40a0b4:	bd30      	pop	{r4, r5, pc}
  40a0b6:	fa21 f004 	lsr.w	r0, r1, r4
  40a0ba:	4629      	mov	r1, r5
  40a0bc:	bd30      	pop	{r4, r5, pc}
  40a0be:	f094 0f00 	teq	r4, #0
  40a0c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40a0c6:	bf06      	itte	eq
  40a0c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40a0cc:	3401      	addeq	r4, #1
  40a0ce:	3d01      	subne	r5, #1
  40a0d0:	e74e      	b.n	409f70 <__adddf3+0x8c>
  40a0d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40a0d6:	bf18      	it	ne
  40a0d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40a0dc:	d029      	beq.n	40a132 <__adddf3+0x24e>
  40a0de:	ea94 0f05 	teq	r4, r5
  40a0e2:	bf08      	it	eq
  40a0e4:	ea90 0f02 	teqeq	r0, r2
  40a0e8:	d005      	beq.n	40a0f6 <__adddf3+0x212>
  40a0ea:	ea54 0c00 	orrs.w	ip, r4, r0
  40a0ee:	bf04      	itt	eq
  40a0f0:	4619      	moveq	r1, r3
  40a0f2:	4610      	moveq	r0, r2
  40a0f4:	bd30      	pop	{r4, r5, pc}
  40a0f6:	ea91 0f03 	teq	r1, r3
  40a0fa:	bf1e      	ittt	ne
  40a0fc:	2100      	movne	r1, #0
  40a0fe:	2000      	movne	r0, #0
  40a100:	bd30      	popne	{r4, r5, pc}
  40a102:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40a106:	d105      	bne.n	40a114 <__adddf3+0x230>
  40a108:	0040      	lsls	r0, r0, #1
  40a10a:	4149      	adcs	r1, r1
  40a10c:	bf28      	it	cs
  40a10e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40a112:	bd30      	pop	{r4, r5, pc}
  40a114:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40a118:	bf3c      	itt	cc
  40a11a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40a11e:	bd30      	popcc	{r4, r5, pc}
  40a120:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a124:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40a128:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40a12c:	f04f 0000 	mov.w	r0, #0
  40a130:	bd30      	pop	{r4, r5, pc}
  40a132:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40a136:	bf1a      	itte	ne
  40a138:	4619      	movne	r1, r3
  40a13a:	4610      	movne	r0, r2
  40a13c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40a140:	bf1c      	itt	ne
  40a142:	460b      	movne	r3, r1
  40a144:	4602      	movne	r2, r0
  40a146:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40a14a:	bf06      	itte	eq
  40a14c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40a150:	ea91 0f03 	teqeq	r1, r3
  40a154:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40a158:	bd30      	pop	{r4, r5, pc}
  40a15a:	bf00      	nop

0040a15c <__aeabi_ui2d>:
  40a15c:	f090 0f00 	teq	r0, #0
  40a160:	bf04      	itt	eq
  40a162:	2100      	moveq	r1, #0
  40a164:	4770      	bxeq	lr
  40a166:	b530      	push	{r4, r5, lr}
  40a168:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a16c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a170:	f04f 0500 	mov.w	r5, #0
  40a174:	f04f 0100 	mov.w	r1, #0
  40a178:	e750      	b.n	40a01c <__adddf3+0x138>
  40a17a:	bf00      	nop

0040a17c <__aeabi_i2d>:
  40a17c:	f090 0f00 	teq	r0, #0
  40a180:	bf04      	itt	eq
  40a182:	2100      	moveq	r1, #0
  40a184:	4770      	bxeq	lr
  40a186:	b530      	push	{r4, r5, lr}
  40a188:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a18c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a190:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40a194:	bf48      	it	mi
  40a196:	4240      	negmi	r0, r0
  40a198:	f04f 0100 	mov.w	r1, #0
  40a19c:	e73e      	b.n	40a01c <__adddf3+0x138>
  40a19e:	bf00      	nop

0040a1a0 <__aeabi_f2d>:
  40a1a0:	0042      	lsls	r2, r0, #1
  40a1a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40a1a6:	ea4f 0131 	mov.w	r1, r1, rrx
  40a1aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40a1ae:	bf1f      	itttt	ne
  40a1b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40a1b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40a1b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40a1bc:	4770      	bxne	lr
  40a1be:	f092 0f00 	teq	r2, #0
  40a1c2:	bf14      	ite	ne
  40a1c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40a1c8:	4770      	bxeq	lr
  40a1ca:	b530      	push	{r4, r5, lr}
  40a1cc:	f44f 7460 	mov.w	r4, #896	; 0x380
  40a1d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a1d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a1d8:	e720      	b.n	40a01c <__adddf3+0x138>
  40a1da:	bf00      	nop

0040a1dc <__aeabi_ul2d>:
  40a1dc:	ea50 0201 	orrs.w	r2, r0, r1
  40a1e0:	bf08      	it	eq
  40a1e2:	4770      	bxeq	lr
  40a1e4:	b530      	push	{r4, r5, lr}
  40a1e6:	f04f 0500 	mov.w	r5, #0
  40a1ea:	e00a      	b.n	40a202 <__aeabi_l2d+0x16>

0040a1ec <__aeabi_l2d>:
  40a1ec:	ea50 0201 	orrs.w	r2, r0, r1
  40a1f0:	bf08      	it	eq
  40a1f2:	4770      	bxeq	lr
  40a1f4:	b530      	push	{r4, r5, lr}
  40a1f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40a1fa:	d502      	bpl.n	40a202 <__aeabi_l2d+0x16>
  40a1fc:	4240      	negs	r0, r0
  40a1fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a202:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40a206:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40a20a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40a20e:	f43f aedc 	beq.w	409fca <__adddf3+0xe6>
  40a212:	f04f 0203 	mov.w	r2, #3
  40a216:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40a21a:	bf18      	it	ne
  40a21c:	3203      	addne	r2, #3
  40a21e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40a222:	bf18      	it	ne
  40a224:	3203      	addne	r2, #3
  40a226:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40a22a:	f1c2 0320 	rsb	r3, r2, #32
  40a22e:	fa00 fc03 	lsl.w	ip, r0, r3
  40a232:	fa20 f002 	lsr.w	r0, r0, r2
  40a236:	fa01 fe03 	lsl.w	lr, r1, r3
  40a23a:	ea40 000e 	orr.w	r0, r0, lr
  40a23e:	fa21 f102 	lsr.w	r1, r1, r2
  40a242:	4414      	add	r4, r2
  40a244:	e6c1      	b.n	409fca <__adddf3+0xe6>
  40a246:	bf00      	nop

0040a248 <__aeabi_dmul>:
  40a248:	b570      	push	{r4, r5, r6, lr}
  40a24a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a24e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40a252:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40a256:	bf1d      	ittte	ne
  40a258:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40a25c:	ea94 0f0c 	teqne	r4, ip
  40a260:	ea95 0f0c 	teqne	r5, ip
  40a264:	f000 f8de 	bleq	40a424 <__aeabi_dmul+0x1dc>
  40a268:	442c      	add	r4, r5
  40a26a:	ea81 0603 	eor.w	r6, r1, r3
  40a26e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40a272:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40a276:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40a27a:	bf18      	it	ne
  40a27c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40a280:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a284:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40a288:	d038      	beq.n	40a2fc <__aeabi_dmul+0xb4>
  40a28a:	fba0 ce02 	umull	ip, lr, r0, r2
  40a28e:	f04f 0500 	mov.w	r5, #0
  40a292:	fbe1 e502 	umlal	lr, r5, r1, r2
  40a296:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40a29a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40a29e:	f04f 0600 	mov.w	r6, #0
  40a2a2:	fbe1 5603 	umlal	r5, r6, r1, r3
  40a2a6:	f09c 0f00 	teq	ip, #0
  40a2aa:	bf18      	it	ne
  40a2ac:	f04e 0e01 	orrne.w	lr, lr, #1
  40a2b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40a2b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40a2b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40a2bc:	d204      	bcs.n	40a2c8 <__aeabi_dmul+0x80>
  40a2be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40a2c2:	416d      	adcs	r5, r5
  40a2c4:	eb46 0606 	adc.w	r6, r6, r6
  40a2c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40a2cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40a2d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40a2d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40a2d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40a2dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40a2e0:	bf88      	it	hi
  40a2e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40a2e6:	d81e      	bhi.n	40a326 <__aeabi_dmul+0xde>
  40a2e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40a2ec:	bf08      	it	eq
  40a2ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40a2f2:	f150 0000 	adcs.w	r0, r0, #0
  40a2f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a2fa:	bd70      	pop	{r4, r5, r6, pc}
  40a2fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40a300:	ea46 0101 	orr.w	r1, r6, r1
  40a304:	ea40 0002 	orr.w	r0, r0, r2
  40a308:	ea81 0103 	eor.w	r1, r1, r3
  40a30c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40a310:	bfc2      	ittt	gt
  40a312:	ebd4 050c 	rsbsgt	r5, r4, ip
  40a316:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40a31a:	bd70      	popgt	{r4, r5, r6, pc}
  40a31c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a320:	f04f 0e00 	mov.w	lr, #0
  40a324:	3c01      	subs	r4, #1
  40a326:	f300 80ab 	bgt.w	40a480 <__aeabi_dmul+0x238>
  40a32a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40a32e:	bfde      	ittt	le
  40a330:	2000      	movle	r0, #0
  40a332:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40a336:	bd70      	pople	{r4, r5, r6, pc}
  40a338:	f1c4 0400 	rsb	r4, r4, #0
  40a33c:	3c20      	subs	r4, #32
  40a33e:	da35      	bge.n	40a3ac <__aeabi_dmul+0x164>
  40a340:	340c      	adds	r4, #12
  40a342:	dc1b      	bgt.n	40a37c <__aeabi_dmul+0x134>
  40a344:	f104 0414 	add.w	r4, r4, #20
  40a348:	f1c4 0520 	rsb	r5, r4, #32
  40a34c:	fa00 f305 	lsl.w	r3, r0, r5
  40a350:	fa20 f004 	lsr.w	r0, r0, r4
  40a354:	fa01 f205 	lsl.w	r2, r1, r5
  40a358:	ea40 0002 	orr.w	r0, r0, r2
  40a35c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40a360:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a364:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40a368:	fa21 f604 	lsr.w	r6, r1, r4
  40a36c:	eb42 0106 	adc.w	r1, r2, r6
  40a370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a374:	bf08      	it	eq
  40a376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a37a:	bd70      	pop	{r4, r5, r6, pc}
  40a37c:	f1c4 040c 	rsb	r4, r4, #12
  40a380:	f1c4 0520 	rsb	r5, r4, #32
  40a384:	fa00 f304 	lsl.w	r3, r0, r4
  40a388:	fa20 f005 	lsr.w	r0, r0, r5
  40a38c:	fa01 f204 	lsl.w	r2, r1, r4
  40a390:	ea40 0002 	orr.w	r0, r0, r2
  40a394:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a398:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40a39c:	f141 0100 	adc.w	r1, r1, #0
  40a3a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a3a4:	bf08      	it	eq
  40a3a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a3aa:	bd70      	pop	{r4, r5, r6, pc}
  40a3ac:	f1c4 0520 	rsb	r5, r4, #32
  40a3b0:	fa00 f205 	lsl.w	r2, r0, r5
  40a3b4:	ea4e 0e02 	orr.w	lr, lr, r2
  40a3b8:	fa20 f304 	lsr.w	r3, r0, r4
  40a3bc:	fa01 f205 	lsl.w	r2, r1, r5
  40a3c0:	ea43 0302 	orr.w	r3, r3, r2
  40a3c4:	fa21 f004 	lsr.w	r0, r1, r4
  40a3c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a3cc:	fa21 f204 	lsr.w	r2, r1, r4
  40a3d0:	ea20 0002 	bic.w	r0, r0, r2
  40a3d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40a3d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40a3dc:	bf08      	it	eq
  40a3de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40a3e2:	bd70      	pop	{r4, r5, r6, pc}
  40a3e4:	f094 0f00 	teq	r4, #0
  40a3e8:	d10f      	bne.n	40a40a <__aeabi_dmul+0x1c2>
  40a3ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40a3ee:	0040      	lsls	r0, r0, #1
  40a3f0:	eb41 0101 	adc.w	r1, r1, r1
  40a3f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a3f8:	bf08      	it	eq
  40a3fa:	3c01      	subeq	r4, #1
  40a3fc:	d0f7      	beq.n	40a3ee <__aeabi_dmul+0x1a6>
  40a3fe:	ea41 0106 	orr.w	r1, r1, r6
  40a402:	f095 0f00 	teq	r5, #0
  40a406:	bf18      	it	ne
  40a408:	4770      	bxne	lr
  40a40a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40a40e:	0052      	lsls	r2, r2, #1
  40a410:	eb43 0303 	adc.w	r3, r3, r3
  40a414:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40a418:	bf08      	it	eq
  40a41a:	3d01      	subeq	r5, #1
  40a41c:	d0f7      	beq.n	40a40e <__aeabi_dmul+0x1c6>
  40a41e:	ea43 0306 	orr.w	r3, r3, r6
  40a422:	4770      	bx	lr
  40a424:	ea94 0f0c 	teq	r4, ip
  40a428:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40a42c:	bf18      	it	ne
  40a42e:	ea95 0f0c 	teqne	r5, ip
  40a432:	d00c      	beq.n	40a44e <__aeabi_dmul+0x206>
  40a434:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a438:	bf18      	it	ne
  40a43a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a43e:	d1d1      	bne.n	40a3e4 <__aeabi_dmul+0x19c>
  40a440:	ea81 0103 	eor.w	r1, r1, r3
  40a444:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a448:	f04f 0000 	mov.w	r0, #0
  40a44c:	bd70      	pop	{r4, r5, r6, pc}
  40a44e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a452:	bf06      	itte	eq
  40a454:	4610      	moveq	r0, r2
  40a456:	4619      	moveq	r1, r3
  40a458:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a45c:	d019      	beq.n	40a492 <__aeabi_dmul+0x24a>
  40a45e:	ea94 0f0c 	teq	r4, ip
  40a462:	d102      	bne.n	40a46a <__aeabi_dmul+0x222>
  40a464:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40a468:	d113      	bne.n	40a492 <__aeabi_dmul+0x24a>
  40a46a:	ea95 0f0c 	teq	r5, ip
  40a46e:	d105      	bne.n	40a47c <__aeabi_dmul+0x234>
  40a470:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40a474:	bf1c      	itt	ne
  40a476:	4610      	movne	r0, r2
  40a478:	4619      	movne	r1, r3
  40a47a:	d10a      	bne.n	40a492 <__aeabi_dmul+0x24a>
  40a47c:	ea81 0103 	eor.w	r1, r1, r3
  40a480:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40a484:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40a488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40a48c:	f04f 0000 	mov.w	r0, #0
  40a490:	bd70      	pop	{r4, r5, r6, pc}
  40a492:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40a496:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40a49a:	bd70      	pop	{r4, r5, r6, pc}

0040a49c <__aeabi_ddiv>:
  40a49c:	b570      	push	{r4, r5, r6, lr}
  40a49e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a4a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40a4a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40a4aa:	bf1d      	ittte	ne
  40a4ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40a4b0:	ea94 0f0c 	teqne	r4, ip
  40a4b4:	ea95 0f0c 	teqne	r5, ip
  40a4b8:	f000 f8a7 	bleq	40a60a <__aeabi_ddiv+0x16e>
  40a4bc:	eba4 0405 	sub.w	r4, r4, r5
  40a4c0:	ea81 0e03 	eor.w	lr, r1, r3
  40a4c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40a4c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40a4cc:	f000 8088 	beq.w	40a5e0 <__aeabi_ddiv+0x144>
  40a4d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40a4d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40a4d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40a4dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40a4e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40a4e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40a4e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40a4ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40a4f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40a4f4:	429d      	cmp	r5, r3
  40a4f6:	bf08      	it	eq
  40a4f8:	4296      	cmpeq	r6, r2
  40a4fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40a4fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40a502:	d202      	bcs.n	40a50a <__aeabi_ddiv+0x6e>
  40a504:	085b      	lsrs	r3, r3, #1
  40a506:	ea4f 0232 	mov.w	r2, r2, rrx
  40a50a:	1ab6      	subs	r6, r6, r2
  40a50c:	eb65 0503 	sbc.w	r5, r5, r3
  40a510:	085b      	lsrs	r3, r3, #1
  40a512:	ea4f 0232 	mov.w	r2, r2, rrx
  40a516:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40a51a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40a51e:	ebb6 0e02 	subs.w	lr, r6, r2
  40a522:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a526:	bf22      	ittt	cs
  40a528:	1ab6      	subcs	r6, r6, r2
  40a52a:	4675      	movcs	r5, lr
  40a52c:	ea40 000c 	orrcs.w	r0, r0, ip
  40a530:	085b      	lsrs	r3, r3, #1
  40a532:	ea4f 0232 	mov.w	r2, r2, rrx
  40a536:	ebb6 0e02 	subs.w	lr, r6, r2
  40a53a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a53e:	bf22      	ittt	cs
  40a540:	1ab6      	subcs	r6, r6, r2
  40a542:	4675      	movcs	r5, lr
  40a544:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40a548:	085b      	lsrs	r3, r3, #1
  40a54a:	ea4f 0232 	mov.w	r2, r2, rrx
  40a54e:	ebb6 0e02 	subs.w	lr, r6, r2
  40a552:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a556:	bf22      	ittt	cs
  40a558:	1ab6      	subcs	r6, r6, r2
  40a55a:	4675      	movcs	r5, lr
  40a55c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40a560:	085b      	lsrs	r3, r3, #1
  40a562:	ea4f 0232 	mov.w	r2, r2, rrx
  40a566:	ebb6 0e02 	subs.w	lr, r6, r2
  40a56a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40a56e:	bf22      	ittt	cs
  40a570:	1ab6      	subcs	r6, r6, r2
  40a572:	4675      	movcs	r5, lr
  40a574:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40a578:	ea55 0e06 	orrs.w	lr, r5, r6
  40a57c:	d018      	beq.n	40a5b0 <__aeabi_ddiv+0x114>
  40a57e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40a582:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40a586:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40a58a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40a58e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40a592:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40a596:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40a59a:	d1c0      	bne.n	40a51e <__aeabi_ddiv+0x82>
  40a59c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a5a0:	d10b      	bne.n	40a5ba <__aeabi_ddiv+0x11e>
  40a5a2:	ea41 0100 	orr.w	r1, r1, r0
  40a5a6:	f04f 0000 	mov.w	r0, #0
  40a5aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40a5ae:	e7b6      	b.n	40a51e <__aeabi_ddiv+0x82>
  40a5b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a5b4:	bf04      	itt	eq
  40a5b6:	4301      	orreq	r1, r0
  40a5b8:	2000      	moveq	r0, #0
  40a5ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40a5be:	bf88      	it	hi
  40a5c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40a5c4:	f63f aeaf 	bhi.w	40a326 <__aeabi_dmul+0xde>
  40a5c8:	ebb5 0c03 	subs.w	ip, r5, r3
  40a5cc:	bf04      	itt	eq
  40a5ce:	ebb6 0c02 	subseq.w	ip, r6, r2
  40a5d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40a5d6:	f150 0000 	adcs.w	r0, r0, #0
  40a5da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a5de:	bd70      	pop	{r4, r5, r6, pc}
  40a5e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40a5e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40a5e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40a5ec:	bfc2      	ittt	gt
  40a5ee:	ebd4 050c 	rsbsgt	r5, r4, ip
  40a5f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40a5f6:	bd70      	popgt	{r4, r5, r6, pc}
  40a5f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a5fc:	f04f 0e00 	mov.w	lr, #0
  40a600:	3c01      	subs	r4, #1
  40a602:	e690      	b.n	40a326 <__aeabi_dmul+0xde>
  40a604:	ea45 0e06 	orr.w	lr, r5, r6
  40a608:	e68d      	b.n	40a326 <__aeabi_dmul+0xde>
  40a60a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40a60e:	ea94 0f0c 	teq	r4, ip
  40a612:	bf08      	it	eq
  40a614:	ea95 0f0c 	teqeq	r5, ip
  40a618:	f43f af3b 	beq.w	40a492 <__aeabi_dmul+0x24a>
  40a61c:	ea94 0f0c 	teq	r4, ip
  40a620:	d10a      	bne.n	40a638 <__aeabi_ddiv+0x19c>
  40a622:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40a626:	f47f af34 	bne.w	40a492 <__aeabi_dmul+0x24a>
  40a62a:	ea95 0f0c 	teq	r5, ip
  40a62e:	f47f af25 	bne.w	40a47c <__aeabi_dmul+0x234>
  40a632:	4610      	mov	r0, r2
  40a634:	4619      	mov	r1, r3
  40a636:	e72c      	b.n	40a492 <__aeabi_dmul+0x24a>
  40a638:	ea95 0f0c 	teq	r5, ip
  40a63c:	d106      	bne.n	40a64c <__aeabi_ddiv+0x1b0>
  40a63e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40a642:	f43f aefd 	beq.w	40a440 <__aeabi_dmul+0x1f8>
  40a646:	4610      	mov	r0, r2
  40a648:	4619      	mov	r1, r3
  40a64a:	e722      	b.n	40a492 <__aeabi_dmul+0x24a>
  40a64c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a650:	bf18      	it	ne
  40a652:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a656:	f47f aec5 	bne.w	40a3e4 <__aeabi_dmul+0x19c>
  40a65a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40a65e:	f47f af0d 	bne.w	40a47c <__aeabi_dmul+0x234>
  40a662:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40a666:	f47f aeeb 	bne.w	40a440 <__aeabi_dmul+0x1f8>
  40a66a:	e712      	b.n	40a492 <__aeabi_dmul+0x24a>

0040a66c <__gedf2>:
  40a66c:	f04f 3cff 	mov.w	ip, #4294967295
  40a670:	e006      	b.n	40a680 <__cmpdf2+0x4>
  40a672:	bf00      	nop

0040a674 <__ledf2>:
  40a674:	f04f 0c01 	mov.w	ip, #1
  40a678:	e002      	b.n	40a680 <__cmpdf2+0x4>
  40a67a:	bf00      	nop

0040a67c <__cmpdf2>:
  40a67c:	f04f 0c01 	mov.w	ip, #1
  40a680:	f84d cd04 	str.w	ip, [sp, #-4]!
  40a684:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a688:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a68c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a690:	bf18      	it	ne
  40a692:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40a696:	d01b      	beq.n	40a6d0 <__cmpdf2+0x54>
  40a698:	b001      	add	sp, #4
  40a69a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40a69e:	bf0c      	ite	eq
  40a6a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40a6a4:	ea91 0f03 	teqne	r1, r3
  40a6a8:	bf02      	ittt	eq
  40a6aa:	ea90 0f02 	teqeq	r0, r2
  40a6ae:	2000      	moveq	r0, #0
  40a6b0:	4770      	bxeq	lr
  40a6b2:	f110 0f00 	cmn.w	r0, #0
  40a6b6:	ea91 0f03 	teq	r1, r3
  40a6ba:	bf58      	it	pl
  40a6bc:	4299      	cmppl	r1, r3
  40a6be:	bf08      	it	eq
  40a6c0:	4290      	cmpeq	r0, r2
  40a6c2:	bf2c      	ite	cs
  40a6c4:	17d8      	asrcs	r0, r3, #31
  40a6c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40a6ca:	f040 0001 	orr.w	r0, r0, #1
  40a6ce:	4770      	bx	lr
  40a6d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a6d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a6d8:	d102      	bne.n	40a6e0 <__cmpdf2+0x64>
  40a6da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a6de:	d107      	bne.n	40a6f0 <__cmpdf2+0x74>
  40a6e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a6e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a6e8:	d1d6      	bne.n	40a698 <__cmpdf2+0x1c>
  40a6ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a6ee:	d0d3      	beq.n	40a698 <__cmpdf2+0x1c>
  40a6f0:	f85d 0b04 	ldr.w	r0, [sp], #4
  40a6f4:	4770      	bx	lr
  40a6f6:	bf00      	nop

0040a6f8 <__aeabi_cdrcmple>:
  40a6f8:	4684      	mov	ip, r0
  40a6fa:	4610      	mov	r0, r2
  40a6fc:	4662      	mov	r2, ip
  40a6fe:	468c      	mov	ip, r1
  40a700:	4619      	mov	r1, r3
  40a702:	4663      	mov	r3, ip
  40a704:	e000      	b.n	40a708 <__aeabi_cdcmpeq>
  40a706:	bf00      	nop

0040a708 <__aeabi_cdcmpeq>:
  40a708:	b501      	push	{r0, lr}
  40a70a:	f7ff ffb7 	bl	40a67c <__cmpdf2>
  40a70e:	2800      	cmp	r0, #0
  40a710:	bf48      	it	mi
  40a712:	f110 0f00 	cmnmi.w	r0, #0
  40a716:	bd01      	pop	{r0, pc}

0040a718 <__aeabi_dcmpeq>:
  40a718:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a71c:	f7ff fff4 	bl	40a708 <__aeabi_cdcmpeq>
  40a720:	bf0c      	ite	eq
  40a722:	2001      	moveq	r0, #1
  40a724:	2000      	movne	r0, #0
  40a726:	f85d fb08 	ldr.w	pc, [sp], #8
  40a72a:	bf00      	nop

0040a72c <__aeabi_dcmplt>:
  40a72c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a730:	f7ff ffea 	bl	40a708 <__aeabi_cdcmpeq>
  40a734:	bf34      	ite	cc
  40a736:	2001      	movcc	r0, #1
  40a738:	2000      	movcs	r0, #0
  40a73a:	f85d fb08 	ldr.w	pc, [sp], #8
  40a73e:	bf00      	nop

0040a740 <__aeabi_dcmple>:
  40a740:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a744:	f7ff ffe0 	bl	40a708 <__aeabi_cdcmpeq>
  40a748:	bf94      	ite	ls
  40a74a:	2001      	movls	r0, #1
  40a74c:	2000      	movhi	r0, #0
  40a74e:	f85d fb08 	ldr.w	pc, [sp], #8
  40a752:	bf00      	nop

0040a754 <__aeabi_dcmpge>:
  40a754:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a758:	f7ff ffce 	bl	40a6f8 <__aeabi_cdrcmple>
  40a75c:	bf94      	ite	ls
  40a75e:	2001      	movls	r0, #1
  40a760:	2000      	movhi	r0, #0
  40a762:	f85d fb08 	ldr.w	pc, [sp], #8
  40a766:	bf00      	nop

0040a768 <__aeabi_dcmpgt>:
  40a768:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a76c:	f7ff ffc4 	bl	40a6f8 <__aeabi_cdrcmple>
  40a770:	bf34      	ite	cc
  40a772:	2001      	movcc	r0, #1
  40a774:	2000      	movcs	r0, #0
  40a776:	f85d fb08 	ldr.w	pc, [sp], #8
  40a77a:	bf00      	nop

0040a77c <__aeabi_dcmpun>:
  40a77c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a780:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a784:	d102      	bne.n	40a78c <__aeabi_dcmpun+0x10>
  40a786:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a78a:	d10a      	bne.n	40a7a2 <__aeabi_dcmpun+0x26>
  40a78c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a790:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a794:	d102      	bne.n	40a79c <__aeabi_dcmpun+0x20>
  40a796:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a79a:	d102      	bne.n	40a7a2 <__aeabi_dcmpun+0x26>
  40a79c:	f04f 0000 	mov.w	r0, #0
  40a7a0:	4770      	bx	lr
  40a7a2:	f04f 0001 	mov.w	r0, #1
  40a7a6:	4770      	bx	lr

0040a7a8 <__aeabi_d2iz>:
  40a7a8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a7ac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a7b0:	d215      	bcs.n	40a7de <__aeabi_d2iz+0x36>
  40a7b2:	d511      	bpl.n	40a7d8 <__aeabi_d2iz+0x30>
  40a7b4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a7b8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a7bc:	d912      	bls.n	40a7e4 <__aeabi_d2iz+0x3c>
  40a7be:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a7c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a7c6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a7ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a7ce:	fa23 f002 	lsr.w	r0, r3, r2
  40a7d2:	bf18      	it	ne
  40a7d4:	4240      	negne	r0, r0
  40a7d6:	4770      	bx	lr
  40a7d8:	f04f 0000 	mov.w	r0, #0
  40a7dc:	4770      	bx	lr
  40a7de:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a7e2:	d105      	bne.n	40a7f0 <__aeabi_d2iz+0x48>
  40a7e4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40a7e8:	bf08      	it	eq
  40a7ea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40a7ee:	4770      	bx	lr
  40a7f0:	f04f 0000 	mov.w	r0, #0
  40a7f4:	4770      	bx	lr
  40a7f6:	bf00      	nop

0040a7f8 <__aeabi_uldivmod>:
  40a7f8:	b953      	cbnz	r3, 40a810 <__aeabi_uldivmod+0x18>
  40a7fa:	b94a      	cbnz	r2, 40a810 <__aeabi_uldivmod+0x18>
  40a7fc:	2900      	cmp	r1, #0
  40a7fe:	bf08      	it	eq
  40a800:	2800      	cmpeq	r0, #0
  40a802:	bf1c      	itt	ne
  40a804:	f04f 31ff 	movne.w	r1, #4294967295
  40a808:	f04f 30ff 	movne.w	r0, #4294967295
  40a80c:	f000 b97a 	b.w	40ab04 <__aeabi_idiv0>
  40a810:	f1ad 0c08 	sub.w	ip, sp, #8
  40a814:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40a818:	f000 f806 	bl	40a828 <__udivmoddi4>
  40a81c:	f8dd e004 	ldr.w	lr, [sp, #4]
  40a820:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a824:	b004      	add	sp, #16
  40a826:	4770      	bx	lr

0040a828 <__udivmoddi4>:
  40a828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a82c:	468c      	mov	ip, r1
  40a82e:	460d      	mov	r5, r1
  40a830:	4604      	mov	r4, r0
  40a832:	9e08      	ldr	r6, [sp, #32]
  40a834:	2b00      	cmp	r3, #0
  40a836:	d151      	bne.n	40a8dc <__udivmoddi4+0xb4>
  40a838:	428a      	cmp	r2, r1
  40a83a:	4617      	mov	r7, r2
  40a83c:	d96d      	bls.n	40a91a <__udivmoddi4+0xf2>
  40a83e:	fab2 fe82 	clz	lr, r2
  40a842:	f1be 0f00 	cmp.w	lr, #0
  40a846:	d00b      	beq.n	40a860 <__udivmoddi4+0x38>
  40a848:	f1ce 0c20 	rsb	ip, lr, #32
  40a84c:	fa01 f50e 	lsl.w	r5, r1, lr
  40a850:	fa20 fc0c 	lsr.w	ip, r0, ip
  40a854:	fa02 f70e 	lsl.w	r7, r2, lr
  40a858:	ea4c 0c05 	orr.w	ip, ip, r5
  40a85c:	fa00 f40e 	lsl.w	r4, r0, lr
  40a860:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40a864:	0c25      	lsrs	r5, r4, #16
  40a866:	fbbc f8fa 	udiv	r8, ip, sl
  40a86a:	fa1f f987 	uxth.w	r9, r7
  40a86e:	fb0a cc18 	mls	ip, sl, r8, ip
  40a872:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40a876:	fb08 f309 	mul.w	r3, r8, r9
  40a87a:	42ab      	cmp	r3, r5
  40a87c:	d90a      	bls.n	40a894 <__udivmoddi4+0x6c>
  40a87e:	19ed      	adds	r5, r5, r7
  40a880:	f108 32ff 	add.w	r2, r8, #4294967295
  40a884:	f080 8123 	bcs.w	40aace <__udivmoddi4+0x2a6>
  40a888:	42ab      	cmp	r3, r5
  40a88a:	f240 8120 	bls.w	40aace <__udivmoddi4+0x2a6>
  40a88e:	f1a8 0802 	sub.w	r8, r8, #2
  40a892:	443d      	add	r5, r7
  40a894:	1aed      	subs	r5, r5, r3
  40a896:	b2a4      	uxth	r4, r4
  40a898:	fbb5 f0fa 	udiv	r0, r5, sl
  40a89c:	fb0a 5510 	mls	r5, sl, r0, r5
  40a8a0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40a8a4:	fb00 f909 	mul.w	r9, r0, r9
  40a8a8:	45a1      	cmp	r9, r4
  40a8aa:	d909      	bls.n	40a8c0 <__udivmoddi4+0x98>
  40a8ac:	19e4      	adds	r4, r4, r7
  40a8ae:	f100 33ff 	add.w	r3, r0, #4294967295
  40a8b2:	f080 810a 	bcs.w	40aaca <__udivmoddi4+0x2a2>
  40a8b6:	45a1      	cmp	r9, r4
  40a8b8:	f240 8107 	bls.w	40aaca <__udivmoddi4+0x2a2>
  40a8bc:	3802      	subs	r0, #2
  40a8be:	443c      	add	r4, r7
  40a8c0:	eba4 0409 	sub.w	r4, r4, r9
  40a8c4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40a8c8:	2100      	movs	r1, #0
  40a8ca:	2e00      	cmp	r6, #0
  40a8cc:	d061      	beq.n	40a992 <__udivmoddi4+0x16a>
  40a8ce:	fa24 f40e 	lsr.w	r4, r4, lr
  40a8d2:	2300      	movs	r3, #0
  40a8d4:	6034      	str	r4, [r6, #0]
  40a8d6:	6073      	str	r3, [r6, #4]
  40a8d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a8dc:	428b      	cmp	r3, r1
  40a8de:	d907      	bls.n	40a8f0 <__udivmoddi4+0xc8>
  40a8e0:	2e00      	cmp	r6, #0
  40a8e2:	d054      	beq.n	40a98e <__udivmoddi4+0x166>
  40a8e4:	2100      	movs	r1, #0
  40a8e6:	e886 0021 	stmia.w	r6, {r0, r5}
  40a8ea:	4608      	mov	r0, r1
  40a8ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a8f0:	fab3 f183 	clz	r1, r3
  40a8f4:	2900      	cmp	r1, #0
  40a8f6:	f040 808e 	bne.w	40aa16 <__udivmoddi4+0x1ee>
  40a8fa:	42ab      	cmp	r3, r5
  40a8fc:	d302      	bcc.n	40a904 <__udivmoddi4+0xdc>
  40a8fe:	4282      	cmp	r2, r0
  40a900:	f200 80fa 	bhi.w	40aaf8 <__udivmoddi4+0x2d0>
  40a904:	1a84      	subs	r4, r0, r2
  40a906:	eb65 0503 	sbc.w	r5, r5, r3
  40a90a:	2001      	movs	r0, #1
  40a90c:	46ac      	mov	ip, r5
  40a90e:	2e00      	cmp	r6, #0
  40a910:	d03f      	beq.n	40a992 <__udivmoddi4+0x16a>
  40a912:	e886 1010 	stmia.w	r6, {r4, ip}
  40a916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a91a:	b912      	cbnz	r2, 40a922 <__udivmoddi4+0xfa>
  40a91c:	2701      	movs	r7, #1
  40a91e:	fbb7 f7f2 	udiv	r7, r7, r2
  40a922:	fab7 fe87 	clz	lr, r7
  40a926:	f1be 0f00 	cmp.w	lr, #0
  40a92a:	d134      	bne.n	40a996 <__udivmoddi4+0x16e>
  40a92c:	1beb      	subs	r3, r5, r7
  40a92e:	0c3a      	lsrs	r2, r7, #16
  40a930:	fa1f fc87 	uxth.w	ip, r7
  40a934:	2101      	movs	r1, #1
  40a936:	fbb3 f8f2 	udiv	r8, r3, r2
  40a93a:	0c25      	lsrs	r5, r4, #16
  40a93c:	fb02 3318 	mls	r3, r2, r8, r3
  40a940:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40a944:	fb0c f308 	mul.w	r3, ip, r8
  40a948:	42ab      	cmp	r3, r5
  40a94a:	d907      	bls.n	40a95c <__udivmoddi4+0x134>
  40a94c:	19ed      	adds	r5, r5, r7
  40a94e:	f108 30ff 	add.w	r0, r8, #4294967295
  40a952:	d202      	bcs.n	40a95a <__udivmoddi4+0x132>
  40a954:	42ab      	cmp	r3, r5
  40a956:	f200 80d1 	bhi.w	40aafc <__udivmoddi4+0x2d4>
  40a95a:	4680      	mov	r8, r0
  40a95c:	1aed      	subs	r5, r5, r3
  40a95e:	b2a3      	uxth	r3, r4
  40a960:	fbb5 f0f2 	udiv	r0, r5, r2
  40a964:	fb02 5510 	mls	r5, r2, r0, r5
  40a968:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40a96c:	fb0c fc00 	mul.w	ip, ip, r0
  40a970:	45a4      	cmp	ip, r4
  40a972:	d907      	bls.n	40a984 <__udivmoddi4+0x15c>
  40a974:	19e4      	adds	r4, r4, r7
  40a976:	f100 33ff 	add.w	r3, r0, #4294967295
  40a97a:	d202      	bcs.n	40a982 <__udivmoddi4+0x15a>
  40a97c:	45a4      	cmp	ip, r4
  40a97e:	f200 80b8 	bhi.w	40aaf2 <__udivmoddi4+0x2ca>
  40a982:	4618      	mov	r0, r3
  40a984:	eba4 040c 	sub.w	r4, r4, ip
  40a988:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40a98c:	e79d      	b.n	40a8ca <__udivmoddi4+0xa2>
  40a98e:	4631      	mov	r1, r6
  40a990:	4630      	mov	r0, r6
  40a992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a996:	f1ce 0420 	rsb	r4, lr, #32
  40a99a:	fa05 f30e 	lsl.w	r3, r5, lr
  40a99e:	fa07 f70e 	lsl.w	r7, r7, lr
  40a9a2:	fa20 f804 	lsr.w	r8, r0, r4
  40a9a6:	0c3a      	lsrs	r2, r7, #16
  40a9a8:	fa25 f404 	lsr.w	r4, r5, r4
  40a9ac:	ea48 0803 	orr.w	r8, r8, r3
  40a9b0:	fbb4 f1f2 	udiv	r1, r4, r2
  40a9b4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40a9b8:	fb02 4411 	mls	r4, r2, r1, r4
  40a9bc:	fa1f fc87 	uxth.w	ip, r7
  40a9c0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40a9c4:	fb01 f30c 	mul.w	r3, r1, ip
  40a9c8:	42ab      	cmp	r3, r5
  40a9ca:	fa00 f40e 	lsl.w	r4, r0, lr
  40a9ce:	d909      	bls.n	40a9e4 <__udivmoddi4+0x1bc>
  40a9d0:	19ed      	adds	r5, r5, r7
  40a9d2:	f101 30ff 	add.w	r0, r1, #4294967295
  40a9d6:	f080 808a 	bcs.w	40aaee <__udivmoddi4+0x2c6>
  40a9da:	42ab      	cmp	r3, r5
  40a9dc:	f240 8087 	bls.w	40aaee <__udivmoddi4+0x2c6>
  40a9e0:	3902      	subs	r1, #2
  40a9e2:	443d      	add	r5, r7
  40a9e4:	1aeb      	subs	r3, r5, r3
  40a9e6:	fa1f f588 	uxth.w	r5, r8
  40a9ea:	fbb3 f0f2 	udiv	r0, r3, r2
  40a9ee:	fb02 3310 	mls	r3, r2, r0, r3
  40a9f2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40a9f6:	fb00 f30c 	mul.w	r3, r0, ip
  40a9fa:	42ab      	cmp	r3, r5
  40a9fc:	d907      	bls.n	40aa0e <__udivmoddi4+0x1e6>
  40a9fe:	19ed      	adds	r5, r5, r7
  40aa00:	f100 38ff 	add.w	r8, r0, #4294967295
  40aa04:	d26f      	bcs.n	40aae6 <__udivmoddi4+0x2be>
  40aa06:	42ab      	cmp	r3, r5
  40aa08:	d96d      	bls.n	40aae6 <__udivmoddi4+0x2be>
  40aa0a:	3802      	subs	r0, #2
  40aa0c:	443d      	add	r5, r7
  40aa0e:	1aeb      	subs	r3, r5, r3
  40aa10:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40aa14:	e78f      	b.n	40a936 <__udivmoddi4+0x10e>
  40aa16:	f1c1 0720 	rsb	r7, r1, #32
  40aa1a:	fa22 f807 	lsr.w	r8, r2, r7
  40aa1e:	408b      	lsls	r3, r1
  40aa20:	fa05 f401 	lsl.w	r4, r5, r1
  40aa24:	ea48 0303 	orr.w	r3, r8, r3
  40aa28:	fa20 fe07 	lsr.w	lr, r0, r7
  40aa2c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40aa30:	40fd      	lsrs	r5, r7
  40aa32:	ea4e 0e04 	orr.w	lr, lr, r4
  40aa36:	fbb5 f9fc 	udiv	r9, r5, ip
  40aa3a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40aa3e:	fb0c 5519 	mls	r5, ip, r9, r5
  40aa42:	fa1f f883 	uxth.w	r8, r3
  40aa46:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40aa4a:	fb09 f408 	mul.w	r4, r9, r8
  40aa4e:	42ac      	cmp	r4, r5
  40aa50:	fa02 f201 	lsl.w	r2, r2, r1
  40aa54:	fa00 fa01 	lsl.w	sl, r0, r1
  40aa58:	d908      	bls.n	40aa6c <__udivmoddi4+0x244>
  40aa5a:	18ed      	adds	r5, r5, r3
  40aa5c:	f109 30ff 	add.w	r0, r9, #4294967295
  40aa60:	d243      	bcs.n	40aaea <__udivmoddi4+0x2c2>
  40aa62:	42ac      	cmp	r4, r5
  40aa64:	d941      	bls.n	40aaea <__udivmoddi4+0x2c2>
  40aa66:	f1a9 0902 	sub.w	r9, r9, #2
  40aa6a:	441d      	add	r5, r3
  40aa6c:	1b2d      	subs	r5, r5, r4
  40aa6e:	fa1f fe8e 	uxth.w	lr, lr
  40aa72:	fbb5 f0fc 	udiv	r0, r5, ip
  40aa76:	fb0c 5510 	mls	r5, ip, r0, r5
  40aa7a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40aa7e:	fb00 f808 	mul.w	r8, r0, r8
  40aa82:	45a0      	cmp	r8, r4
  40aa84:	d907      	bls.n	40aa96 <__udivmoddi4+0x26e>
  40aa86:	18e4      	adds	r4, r4, r3
  40aa88:	f100 35ff 	add.w	r5, r0, #4294967295
  40aa8c:	d229      	bcs.n	40aae2 <__udivmoddi4+0x2ba>
  40aa8e:	45a0      	cmp	r8, r4
  40aa90:	d927      	bls.n	40aae2 <__udivmoddi4+0x2ba>
  40aa92:	3802      	subs	r0, #2
  40aa94:	441c      	add	r4, r3
  40aa96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40aa9a:	eba4 0408 	sub.w	r4, r4, r8
  40aa9e:	fba0 8902 	umull	r8, r9, r0, r2
  40aaa2:	454c      	cmp	r4, r9
  40aaa4:	46c6      	mov	lr, r8
  40aaa6:	464d      	mov	r5, r9
  40aaa8:	d315      	bcc.n	40aad6 <__udivmoddi4+0x2ae>
  40aaaa:	d012      	beq.n	40aad2 <__udivmoddi4+0x2aa>
  40aaac:	b156      	cbz	r6, 40aac4 <__udivmoddi4+0x29c>
  40aaae:	ebba 030e 	subs.w	r3, sl, lr
  40aab2:	eb64 0405 	sbc.w	r4, r4, r5
  40aab6:	fa04 f707 	lsl.w	r7, r4, r7
  40aaba:	40cb      	lsrs	r3, r1
  40aabc:	431f      	orrs	r7, r3
  40aabe:	40cc      	lsrs	r4, r1
  40aac0:	6037      	str	r7, [r6, #0]
  40aac2:	6074      	str	r4, [r6, #4]
  40aac4:	2100      	movs	r1, #0
  40aac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40aaca:	4618      	mov	r0, r3
  40aacc:	e6f8      	b.n	40a8c0 <__udivmoddi4+0x98>
  40aace:	4690      	mov	r8, r2
  40aad0:	e6e0      	b.n	40a894 <__udivmoddi4+0x6c>
  40aad2:	45c2      	cmp	sl, r8
  40aad4:	d2ea      	bcs.n	40aaac <__udivmoddi4+0x284>
  40aad6:	ebb8 0e02 	subs.w	lr, r8, r2
  40aada:	eb69 0503 	sbc.w	r5, r9, r3
  40aade:	3801      	subs	r0, #1
  40aae0:	e7e4      	b.n	40aaac <__udivmoddi4+0x284>
  40aae2:	4628      	mov	r0, r5
  40aae4:	e7d7      	b.n	40aa96 <__udivmoddi4+0x26e>
  40aae6:	4640      	mov	r0, r8
  40aae8:	e791      	b.n	40aa0e <__udivmoddi4+0x1e6>
  40aaea:	4681      	mov	r9, r0
  40aaec:	e7be      	b.n	40aa6c <__udivmoddi4+0x244>
  40aaee:	4601      	mov	r1, r0
  40aaf0:	e778      	b.n	40a9e4 <__udivmoddi4+0x1bc>
  40aaf2:	3802      	subs	r0, #2
  40aaf4:	443c      	add	r4, r7
  40aaf6:	e745      	b.n	40a984 <__udivmoddi4+0x15c>
  40aaf8:	4608      	mov	r0, r1
  40aafa:	e708      	b.n	40a90e <__udivmoddi4+0xe6>
  40aafc:	f1a8 0802 	sub.w	r8, r8, #2
  40ab00:	443d      	add	r5, r7
  40ab02:	e72b      	b.n	40a95c <__udivmoddi4+0x134>

0040ab04 <__aeabi_idiv0>:
  40ab04:	4770      	bx	lr
  40ab06:	bf00      	nop
  40ab08:	0a05000d 	.word	0x0a05000d
  40ab0c:	0000004b 	.word	0x0000004b
  40ab10:	00001932 	.word	0x00001932
  40ab14:	0e00008b 	.word	0x0e00008b
  40ab18:	32800008 	.word	0x32800008
  40ab1c:	030a0205 	.word	0x030a0205
  40ab20:	0f022003 	.word	0x0f022003
  40ab24:	00000a0f 	.word	0x00000a0f
  40ab28:	18180000 	.word	0x18180000
  40ab2c:	00002020 	.word	0x00002020
  40ab30:	0a000000 	.word	0x0a000000
  40ab34:	02020000 	.word	0x02020000
  40ab38:	18180000 	.word	0x18180000
  40ab3c:	00030000 	.word	0x00030000
  40ab40:	00000000 	.word	0x00000000
  40ab44:	18010002 	.word	0x18010002
  40ab48:	1e1e1e1e 	.word	0x1e1e1e1e
  40ab4c:	1e1e1e1e 	.word	0x1e1e1e1e
  40ab50:	1e1e1e1e 	.word	0x1e1e1e1e
  40ab54:	00001e1e 	.word	0x00001e1e
	...
  40ab68:	454c4449 	.word	0x454c4449
  40ab6c:	00000000 	.word	0x00000000
  40ab70:	51726d54 	.word	0x51726d54
  40ab74:	00000000 	.word	0x00000000
  40ab78:	20726d54 	.word	0x20726d54
  40ab7c:	00637653 	.word	0x00637653
  40ab80:	000a6425 	.word	0x000a6425

0040ab84 <arial_72>:
  40ab84:	0000000a 0040ac30 00003930              ....0.@.09..

0040ab90 <arial_72_0x30>:
  40ab90:	0040ac80 00000028 00000054 00000008     ..@.(...T.......

0040aba0 <arial_72_0x31>:
  40aba0:	0040d3e0 00000028 00000054 00000008     ..@.(...T.......

0040abb0 <arial_72_0x32>:
  40abb0:	0040fb40 00000028 00000054 00000008     @.@.(...T.......

0040abc0 <arial_72_0x33>:
  40abc0:	004122a0 00000028 00000054 00000008     ."A.(...T.......

0040abd0 <arial_72_0x34>:
  40abd0:	00414a00 00000028 00000054 00000008     .JA.(...T.......

0040abe0 <arial_72_0x35>:
  40abe0:	00417160 00000028 00000054 00000008     `qA.(...T.......

0040abf0 <arial_72_0x36>:
  40abf0:	004198c0 00000028 00000054 00000008     ..A.(...T.......

0040ac00 <arial_72_0x37>:
  40ac00:	0041c020 00000028 00000054 00000008      .A.(...T.......

0040ac10 <arial_72_0x38>:
  40ac10:	0041e780 00000028 00000054 00000008     ..A.(...T.......

0040ac20 <arial_72_0x39>:
  40ac20:	00420ee0 00000028 00000054 00000008     ..B.(...T.......

0040ac30 <arial_72_array>:
  40ac30:	00000030 0040ab90 00000031 0040aba0     0.....@.1.....@.
  40ac40:	00000032 0040abb0 00000033 0040abc0     2.....@.3.....@.
  40ac50:	00000034 0040abd0 00000035 0040abe0     4.....@.5.....@.
  40ac60:	00000036 0040abf0 00000037 0040ac00     6.....@.7.....@.
  40ac70:	00000038 0040ac10 00000039 0040ac20     8.....@.9... .@.

0040ac80 <image_data_arial_72_0x30>:
  40ac80:	ffffffff ffffffff ffffffff ffffffff     ................
  40ac90:	ffffffff ffffffff ffffffff ffffffff     ................
  40aca0:	ffffffff ffffffff ffffffff ffffffff     ................
  40acb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40acc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40acd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ace0:	ffffffff ffffffff ffffffff ffffffff     ................
  40acf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ad00:	ffffffff ffffffff ffffffff ffffffff     ................
  40ad10:	ffffffff ffffffff ffffffff ffffffff     ................
  40ad20:	ffffffff ffffffff ffffffff ffffffff     ................
  40ad30:	ffffffff ffffffff ffffffff ffffffff     ................
  40ad40:	ffffffff ffffffff ffffffff ffffffff     ................
  40ad50:	ffffffff ffffffff ffffffff ffffffff     ................
  40ad60:	ffffffff ffffffff ffffffff ffffffff     ................
  40ad70:	ffffffff ffffffff ffffffff ffffffff     ................
  40ad80:	ffffffff ffffffff ffffffff ffffffff     ................
  40ad90:	ffffffff ffffffff ffffffff ffffffff     ................
  40ada0:	ffffffff ffffffff ffffffff ffffffff     ................
  40adb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40adc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40add0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ade0:	ffffffff ffffffff ffffffff ffffffff     ................
  40adf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ae00:	ffffffff ffffffff ffffffff ffffffff     ................
  40ae10:	ffffffff ffffffff ffffffff ffffffff     ................
  40ae20:	ffffffff ffffffff ffffffff ffffffff     ................
  40ae30:	ffffffff ffffffff ffffffff ffffffff     ................
  40ae40:	ffffffff ffffffff ffffffff ffffffff     ................
  40ae50:	ffffffff ffffffff ffffffff ffffffff     ................
  40ae60:	ffffffff ffffffff ffffffff ffffffff     ................
  40ae70:	ffffffff ffffffff ffffffff ffffffff     ................
  40ae80:	ffffffff ffffffff ffffffff ffffffff     ................
  40ae90:	ffffffff ffffffff ffffffff ffffffff     ................
  40aea0:	ffffffff ffffffff ffffffff ffffffff     ................
  40aeb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40aec0:	ffffffff ffffffff ffffffff ffffffff     ................
  40aed0:	ffffffff ffffffff ffffffff ffffffff     ................
  40aee0:	ffffffff ffffffff ffffffff ffffffff     ................
  40aef0:	ffffffff ffffffff ffffffff ffffffff     ................
  40af00:	ffffffff ffffffff ffffffff ffffffff     ................
  40af10:	ffffffff ffffffff ffffffff ffffffff     ................
  40af20:	ffffffff ffffffff ffffffff ffffffff     ................
  40af30:	ffffffff ffffffff ffffffff ffffffff     ................
  40af40:	ffffffff ffffffff ffffffff ffffffff     ................
  40af50:	ffffffff ffffffff ffffffff ffffffff     ................
  40af60:	ffffffff ffffffff ffffffff ffffffff     ................
  40af70:	ffffffff ffffffff ffffffff ffffffff     ................
  40af80:	ffffffff ffffffff ffffffff ffffffff     ................
  40af90:	ffffffff ffffffff ffffffff ffffffff     ................
  40afa0:	ffffffff ffffffff ffffffff ffffffff     ................
  40afb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40afc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40afd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40afe0:	ffffffff ffffffff ffffffff ffffffff     ................
  40aff0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b000:	ffffffff ffffffff ffffffff ffffffff     ................
  40b010:	ffffffff ffffffff ffffffff ffffffff     ................
  40b020:	ffffffff ffffffff ffffffff ffffffff     ................
  40b030:	ffffffff ffffffff ffffffff ffffffff     ................
  40b040:	ffffffff ffffffff ffffffff ffffffff     ................
  40b050:	ffffffff ffffffff ffffffff ffffffff     ................
  40b060:	ffffffff ffffffff ffffffff ffffffff     ................
  40b070:	ffffffff ffffffff ffffffff ffffffff     ................
  40b080:	ffffffff ffffffff ffffffff ffffffff     ................
  40b090:	ffffffff ffffffff ffffffff ffffffff     ................
  40b0a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b0b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b0c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b0d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b0e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b0f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b100:	ffffffff ffffffff ffffffff ffffffff     ................
  40b110:	ffffffff ffffffff ffffffff ffffffff     ................
  40b120:	ffffffff ffffffff ffffffff ffffffff     ................
  40b130:	ffffffff ffffffff ffffffff ffffffff     ................
  40b140:	ffffffff ffffffff ffffffff ffffffff     ................
  40b150:	ffffffff ffffffff ffffffff ffffffff     ................
  40b160:	ffffffff ffffffff ffffffff ffffffff     ................
  40b170:	ffffffff ffffffff ffffffff ffffffff     ................
  40b180:	ffffffff ffffffff ffffffff ffffffff     ................
  40b190:	ffffffff ffffffff ffffffff ffffffff     ................
  40b1a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b1b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b1c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b1d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b1e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b1f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b200:	ffffffff ffffffff ffffffff ffffffff     ................
  40b210:	ffffffff ffffffff ffffffff ffffffff     ................
  40b220:	ffffffff ffffffff ffffffff ffffffff     ................
  40b230:	ffffffff ffffffff ffffffff ffffffff     ................
  40b240:	ffffffff ffffffff ffffffff ffffffff     ................
  40b250:	ffffffff ffffffff ffffffff ffffffff     ................
  40b260:	ffffffff ffffffff ffffffff ffffffff     ................
  40b270:	ffffffff ffffffff ffffffff ffffffff     ................
  40b280:	ffffffff ffffffff ffffffff ffffffff     ................
  40b290:	ffffffff ffffffff ffffffff ffffffff     ................
  40b2a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b2b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b2c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b2d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b2e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b2f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b300:	ffffffff ffffffff ffffffff ffffffff     ................
  40b310:	ffffffff ffffffff ffffffff ffffffff     ................
  40b320:	ffffffff ffffffff ffffffff ffffffff     ................
  40b330:	ffffffff ffffffff ffffffff ffffffff     ................
  40b340:	ffffffff ffffffff ffffffff ffffffff     ................
  40b350:	ffffffff ffffffff ffffffff ffffffff     ................
  40b360:	ffffffff ffffffff ffffffff ffffffff     ................
  40b370:	ffffffff ffffffff ffffffff ffffffff     ................
  40b380:	ffffffff ffffffff ffffffff ffffffff     ................
  40b390:	ffffffff ffffffff ffffffff ffffffff     ................
  40b3a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b3b0:	ffffffff ffffffff ffffffff 00ff0000     ................
  40b3c0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  40b3d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b3e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b3f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b400:	ffffffff ffffffff ffffffff ffffffff     ................
  40b410:	ffffffff ffffffff ffffffff ffffffff     ................
  40b420:	ffffffff ffffffff 00ff0000 0000ff00     ................
  40b430:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40b440:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  40b450:	ffffffff ffffffff ffffffff ffffffff     ................
  40b460:	ffffffff ffffffff ffffffff ffffffff     ................
  40b470:	ffffffff ffffffff ffffffff ffffffff     ................
  40b480:	ffffffff ffffffff ffffffff ffffffff     ................
  40b490:	ffffffff ffffffff ffffffff ff0000ff     ................
  40b4a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40b4b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40b4c0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40b4d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b4e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b4f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b500:	ffffffff ffffffff ffffffff 00ffffff     ................
  40b510:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40b520:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40b530:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40b540:	0000ff00 ff0000ff ffffffff ffffffff     ................
  40b550:	ffffffff ffffffff ffffffff ffffffff     ................
  40b560:	ffffffff ffffffff ffffffff ffffffff     ................
  40b570:	ffffffff ffffffff ffffffff ffffffff     ................
  40b580:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  40b590:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40b5a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40b5b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40b5c0:	ffff0000 ffffffff ffffffff ffffffff     ................
  40b5d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b5e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b5f0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  40b600:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40b610:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40b620:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40b630:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  40b640:	ffffffff ffffffff ffffffff ffffffff     ................
  40b650:	ffffffff ffffffff ffffffff ffffffff     ................
  40b660:	ffffffff ffffffff ffffffff 0000ffff     ................
  40b670:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40b680:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40b690:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40b6a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40b6b0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  40b6c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b6d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b6e0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  40b6f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40b700:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40b710:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40b720:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40b730:	ff0000ff ffffffff ffffffff ffffffff     ................
  40b740:	ffffffff ffffffff ffffffff ffffffff     ................
  40b750:	ffffffff ffffffff 00ffffff 0000ff00     ................
  40b760:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40b770:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40b780:	ffffff00 ff0000ff 00ff0000 0000ff00     ................
  40b790:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40b7a0:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  40b7b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b7c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b7d0:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  40b7e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40b7f0:	ff0000ff ffffffff ffffffff ffffffff     ................
  40b800:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  40b810:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40b820:	ff0000ff ffff0000 ffffffff ffffffff     ................
  40b830:	ffffffff ffffffff ffffffff ffffffff     ................
  40b840:	ffffffff ffffffff 00ff0000 0000ff00     ................
  40b850:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40b860:	00ff0000 0000ff00 ffffffff ffffffff     ................
  40b870:	ffffffff ffffffff ffffffff ffffffff     ................
  40b880:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40b890:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  40b8a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b8b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b8c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40b8d0:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  40b8e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b8f0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  40b900:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40b910:	ff0000ff ffff0000 ffffffff ffffffff     ................
  40b920:	ffffffff ffffffff ffffffff ffffffff     ................
  40b930:	ffffffff ffffffff 00ff0000 0000ff00     ................
  40b940:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40b950:	00ff0000 ffffff00 ffffffff ffffffff     ................
  40b960:	ffffffff ffffffff ffffffff ffffffff     ................
  40b970:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  40b980:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40b990:	ffffff00 ffffffff ffffffff ffffffff     ................
  40b9a0:	ffffffff ffffffff ffffffff ff0000ff     ................
  40b9b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40b9c0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  40b9d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40b9e0:	ffffffff ffffffff ffffffff 00ff0000     ................
  40b9f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40ba00:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  40ba10:	ffffffff ffffffff ffffffff ffffffff     ................
  40ba20:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  40ba30:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40ba40:	ffff0000 ffffffff ffffffff ffffffff     ................
  40ba50:	ffffffff ffffffff ffffffff ffffffff     ................
  40ba60:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  40ba70:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40ba80:	ffffff00 ffffffff ffffffff ffffffff     ................
  40ba90:	ffffffff ffffffff ffffffff ff0000ff     ................
  40baa0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40bab0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  40bac0:	ffffffff ffffffff ffffffff ffffffff     ................
  40bad0:	ffffffff ffffffff ffffffff 00ffffff     ................
  40bae0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40baf0:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  40bb00:	ffffffff ffffffff ffffffff ffffffff     ................
  40bb10:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  40bb20:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40bb30:	ffff0000 ffffffff ffffffff ffffffff     ................
  40bb40:	ffffffff ffffffff ffffffff ffffffff     ................
  40bb50:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40bb60:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40bb70:	0000ff00 ffffffff ffffffff ffffffff     ................
  40bb80:	ffffffff ffffffff ffffffff ff0000ff     ................
  40bb90:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40bba0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  40bbb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40bbc0:	ffffffff ffffffff ffffffff 00ffffff     ................
  40bbd0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40bbe0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40bbf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40bc00:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  40bc10:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40bc20:	ffff0000 ffffffff ffffffff ffffffff     ................
  40bc30:	ffffffff ffffffff ffffffff ffffffff     ................
  40bc40:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40bc50:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40bc60:	0000ff00 ffffffff ffffffff ffffffff     ................
  40bc70:	ffffffff ffffffff 0000ffff ff0000ff     ................
  40bc80:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40bc90:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  40bca0:	ffffffff ffffffff ffffffff ffffffff     ................
  40bcb0:	ffffffff ffffffff ffffffff 00ffffff     ................
  40bcc0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40bcd0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40bce0:	ffffffff ffffffff ffffffff ffffffff     ................
  40bcf0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  40bd00:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40bd10:	ffff0000 ffffffff ffffffff ffffffff     ................
  40bd20:	ffffffff ffffffff ffffffff ffffffff     ................
  40bd30:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40bd40:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40bd50:	0000ff00 ffffffff ffffffff ffffffff     ................
  40bd60:	ffffffff ffffffff 0000ffff ff0000ff     ................
  40bd70:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40bd80:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  40bd90:	ffffffff ffffffff ffffffff ffffffff     ................
  40bda0:	ffffffff ffffffff ffffffff 00ffffff     ................
  40bdb0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40bdc0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40bdd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40bde0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  40bdf0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40be00:	ffffffff ffffffff ffffffff ffffffff     ................
  40be10:	ffffffff ffffffff ffffffff ffffffff     ................
  40be20:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40be30:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40be40:	0000ff00 ffffffff ffffffff ffffffff     ................
  40be50:	ffffffff ffffffff 0000ffff ff0000ff     ................
  40be60:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40be70:	0000ff00 ff0000ff ffffffff ffffffff     ................
  40be80:	ffffffff ffffffff ffffffff ffffffff     ................
  40be90:	ffffffff ffffffff ffffffff 00ffffff     ................
  40bea0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40beb0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40bec0:	ffffffff ffffffff ffffffff ffffffff     ................
  40bed0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  40bee0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40bef0:	ffffffff ffffffff ffffffff ffffffff     ................
  40bf00:	ffffffff ffffffff ffffffff ffffffff     ................
  40bf10:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40bf20:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40bf30:	0000ff00 ffffffff ffffffff ffffffff     ................
  40bf40:	ffffffff ffffffff 0000ffff ff0000ff     ................
  40bf50:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40bf60:	0000ff00 ff0000ff ffffffff ffffffff     ................
  40bf70:	ffffffff ffffffff ffffffff ffffffff     ................
  40bf80:	ffffffff ffffffff ffffffff 00ffffff     ................
  40bf90:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40bfa0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40bfb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40bfc0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  40bfd0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40bfe0:	ffffffff ffffffff ffffffff ffffffff     ................
  40bff0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c000:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40c010:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c020:	0000ff00 ffffffff ffffffff ffffffff     ................
  40c030:	ffffffff ffffffff 0000ffff ff0000ff     ................
  40c040:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c050:	0000ff00 ff0000ff ffffffff ffffffff     ................
  40c060:	ffffffff ffffffff ffffffff ffffffff     ................
  40c070:	ffffffff ffffffff ffffffff 00ffffff     ................
  40c080:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c090:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40c0a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c0b0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  40c0c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c0d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c0e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c0f0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40c100:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c110:	0000ff00 ffffffff ffffffff ffffffff     ................
  40c120:	ffffffff ffffffff 0000ffff ff0000ff     ................
  40c130:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c140:	0000ff00 ff0000ff ffffffff ffffffff     ................
  40c150:	ffffffff ffffffff ffffffff ffffffff     ................
  40c160:	ffffffff ffffffff ffffffff 00ffffff     ................
  40c170:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c180:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40c190:	ffffffff ffffffff ffffffff ffffffff     ................
  40c1a0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  40c1b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c1c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c1d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c1e0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40c1f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c200:	0000ff00 ffffffff ffffffff ffffffff     ................
  40c210:	ffffffff ffffffff 0000ffff ff0000ff     ................
  40c220:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c230:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  40c240:	ffffffff ffffffff ffffffff ffffffff     ................
  40c250:	ffffffff ffffffff ffffffff 00ffffff     ................
  40c260:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c270:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40c280:	ffffffff ffffffff ffffffff ffffffff     ................
  40c290:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  40c2a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c2b0:	ffff0000 ffffffff ffffffff ffffffff     ................
  40c2c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c2d0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40c2e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c2f0:	0000ff00 ffffffff ffffffff ffffffff     ................
  40c300:	ffffffff ffffffff 0000ffff ff0000ff     ................
  40c310:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c320:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  40c330:	ffffffff ffffffff ffffffff ffffffff     ................
  40c340:	ffffffff ffffffff ffffffff 00ffffff     ................
  40c350:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c360:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40c370:	ffffffff ffffffff ffffffff ffffffff     ................
  40c380:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  40c390:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c3a0:	ffff0000 ffffffff ffffffff ffffffff     ................
  40c3b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c3c0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40c3d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c3e0:	0000ff00 ffffffff ffffffff ffffffff     ................
  40c3f0:	ffffffff ffffffff ffffffff ff0000ff     ................
  40c400:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c410:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  40c420:	ffffffff ffffffff ffffffff ffffffff     ................
  40c430:	ffffffff ffffffff ffffffff 00ffffff     ................
  40c440:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c450:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40c460:	ffffffff ffffffff ffffffff ffffffff     ................
  40c470:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  40c480:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c490:	ffff0000 ffffffff ffffffff ffffffff     ................
  40c4a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c4b0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40c4c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c4d0:	0000ff00 ffffffff ffffffff ffffffff     ................
  40c4e0:	ffffffff ffffffff ffffffff ff0000ff     ................
  40c4f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c500:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  40c510:	ffffffff ffffffff ffffffff ffffffff     ................
  40c520:	ffffffff ffffffff ffffffff 00ffffff     ................
  40c530:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c540:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40c550:	ffffffff ffffffff ffffffff ffffffff     ................
  40c560:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  40c570:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c580:	ffff0000 ffffffff ffffffff ffffffff     ................
  40c590:	ffffffff ffffffff ffffffff ffffffff     ................
  40c5a0:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  40c5b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c5c0:	ffffff00 ffffffff ffffffff ffffffff     ................
  40c5d0:	ffffffff ffffffff ffffffff ff0000ff     ................
  40c5e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c5f0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  40c600:	ffffffff ffffffff ffffffff ffffffff     ................
  40c610:	ffffffff ffffffff ffffffff 00ff0000     ................
  40c620:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c630:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  40c640:	ffffffff ffffffff ffffffff ffffffff     ................
  40c650:	ffffffff ffffffff 00ff0000 0000ff00     ................
  40c660:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c670:	00ff0000 ffffff00 ffffffff ffffffff     ................
  40c680:	ffffffff ffffffff ffffffff ffffffff     ................
  40c690:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  40c6a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c6b0:	ffffff00 ffffffff ffffffff ffffffff     ................
  40c6c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c6d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c6e0:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  40c6f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c700:	ffffffff ffffffff ff0000ff 00ff0000     ................
  40c710:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c720:	ff0000ff ffff0000 ffffffff ffffffff     ................
  40c730:	ffffffff ffffffff ffffffff ffffffff     ................
  40c740:	ffffffff ffffffff 00ff0000 0000ff00     ................
  40c750:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c760:	00ff0000 0000ff00 ffffffff ffffffff     ................
  40c770:	ffffffff ffffffff ffffffff ffffffff     ................
  40c780:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c790:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  40c7a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c7b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c7c0:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  40c7d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c7e0:	ff0000ff ffffffff ffffffff ffffffff     ................
  40c7f0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  40c800:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c810:	ff0000ff ffff0000 ffffffff ffffffff     ................
  40c820:	ffffffff ffffffff ffffffff ffffffff     ................
  40c830:	ffffffff ffffffff 00ffffff 0000ff00     ................
  40c840:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c850:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c860:	ffffff00 ffffffff 00ff0000 0000ff00     ................
  40c870:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c880:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  40c890:	ffffffff ffffffff ffffffff ffffffff     ................
  40c8a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40c8b0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  40c8c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c8d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c8e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c8f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c900:	ff0000ff ffffffff ffffffff ffffffff     ................
  40c910:	ffffffff ffffffff ffffffff ffffffff     ................
  40c920:	ffffffff ffffffff ffffffff 0000ffff     ................
  40c930:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c940:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c950:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c960:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c970:	00ff0000 0000ff00 ffffffff ffffffff     ................
  40c980:	ffffffff ffffffff ffffffff ffffffff     ................
  40c990:	ffffffff ffffffff ffffffff ffffffff     ................
  40c9a0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  40c9b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c9c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40c9d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40c9e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40c9f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ca00:	ffffffff ffffffff ffffffff ffffffff     ................
  40ca10:	ffffffff ffffffff ffffffff ffffffff     ................
  40ca20:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  40ca30:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40ca40:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40ca50:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40ca60:	00ff0000 ffffff00 ffffffff ffffffff     ................
  40ca70:	ffffffff ffffffff ffffffff ffffffff     ................
  40ca80:	ffffffff ffffffff ffffffff ffffffff     ................
  40ca90:	ffffffff ffffffff ffffffff 00ffffff     ................
  40caa0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40cab0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40cac0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40cad0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  40cae0:	ffffffff ffffffff ffffffff ffffffff     ................
  40caf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cb00:	ffffffff ffffffff ffffffff ffffffff     ................
  40cb10:	ffffffff ffffffff 0000ffff ff0000ff     ................
  40cb20:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40cb30:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40cb40:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40cb50:	ffffffff ffffffff ffffffff ffffffff     ................
  40cb60:	ffffffff ffffffff ffffffff ffffffff     ................
  40cb70:	ffffffff ffffffff ffffffff ffffffff     ................
  40cb80:	ffffffff ffffffff ffffffff ffffffff     ................
  40cb90:	ffffffff ffffffff 00ff0000 0000ff00     ................
  40cba0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40cbb0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40cbc0:	ffffff00 ffffffff ffffffff ffffffff     ................
  40cbd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cbe0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cbf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cc00:	ffffffff ffffffff ffffffff ffffffff     ................
  40cc10:	ffffffff ffffffff ff0000ff 00ff0000     ................
  40cc20:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  40cc30:	ffffffff ffffffff ffffffff ffffffff     ................
  40cc40:	ffffffff ffffffff ffffffff ffffffff     ................
  40cc50:	ffffffff ffffffff ffffffff ffffffff     ................
  40cc60:	ffffffff ffffffff ffffffff ffffffff     ................
  40cc70:	ffffffff ffffffff ffffffff ffffffff     ................
  40cc80:	ffffffff ffffffff ffffffff ffffffff     ................
  40cc90:	ffffffff ffffffff ffffffff ffffffff     ................
  40cca0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ccb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ccc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ccd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cce0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ccf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cd00:	ffffffff ffffffff ffffffff ffffffff     ................
  40cd10:	ffffffff ffffffff ffffffff ffffffff     ................
  40cd20:	ffffffff ffffffff ffffffff ffffffff     ................
  40cd30:	ffffffff ffffffff ffffffff ffffffff     ................
  40cd40:	ffffffff ffffffff ffffffff ffffffff     ................
  40cd50:	ffffffff ffffffff ffffffff ffffffff     ................
  40cd60:	ffffffff ffffffff ffffffff ffffffff     ................
  40cd70:	ffffffff ffffffff ffffffff ffffffff     ................
  40cd80:	ffffffff ffffffff ffffffff ffffffff     ................
  40cd90:	ffffffff ffffffff ffffffff ffffffff     ................
  40cda0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cdb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cdc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cdd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cde0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cdf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ce00:	ffffffff ffffffff ffffffff ffffffff     ................
  40ce10:	ffffffff ffffffff ffffffff ffffffff     ................
  40ce20:	ffffffff ffffffff ffffffff ffffffff     ................
  40ce30:	ffffffff ffffffff ffffffff ffffffff     ................
  40ce40:	ffffffff ffffffff ffffffff ffffffff     ................
  40ce50:	ffffffff ffffffff ffffffff ffffffff     ................
  40ce60:	ffffffff ffffffff ffffffff ffffffff     ................
  40ce70:	ffffffff ffffffff ffffffff ffffffff     ................
  40ce80:	ffffffff ffffffff ffffffff ffffffff     ................
  40ce90:	ffffffff ffffffff ffffffff ffffffff     ................
  40cea0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ceb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cec0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ced0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cee0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cef0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cf00:	ffffffff ffffffff ffffffff ffffffff     ................
  40cf10:	ffffffff ffffffff ffffffff ffffffff     ................
  40cf20:	ffffffff ffffffff ffffffff ffffffff     ................
  40cf30:	ffffffff ffffffff ffffffff ffffffff     ................
  40cf40:	ffffffff ffffffff ffffffff ffffffff     ................
  40cf50:	ffffffff ffffffff ffffffff ffffffff     ................
  40cf60:	ffffffff ffffffff ffffffff ffffffff     ................
  40cf70:	ffffffff ffffffff ffffffff ffffffff     ................
  40cf80:	ffffffff ffffffff ffffffff ffffffff     ................
  40cf90:	ffffffff ffffffff ffffffff ffffffff     ................
  40cfa0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cfb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cfc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cfd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cfe0:	ffffffff ffffffff ffffffff ffffffff     ................
  40cff0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d000:	ffffffff ffffffff ffffffff ffffffff     ................
  40d010:	ffffffff ffffffff ffffffff ffffffff     ................
  40d020:	ffffffff ffffffff ffffffff ffffffff     ................
  40d030:	ffffffff ffffffff ffffffff ffffffff     ................
  40d040:	ffffffff ffffffff ffffffff ffffffff     ................
  40d050:	ffffffff ffffffff ffffffff ffffffff     ................
  40d060:	ffffffff ffffffff ffffffff ffffffff     ................
  40d070:	ffffffff ffffffff ffffffff ffffffff     ................
  40d080:	ffffffff ffffffff ffffffff ffffffff     ................
  40d090:	ffffffff ffffffff ffffffff ffffffff     ................
  40d0a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d0b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d0c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d0d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d0e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d0f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d100:	ffffffff ffffffff ffffffff ffffffff     ................
  40d110:	ffffffff ffffffff ffffffff ffffffff     ................
  40d120:	ffffffff ffffffff ffffffff ffffffff     ................
  40d130:	ffffffff ffffffff ffffffff ffffffff     ................
  40d140:	ffffffff ffffffff ffffffff ffffffff     ................
  40d150:	ffffffff ffffffff ffffffff ffffffff     ................
  40d160:	ffffffff ffffffff ffffffff ffffffff     ................
  40d170:	ffffffff ffffffff ffffffff ffffffff     ................
  40d180:	ffffffff ffffffff ffffffff ffffffff     ................
  40d190:	ffffffff ffffffff ffffffff ffffffff     ................
  40d1a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d1b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d1c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d1d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d1e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d1f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d200:	ffffffff ffffffff ffffffff ffffffff     ................
  40d210:	ffffffff ffffffff ffffffff ffffffff     ................
  40d220:	ffffffff ffffffff ffffffff ffffffff     ................
  40d230:	ffffffff ffffffff ffffffff ffffffff     ................
  40d240:	ffffffff ffffffff ffffffff ffffffff     ................
  40d250:	ffffffff ffffffff ffffffff ffffffff     ................
  40d260:	ffffffff ffffffff ffffffff ffffffff     ................
  40d270:	ffffffff ffffffff ffffffff ffffffff     ................
  40d280:	ffffffff ffffffff ffffffff ffffffff     ................
  40d290:	ffffffff ffffffff ffffffff ffffffff     ................
  40d2a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d2b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d2c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d2d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d2e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d2f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d300:	ffffffff ffffffff ffffffff ffffffff     ................
  40d310:	ffffffff ffffffff ffffffff ffffffff     ................
  40d320:	ffffffff ffffffff ffffffff ffffffff     ................
  40d330:	ffffffff ffffffff ffffffff ffffffff     ................
  40d340:	ffffffff ffffffff ffffffff ffffffff     ................
  40d350:	ffffffff ffffffff ffffffff ffffffff     ................
  40d360:	ffffffff ffffffff ffffffff ffffffff     ................
  40d370:	ffffffff ffffffff ffffffff ffffffff     ................
  40d380:	ffffffff ffffffff ffffffff ffffffff     ................
  40d390:	ffffffff ffffffff ffffffff ffffffff     ................
  40d3a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d3b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d3c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d3d0:	ffffffff ffffffff ffffffff ffffffff     ................

0040d3e0 <image_data_arial_72_0x31>:
  40d3e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d3f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d400:	ffffffff ffffffff ffffffff ffffffff     ................
  40d410:	ffffffff ffffffff ffffffff ffffffff     ................
  40d420:	ffffffff ffffffff ffffffff ffffffff     ................
  40d430:	ffffffff ffffffff ffffffff ffffffff     ................
  40d440:	ffffffff ffffffff ffffffff ffffffff     ................
  40d450:	ffffffff ffffffff ffffffff ffffffff     ................
  40d460:	ffffffff ffffffff ffffffff ffffffff     ................
  40d470:	ffffffff ffffffff ffffffff ffffffff     ................
  40d480:	ffffffff ffffffff ffffffff ffffffff     ................
  40d490:	ffffffff ffffffff ffffffff ffffffff     ................
  40d4a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d4b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d4c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d4d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d4e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d4f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d500:	ffffffff ffffffff ffffffff ffffffff     ................
  40d510:	ffffffff ffffffff ffffffff ffffffff     ................
  40d520:	ffffffff ffffffff ffffffff ffffffff     ................
  40d530:	ffffffff ffffffff ffffffff ffffffff     ................
  40d540:	ffffffff ffffffff ffffffff ffffffff     ................
  40d550:	ffffffff ffffffff ffffffff ffffffff     ................
  40d560:	ffffffff ffffffff ffffffff ffffffff     ................
  40d570:	ffffffff ffffffff ffffffff ffffffff     ................
  40d580:	ffffffff ffffffff ffffffff ffffffff     ................
  40d590:	ffffffff ffffffff ffffffff ffffffff     ................
  40d5a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d5b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d5c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d5d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d5e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d5f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d600:	ffffffff ffffffff ffffffff ffffffff     ................
  40d610:	ffffffff ffffffff ffffffff ffffffff     ................
  40d620:	ffffffff ffffffff ffffffff ffffffff     ................
  40d630:	ffffffff ffffffff ffffffff ffffffff     ................
  40d640:	ffffffff ffffffff ffffffff ffffffff     ................
  40d650:	ffffffff ffffffff ffffffff ffffffff     ................
  40d660:	ffffffff ffffffff ffffffff ffffffff     ................
  40d670:	ffffffff ffffffff ffffffff ffffffff     ................
  40d680:	ffffffff ffffffff ffffffff ffffffff     ................
  40d690:	ffffffff ffffffff ffffffff ffffffff     ................
  40d6a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d6b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d6c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d6d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d6e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d6f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d700:	ffffffff ffffffff ffffffff ffffffff     ................
  40d710:	ffffffff ffffffff ffffffff ffffffff     ................
  40d720:	ffffffff ffffffff ffffffff ffffffff     ................
  40d730:	ffffffff ffffffff ffffffff ffffffff     ................
  40d740:	ffffffff ffffffff ffffffff ffffffff     ................
  40d750:	ffffffff ffffffff ffffffff ffffffff     ................
  40d760:	ffffffff ffffffff ffffffff ffffffff     ................
  40d770:	ffffffff ffffffff ffffffff ffffffff     ................
  40d780:	ffffffff ffffffff ffffffff ffffffff     ................
  40d790:	ffffffff ffffffff ffffffff ffffffff     ................
  40d7a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d7b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d7c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d7d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d7e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d7f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d800:	ffffffff ffffffff ffffffff ffffffff     ................
  40d810:	ffffffff ffffffff ffffffff ffffffff     ................
  40d820:	ffffffff ffffffff ffffffff ffffffff     ................
  40d830:	ffffffff ffffffff ffffffff ffffffff     ................
  40d840:	ffffffff ffffffff ffffffff ffffffff     ................
  40d850:	ffffffff ffffffff ffffffff ffffffff     ................
  40d860:	ffffffff ffffffff ffffffff ffffffff     ................
  40d870:	ffffffff ffffffff ffffffff ffffffff     ................
  40d880:	ffffffff ffffffff ffffffff ffffffff     ................
  40d890:	ffffffff ffffffff ffffffff ffffffff     ................
  40d8a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d8b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d8c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d8d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d8e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d8f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d900:	ffffffff ffffffff ffffffff ffffffff     ................
  40d910:	ffffffff ffffffff ffffffff ffffffff     ................
  40d920:	ffffffff ffffffff ffffffff ffffffff     ................
  40d930:	ffffffff ffffffff ffffffff ffffffff     ................
  40d940:	ffffffff ffffffff ffffffff ffffffff     ................
  40d950:	ffffffff ffffffff ffffffff ffffffff     ................
  40d960:	ffffffff ffffffff ffffffff ffffffff     ................
  40d970:	ffffffff ffffffff ffffffff ffffffff     ................
  40d980:	ffffffff ffffffff ffffffff ffffffff     ................
  40d990:	ffffffff ffffffff ffffffff ffffffff     ................
  40d9a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d9b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d9c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d9d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d9e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40d9f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40da00:	ffffffff ffffffff ffffffff ffffffff     ................
  40da10:	ffffffff ffffffff ffffffff ffffffff     ................
  40da20:	ffffffff ffffffff ffffffff ffffffff     ................
  40da30:	ffffffff ffffffff ffffffff ffffffff     ................
  40da40:	ffffffff ffffffff ffffffff ffffffff     ................
  40da50:	ffffffff ffffffff ffffffff ffffffff     ................
  40da60:	ffffffff ffffffff ffffffff ffffffff     ................
  40da70:	ffffffff ffffffff ffffffff ffffffff     ................
  40da80:	ffffffff ffffffff ffffffff ffffffff     ................
  40da90:	ffffffff ffffffff ffffffff ffffffff     ................
  40daa0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dab0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dac0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dad0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dae0:	ffffffff ffffffff ffffffff ffffffff     ................
  40daf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40db00:	ffffffff ffffffff ffffffff ffffffff     ................
  40db10:	ffffffff ffffffff ffffffff ffffffff     ................
  40db20:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  40db30:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40db40:	ffffffff ffffffff ffffffff ffffffff     ................
  40db50:	ffffffff ffffffff ffffffff ffffffff     ................
  40db60:	ffffffff ffffffff ffffffff ffffffff     ................
  40db70:	ffffffff ffffffff ffffffff ffffffff     ................
  40db80:	ffffffff ffffffff ffffffff ffffffff     ................
  40db90:	ffffffff ffffffff ffffffff ff0000ff     ................
  40dba0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40dbb0:	0000ff00 ffffffff ffffffff ffffffff     ................
  40dbc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dbd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dbe0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dbf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dc00:	ffffffff ffffffff ffffffff ffffffff     ................
  40dc10:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  40dc20:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40dc30:	ffffffff ffffffff ffffffff ffffffff     ................
  40dc40:	ffffffff ffffffff ffffffff ffffffff     ................
  40dc50:	ffffffff ffffffff ffffffff ffffffff     ................
  40dc60:	ffffffff ffffffff ffffffff ffffffff     ................
  40dc70:	ffffffff ffffffff ffffffff ffffffff     ................
  40dc80:	ffffffff ffffffff 0000ffff ff0000ff     ................
  40dc90:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40dca0:	0000ff00 ffffffff ffffffff ffffffff     ................
  40dcb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dcc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dcd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dce0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dcf0:	ffffffff ffffffff ffffffff 00ffffff     ................
  40dd00:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40dd10:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40dd20:	ffffffff ffffffff ffffffff ffffffff     ................
  40dd30:	ffffffff ffffffff ffffffff ffffffff     ................
  40dd40:	ffffffff ffffffff ffffffff ffffffff     ................
  40dd50:	ffffffff ffffffff ffffffff ffffffff     ................
  40dd60:	ffffffff ffffffff ffffffff ffffffff     ................
  40dd70:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  40dd80:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40dd90:	0000ff00 ffffffff ffffffff ffffffff     ................
  40dda0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ddb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ddc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ddd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dde0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  40ddf0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40de00:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40de10:	ffffffff ffffffff ffffffff ffffffff     ................
  40de20:	ffffffff ffffffff ffffffff ffffffff     ................
  40de30:	ffffffff ffffffff ffffffff ffffffff     ................
  40de40:	ffffffff ffffffff ffffffff ffffffff     ................
  40de50:	ffffffff ffffffff ffffffff 0000ffff     ................
  40de60:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40de70:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40de80:	0000ff00 ffffffff ffffffff ffffffff     ................
  40de90:	ffffffff ffffffff ffffffff ffffffff     ................
  40dea0:	ffffffff ffffffff ffffffff ffffffff     ................
  40deb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dec0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ded0:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  40dee0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40def0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40df00:	ffffffff ffffffff ffffffff ffffffff     ................
  40df10:	ffffffff ffffffff ffffffff ffffffff     ................
  40df20:	ffffffff ffffffff ffffffff ffffffff     ................
  40df30:	ffffffff ffffffff ffffffff ffffffff     ................
  40df40:	ffffffff ffffffff 00ff0000 0000ff00     ................
  40df50:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40df60:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40df70:	0000ff00 ffffffff ffffffff ffffffff     ................
  40df80:	ffffffff ffffffff ffffffff ffffffff     ................
  40df90:	ffffffff ffffffff ffffffff ffffffff     ................
  40dfa0:	ffffffff ffffffff ffffffff ffffffff     ................
  40dfb0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  40dfc0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40dfd0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40dfe0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40dff0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e000:	ffffffff ffffffff ffffffff ffffffff     ................
  40e010:	ffffffff ffffffff ffffffff ffffffff     ................
  40e020:	ffffffff ffffffff ffffffff 00ffffff     ................
  40e030:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e040:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40e050:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e060:	0000ff00 ffffffff ffffffff ffffffff     ................
  40e070:	ffffffff ffffffff ffffffff ffffffff     ................
  40e080:	ffffffff ffffffff ffffffff ffffffff     ................
  40e090:	ffffffff ffffffff ffffffff 0000ffff     ................
  40e0a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40e0b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e0c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e0d0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40e0e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e0f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e100:	ffffffff ffffffff ffffffff ffffffff     ................
  40e110:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  40e120:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e130:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40e140:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e150:	0000ff00 ffffffff ffffffff ffffffff     ................
  40e160:	ffffffff ffffffff ffffffff ffffffff     ................
  40e170:	ffffffff ffffffff ffffffff ffffffff     ................
  40e180:	ffffffff ffffffff 00ffffff 0000ff00     ................
  40e190:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40e1a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e1b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e1c0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40e1d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e1e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e1f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e200:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  40e210:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e220:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40e230:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e240:	0000ff00 ffffffff ffffffff ffffffff     ................
  40e250:	ffffffff ffffffff ffffffff ffffffff     ................
  40e260:	ffffffff ffffffff ffffffff ffffffff     ................
  40e270:	ffffffff ffffffff 00ffffff 0000ff00     ................
  40e280:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40e290:	00ff0000 0000ff00 ffffffff 00ffffff     ................
  40e2a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e2b0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40e2c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e2d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e2e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e2f0:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  40e300:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  40e310:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40e320:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e330:	0000ff00 ffffffff ffffffff ffffffff     ................
  40e340:	ffffffff ffffffff ffffffff ffffffff     ................
  40e350:	ffffffff ffffffff ffffffff ffffffff     ................
  40e360:	ffffffff ffffffff 00ffffff 0000ff00     ................
  40e370:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  40e380:	ffff0000 ffffffff ffffffff 00ffffff     ................
  40e390:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e3a0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40e3b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e3c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e3d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e3e0:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  40e3f0:	0000ff00 ffffffff ffffffff ffffffff     ................
  40e400:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40e410:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e420:	0000ff00 ffffffff ffffffff ffffffff     ................
  40e430:	ffffffff ffffffff ffffffff ffffffff     ................
  40e440:	ffffffff ffffffff ffffffff ffffffff     ................
  40e450:	ffffffff ffffffff 00ffffff 0000ff00     ................
  40e460:	ff0000ff ffff0000 ffffffff ffffffff     ................
  40e470:	ffffffff ffffffff ffffffff 00ffffff     ................
  40e480:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e490:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40e4a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e4b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e4c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e4d0:	00ffffff 0000ff00 ffffffff ffffffff     ................
  40e4e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e4f0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40e500:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e510:	0000ff00 ffffffff ffffffff ffffffff     ................
  40e520:	ffffffff ffffffff ffffffff ffffffff     ................
  40e530:	ffffffff ffffffff ffffffff ffffffff     ................
  40e540:	ffffffff ffffffff ffffffff ffffffff     ................
  40e550:	ffffffff ffffffff ffffffff ffffffff     ................
  40e560:	ffffffff ffffffff ffffffff 00ffffff     ................
  40e570:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e580:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40e590:	ffffffff ffffffff ffffffff ffffffff     ................
  40e5a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e5b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e5c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e5d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e5e0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40e5f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e600:	0000ff00 ffffffff ffffffff ffffffff     ................
  40e610:	ffffffff ffffffff ffffffff ffffffff     ................
  40e620:	ffffffff ffffffff ffffffff ffffffff     ................
  40e630:	ffffffff ffffffff ffffffff ffffffff     ................
  40e640:	ffffffff ffffffff ffffffff ffffffff     ................
  40e650:	ffffffff ffffffff ffffffff 00ffffff     ................
  40e660:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e670:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40e680:	ffffffff ffffffff ffffffff ffffffff     ................
  40e690:	ffffffff ffffffff ffffffff ffffffff     ................
  40e6a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e6b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e6c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e6d0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40e6e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e6f0:	0000ff00 ffffffff ffffffff ffffffff     ................
  40e700:	ffffffff ffffffff ffffffff ffffffff     ................
  40e710:	ffffffff ffffffff ffffffff ffffffff     ................
  40e720:	ffffffff ffffffff ffffffff ffffffff     ................
  40e730:	ffffffff ffffffff ffffffff ffffffff     ................
  40e740:	ffffffff ffffffff ffffffff 00ffffff     ................
  40e750:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e760:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40e770:	ffffffff ffffffff ffffffff ffffffff     ................
  40e780:	ffffffff ffffffff ffffffff ffffffff     ................
  40e790:	ffffffff ffffffff ffffffff ffffffff     ................
  40e7a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e7b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e7c0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40e7d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e7e0:	0000ff00 ffffffff ffffffff ffffffff     ................
  40e7f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e800:	ffffffff ffffffff ffffffff ffffffff     ................
  40e810:	ffffffff ffffffff ffffffff ffffffff     ................
  40e820:	ffffffff ffffffff ffffffff ffffffff     ................
  40e830:	ffffffff ffffffff ffffffff 00ffffff     ................
  40e840:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e850:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40e860:	ffffffff ffffffff ffffffff ffffffff     ................
  40e870:	ffffffff ffffffff ffffffff ffffffff     ................
  40e880:	ffffffff ffffffff ffffffff ffffffff     ................
  40e890:	ffffffff ffffffff ffffffff ffffffff     ................
  40e8a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e8b0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40e8c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e8d0:	0000ff00 ffffffff ffffffff ffffffff     ................
  40e8e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e8f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e900:	ffffffff ffffffff ffffffff ffffffff     ................
  40e910:	ffffffff ffffffff ffffffff ffffffff     ................
  40e920:	ffffffff ffffffff ffffffff 00ffffff     ................
  40e930:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40e940:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40e950:	ffffffff ffffffff ffffffff ffffffff     ................
  40e960:	ffffffff ffffffff ffffffff ffffffff     ................
  40e970:	ffffffff ffffffff ffffffff ffffffff     ................
  40e980:	ffffffff ffffffff ffffffff ffffffff     ................
  40e990:	ffffffff ffffffff ffffffff ffffffff     ................
  40e9a0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40e9b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40e9c0:	0000ff00 ffffffff ffffffff ffffffff     ................
  40e9d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e9e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40e9f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ea00:	ffffffff ffffffff ffffffff ffffffff     ................
  40ea10:	ffffffff ffffffff ffffffff 00ffffff     ................
  40ea20:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40ea30:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40ea40:	ffffffff ffffffff ffffffff ffffffff     ................
  40ea50:	ffffffff ffffffff ffffffff ffffffff     ................
  40ea60:	ffffffff ffffffff ffffffff ffffffff     ................
  40ea70:	ffffffff ffffffff ffffffff ffffffff     ................
  40ea80:	ffffffff ffffffff ffffffff ffffffff     ................
  40ea90:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40eaa0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40eab0:	0000ff00 ffffffff ffffffff ffffffff     ................
  40eac0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ead0:	ffffffff ffffffff ffffffff ffffffff     ................
  40eae0:	ffffffff ffffffff ffffffff ffffffff     ................
  40eaf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40eb00:	ffffffff ffffffff ffffffff 00ffffff     ................
  40eb10:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40eb20:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40eb30:	ffffffff ffffffff ffffffff ffffffff     ................
  40eb40:	ffffffff ffffffff ffffffff ffffffff     ................
  40eb50:	ffffffff ffffffff ffffffff ffffffff     ................
  40eb60:	ffffffff ffffffff ffffffff ffffffff     ................
  40eb70:	ffffffff ffffffff ffffffff ffffffff     ................
  40eb80:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40eb90:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40eba0:	0000ff00 ffffffff ffffffff ffffffff     ................
  40ebb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ebc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ebd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ebe0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ebf0:	ffffffff ffffffff ffffffff 00ffffff     ................
  40ec00:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40ec10:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40ec20:	ffffffff ffffffff ffffffff ffffffff     ................
  40ec30:	ffffffff ffffffff ffffffff ffffffff     ................
  40ec40:	ffffffff ffffffff ffffffff ffffffff     ................
  40ec50:	ffffffff ffffffff ffffffff ffffffff     ................
  40ec60:	ffffffff ffffffff ffffffff ffffffff     ................
  40ec70:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40ec80:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40ec90:	0000ff00 ffffffff ffffffff ffffffff     ................
  40eca0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ecb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ecc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ecd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ece0:	ffffffff ffffffff ffffffff 00ffffff     ................
  40ecf0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40ed00:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40ed10:	ffffffff ffffffff ffffffff ffffffff     ................
  40ed20:	ffffffff ffffffff ffffffff ffffffff     ................
  40ed30:	ffffffff ffffffff ffffffff ffffffff     ................
  40ed40:	ffffffff ffffffff ffffffff ffffffff     ................
  40ed50:	ffffffff ffffffff ffffffff ffffffff     ................
  40ed60:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40ed70:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40ed80:	0000ff00 ffffffff ffffffff ffffffff     ................
  40ed90:	ffffffff ffffffff ffffffff ffffffff     ................
  40eda0:	ffffffff ffffffff ffffffff ffffffff     ................
  40edb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40edc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40edd0:	ffffffff ffffffff ffffffff 00ffffff     ................
  40ede0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40edf0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40ee00:	ffffffff ffffffff ffffffff ffffffff     ................
  40ee10:	ffffffff ffffffff ffffffff ffffffff     ................
  40ee20:	ffffffff ffffffff ffffffff ffffffff     ................
  40ee30:	ffffffff ffffffff ffffffff ffffffff     ................
  40ee40:	ffffffff ffffffff ffffffff ffffffff     ................
  40ee50:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40ee60:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40ee70:	0000ff00 ffffffff ffffffff ffffffff     ................
  40ee80:	ffffffff ffffffff ffffffff ffffffff     ................
  40ee90:	ffffffff ffffffff ffffffff ffffffff     ................
  40eea0:	ffffffff ffffffff ffffffff ffffffff     ................
  40eeb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40eec0:	ffffffff ffffffff ffffffff 00ffffff     ................
  40eed0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40eee0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40eef0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ef00:	ffffffff ffffffff ffffffff ffffffff     ................
  40ef10:	ffffffff ffffffff ffffffff ffffffff     ................
  40ef20:	ffffffff ffffffff ffffffff ffffffff     ................
  40ef30:	ffffffff ffffffff ffffffff ffffffff     ................
  40ef40:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40ef50:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40ef60:	0000ff00 ffffffff ffffffff ffffffff     ................
  40ef70:	ffffffff ffffffff ffffffff ffffffff     ................
  40ef80:	ffffffff ffffffff ffffffff ffffffff     ................
  40ef90:	ffffffff ffffffff ffffffff ffffffff     ................
  40efa0:	ffffffff ffffffff ffffffff ffffffff     ................
  40efb0:	ffffffff ffffffff ffffffff 00ffffff     ................
  40efc0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40efd0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40efe0:	ffffffff ffffffff ffffffff ffffffff     ................
  40eff0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f000:	ffffffff ffffffff ffffffff ffffffff     ................
  40f010:	ffffffff ffffffff ffffffff ffffffff     ................
  40f020:	ffffffff ffffffff ffffffff ffffffff     ................
  40f030:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40f040:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40f050:	0000ff00 ffffffff ffffffff ffffffff     ................
  40f060:	ffffffff ffffffff ffffffff ffffffff     ................
  40f070:	ffffffff ffffffff ffffffff ffffffff     ................
  40f080:	ffffffff ffffffff ffffffff ffffffff     ................
  40f090:	ffffffff ffffffff ffffffff ffffffff     ................
  40f0a0:	ffffffff ffffffff ffffffff 00ffffff     ................
  40f0b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40f0c0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40f0d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f0e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f0f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f100:	ffffffff ffffffff ffffffff ffffffff     ................
  40f110:	ffffffff ffffffff ffffffff ffffffff     ................
  40f120:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40f130:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40f140:	0000ff00 ffffffff ffffffff ffffffff     ................
  40f150:	ffffffff ffffffff ffffffff ffffffff     ................
  40f160:	ffffffff ffffffff ffffffff ffffffff     ................
  40f170:	ffffffff ffffffff ffffffff ffffffff     ................
  40f180:	ffffffff ffffffff ffffffff ffffffff     ................
  40f190:	ffffffff ffffffff ffffffff 00ffffff     ................
  40f1a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40f1b0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40f1c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f1d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f1e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f1f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f200:	ffffffff ffffffff ffffffff ffffffff     ................
  40f210:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40f220:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40f230:	0000ff00 ffffffff ffffffff ffffffff     ................
  40f240:	ffffffff ffffffff ffffffff ffffffff     ................
  40f250:	ffffffff ffffffff ffffffff ffffffff     ................
  40f260:	ffffffff ffffffff ffffffff ffffffff     ................
  40f270:	ffffffff ffffffff ffffffff ffffffff     ................
  40f280:	ffffffff ffffffff ffffffff 00ffffff     ................
  40f290:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  40f2a0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  40f2b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f2c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f2d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f2e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f2f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f300:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  40f310:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  40f320:	0000ff00 ffffffff ffffffff ffffffff     ................
  40f330:	ffffffff ffffffff ffffffff ffffffff     ................
  40f340:	ffffffff ffffffff ffffffff ffffffff     ................
  40f350:	ffffffff ffffffff ffffffff ffffffff     ................
  40f360:	ffffffff ffffffff ffffffff ffffffff     ................
  40f370:	ffffffff ffffffff ffffffff ffffffff     ................
  40f380:	ffffffff ffffffff ffffffff ffffffff     ................
  40f390:	ffffffff ffffffff ffffffff ffffffff     ................
  40f3a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f3b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f3c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f3d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f3e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f3f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f400:	ffffffff ffffffff ffffffff ffffffff     ................
  40f410:	ffffffff ffffffff ffffffff ffffffff     ................
  40f420:	ffffffff ffffffff ffffffff ffffffff     ................
  40f430:	ffffffff ffffffff ffffffff ffffffff     ................
  40f440:	ffffffff ffffffff ffffffff ffffffff     ................
  40f450:	ffffffff ffffffff ffffffff ffffffff     ................
  40f460:	ffffffff ffffffff ffffffff ffffffff     ................
  40f470:	ffffffff ffffffff ffffffff ffffffff     ................
  40f480:	ffffffff ffffffff ffffffff ffffffff     ................
  40f490:	ffffffff ffffffff ffffffff ffffffff     ................
  40f4a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f4b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f4c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f4d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f4e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f4f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f500:	ffffffff ffffffff ffffffff ffffffff     ................
  40f510:	ffffffff ffffffff ffffffff ffffffff     ................
  40f520:	ffffffff ffffffff ffffffff ffffffff     ................
  40f530:	ffffffff ffffffff ffffffff ffffffff     ................
  40f540:	ffffffff ffffffff ffffffff ffffffff     ................
  40f550:	ffffffff ffffffff ffffffff ffffffff     ................
  40f560:	ffffffff ffffffff ffffffff ffffffff     ................
  40f570:	ffffffff ffffffff ffffffff ffffffff     ................
  40f580:	ffffffff ffffffff ffffffff ffffffff     ................
  40f590:	ffffffff ffffffff ffffffff ffffffff     ................
  40f5a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f5b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f5c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f5d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f5e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f5f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f600:	ffffffff ffffffff ffffffff ffffffff     ................
  40f610:	ffffffff ffffffff ffffffff ffffffff     ................
  40f620:	ffffffff ffffffff ffffffff ffffffff     ................
  40f630:	ffffffff ffffffff ffffffff ffffffff     ................
  40f640:	ffffffff ffffffff ffffffff ffffffff     ................
  40f650:	ffffffff ffffffff ffffffff ffffffff     ................
  40f660:	ffffffff ffffffff ffffffff ffffffff     ................
  40f670:	ffffffff ffffffff ffffffff ffffffff     ................
  40f680:	ffffffff ffffffff ffffffff ffffffff     ................
  40f690:	ffffffff ffffffff ffffffff ffffffff     ................
  40f6a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f6b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f6c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f6d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f6e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f6f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f700:	ffffffff ffffffff ffffffff ffffffff     ................
  40f710:	ffffffff ffffffff ffffffff ffffffff     ................
  40f720:	ffffffff ffffffff ffffffff ffffffff     ................
  40f730:	ffffffff ffffffff ffffffff ffffffff     ................
  40f740:	ffffffff ffffffff ffffffff ffffffff     ................
  40f750:	ffffffff ffffffff ffffffff ffffffff     ................
  40f760:	ffffffff ffffffff ffffffff ffffffff     ................
  40f770:	ffffffff ffffffff ffffffff ffffffff     ................
  40f780:	ffffffff ffffffff ffffffff ffffffff     ................
  40f790:	ffffffff ffffffff ffffffff ffffffff     ................
  40f7a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f7b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f7c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f7d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f7e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f7f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f800:	ffffffff ffffffff ffffffff ffffffff     ................
  40f810:	ffffffff ffffffff ffffffff ffffffff     ................
  40f820:	ffffffff ffffffff ffffffff ffffffff     ................
  40f830:	ffffffff ffffffff ffffffff ffffffff     ................
  40f840:	ffffffff ffffffff ffffffff ffffffff     ................
  40f850:	ffffffff ffffffff ffffffff ffffffff     ................
  40f860:	ffffffff ffffffff ffffffff ffffffff     ................
  40f870:	ffffffff ffffffff ffffffff ffffffff     ................
  40f880:	ffffffff ffffffff ffffffff ffffffff     ................
  40f890:	ffffffff ffffffff ffffffff ffffffff     ................
  40f8a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f8b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f8c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f8d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f8e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f8f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f900:	ffffffff ffffffff ffffffff ffffffff     ................
  40f910:	ffffffff ffffffff ffffffff ffffffff     ................
  40f920:	ffffffff ffffffff ffffffff ffffffff     ................
  40f930:	ffffffff ffffffff ffffffff ffffffff     ................
  40f940:	ffffffff ffffffff ffffffff ffffffff     ................
  40f950:	ffffffff ffffffff ffffffff ffffffff     ................
  40f960:	ffffffff ffffffff ffffffff ffffffff     ................
  40f970:	ffffffff ffffffff ffffffff ffffffff     ................
  40f980:	ffffffff ffffffff ffffffff ffffffff     ................
  40f990:	ffffffff ffffffff ffffffff ffffffff     ................
  40f9a0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f9b0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f9c0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f9d0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f9e0:	ffffffff ffffffff ffffffff ffffffff     ................
  40f9f0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fa00:	ffffffff ffffffff ffffffff ffffffff     ................
  40fa10:	ffffffff ffffffff ffffffff ffffffff     ................
  40fa20:	ffffffff ffffffff ffffffff ffffffff     ................
  40fa30:	ffffffff ffffffff ffffffff ffffffff     ................
  40fa40:	ffffffff ffffffff ffffffff ffffffff     ................
  40fa50:	ffffffff ffffffff ffffffff ffffffff     ................
  40fa60:	ffffffff ffffffff ffffffff ffffffff     ................
  40fa70:	ffffffff ffffffff ffffffff ffffffff     ................
  40fa80:	ffffffff ffffffff ffffffff ffffffff     ................
  40fa90:	ffffffff ffffffff ffffffff ffffffff     ................
  40faa0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fab0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fac0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fad0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fae0:	ffffffff ffffffff ffffffff ffffffff     ................
  40faf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fb00:	ffffffff ffffffff ffffffff ffffffff     ................
  40fb10:	ffffffff ffffffff ffffffff ffffffff     ................
  40fb20:	ffffffff ffffffff ffffffff ffffffff     ................
  40fb30:	ffffffff ffffffff ffffffff ffffffff     ................

0040fb40 <image_data_arial_72_0x32>:
  40fb40:	ffffffff ffffffff ffffffff ffffffff     ................
  40fb50:	ffffffff ffffffff ffffffff ffffffff     ................
  40fb60:	ffffffff ffffffff ffffffff ffffffff     ................
  40fb70:	ffffffff ffffffff ffffffff ffffffff     ................
  40fb80:	ffffffff ffffffff ffffffff ffffffff     ................
  40fb90:	ffffffff ffffffff ffffffff ffffffff     ................
  40fba0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fbb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fbc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fbd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fbe0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fbf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fc00:	ffffffff ffffffff ffffffff ffffffff     ................
  40fc10:	ffffffff ffffffff ffffffff ffffffff     ................
  40fc20:	ffffffff ffffffff ffffffff ffffffff     ................
  40fc30:	ffffffff ffffffff ffffffff ffffffff     ................
  40fc40:	ffffffff ffffffff ffffffff ffffffff     ................
  40fc50:	ffffffff ffffffff ffffffff ffffffff     ................
  40fc60:	ffffffff ffffffff ffffffff ffffffff     ................
  40fc70:	ffffffff ffffffff ffffffff ffffffff     ................
  40fc80:	ffffffff ffffffff ffffffff ffffffff     ................
  40fc90:	ffffffff ffffffff ffffffff ffffffff     ................
  40fca0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fcb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fcc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fcd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fce0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fcf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fd00:	ffffffff ffffffff ffffffff ffffffff     ................
  40fd10:	ffffffff ffffffff ffffffff ffffffff     ................
  40fd20:	ffffffff ffffffff ffffffff ffffffff     ................
  40fd30:	ffffffff ffffffff ffffffff ffffffff     ................
  40fd40:	ffffffff ffffffff ffffffff ffffffff     ................
  40fd50:	ffffffff ffffffff ffffffff ffffffff     ................
  40fd60:	ffffffff ffffffff ffffffff ffffffff     ................
  40fd70:	ffffffff ffffffff ffffffff ffffffff     ................
  40fd80:	ffffffff ffffffff ffffffff ffffffff     ................
  40fd90:	ffffffff ffffffff ffffffff ffffffff     ................
  40fda0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fdb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fdc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fdd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fde0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fdf0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fe00:	ffffffff ffffffff ffffffff ffffffff     ................
  40fe10:	ffffffff ffffffff ffffffff ffffffff     ................
  40fe20:	ffffffff ffffffff ffffffff ffffffff     ................
  40fe30:	ffffffff ffffffff ffffffff ffffffff     ................
  40fe40:	ffffffff ffffffff ffffffff ffffffff     ................
  40fe50:	ffffffff ffffffff ffffffff ffffffff     ................
  40fe60:	ffffffff ffffffff ffffffff ffffffff     ................
  40fe70:	ffffffff ffffffff ffffffff ffffffff     ................
  40fe80:	ffffffff ffffffff ffffffff ffffffff     ................
  40fe90:	ffffffff ffffffff ffffffff ffffffff     ................
  40fea0:	ffffffff ffffffff ffffffff ffffffff     ................
  40feb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fec0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fed0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fee0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fef0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ff00:	ffffffff ffffffff ffffffff ffffffff     ................
  40ff10:	ffffffff ffffffff ffffffff ffffffff     ................
  40ff20:	ffffffff ffffffff ffffffff ffffffff     ................
  40ff30:	ffffffff ffffffff ffffffff ffffffff     ................
  40ff40:	ffffffff ffffffff ffffffff ffffffff     ................
  40ff50:	ffffffff ffffffff ffffffff ffffffff     ................
  40ff60:	ffffffff ffffffff ffffffff ffffffff     ................
  40ff70:	ffffffff ffffffff ffffffff ffffffff     ................
  40ff80:	ffffffff ffffffff ffffffff ffffffff     ................
  40ff90:	ffffffff ffffffff ffffffff ffffffff     ................
  40ffa0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ffb0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ffc0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ffd0:	ffffffff ffffffff ffffffff ffffffff     ................
  40ffe0:	ffffffff ffffffff ffffffff ffffffff     ................
  40fff0:	ffffffff ffffffff ffffffff ffffffff     ................
  410000:	ffffffff ffffffff ffffffff ffffffff     ................
  410010:	ffffffff ffffffff ffffffff ffffffff     ................
  410020:	ffffffff ffffffff ffffffff ffffffff     ................
  410030:	ffffffff ffffffff ffffffff ffffffff     ................
  410040:	ffffffff ffffffff ffffffff ffffffff     ................
  410050:	ffffffff ffffffff ffffffff ffffffff     ................
  410060:	ffffffff ffffffff ffffffff ffffffff     ................
  410070:	ffffffff ffffffff ffffffff ffffffff     ................
  410080:	ffffffff ffffffff ffffffff ffffffff     ................
  410090:	ffffffff ffffffff ffffffff ffffffff     ................
  4100a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4100b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4100c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4100d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4100e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4100f0:	ffffffff ffffffff ffffffff ffffffff     ................
  410100:	ffffffff ffffffff ffffffff ffffffff     ................
  410110:	ffffffff ffffffff ffffffff ffffffff     ................
  410120:	ffffffff ffffffff ffffffff ffffffff     ................
  410130:	ffffffff ffffffff ffffffff ffffffff     ................
  410140:	ffffffff ffffffff ffffffff ffffffff     ................
  410150:	ffffffff ffffffff ffffffff ffffffff     ................
  410160:	ffffffff ffffffff ffffffff ffffffff     ................
  410170:	ffffffff ffffffff ffffffff ffffffff     ................
  410180:	ffffffff ffffffff ffffffff ffffffff     ................
  410190:	ffffffff ffffffff ffffffff ffffffff     ................
  4101a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4101b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4101c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4101d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4101e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4101f0:	ffffffff ffffffff ffffffff ffffffff     ................
  410200:	ffffffff ffffffff ffffffff ffffffff     ................
  410210:	ffffffff ffffffff ffffffff ffffffff     ................
  410220:	ffffffff ffffffff ffffffff ffffffff     ................
  410230:	ffffffff ffffffff ffffffff ffffffff     ................
  410240:	ffffffff ffffffff ffffffff ffffffff     ................
  410250:	ffffffff ffffffff ffffffff ffffffff     ................
  410260:	ffffffff ffffffff ffffffff ffffffff     ................
  410270:	ffffffff ffffffff ffffffff 00ff0000     ................
  410280:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  410290:	ffffffff ffffffff ffffffff ffffffff     ................
  4102a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4102b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4102c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4102d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4102e0:	ffffffff ffffffff 00ff0000 0000ff00     ................
  4102f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410300:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410310:	ffffff00 ffffffff ffffffff ffffffff     ................
  410320:	ffffffff ffffffff ffffffff ffffffff     ................
  410330:	ffffffff ffffffff ffffffff ffffffff     ................
  410340:	ffffffff ffffffff ffffffff ffffffff     ................
  410350:	ffffffff ffffffff 0000ffff ff0000ff     ................
  410360:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410370:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  410380:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410390:	ffff0000 ffffffff ffffffff ffffffff     ................
  4103a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4103b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4103c0:	ffffffff ffffffff ffffffff 00ff0000     ................
  4103d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4103e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4103f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410400:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  410410:	ffffffff ffffffff ffffffff ffffffff     ................
  410420:	ffffffff ffffffff ffffffff ffffffff     ................
  410430:	ffffffff ffffffff ffffffff ffffffff     ................
  410440:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410450:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410460:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  410470:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410480:	00ff0000 0000ff00 ffffffff ffffffff     ................
  410490:	ffffffff ffffffff ffffffff ffffffff     ................
  4104a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4104b0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  4104c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4104d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4104e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4104f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  410500:	ff0000ff ffffffff ffffffff ffffffff     ................
  410510:	ffffffff ffffffff ffffffff ffffffff     ................
  410520:	ffffffff ffffffff 00ffffff 0000ff00     ................
  410530:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410540:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410550:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  410560:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410570:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  410580:	ffffffff ffffffff ffffffff ffffffff     ................
  410590:	ffffffff ffffffff ffffffff ffffffff     ................
  4105a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4105b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4105c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4105d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4105e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4105f0:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  410600:	ffffffff ffffffff ffffffff ffffffff     ................
  410610:	ffffffff ffffffff 00ff0000 0000ff00     ................
  410620:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410630:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410640:	ffffff00 ffffffff 00ff0000 0000ff00     ................
  410650:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410660:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410670:	ffffff00 ffffffff ffffffff ffffffff     ................
  410680:	ffffffff ffffffff ffffffff ff0000ff     ................
  410690:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4106a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4106b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4106c0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  4106d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4106e0:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  4106f0:	ffffffff ffffffff ffffffff ffffffff     ................
  410700:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  410710:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410720:	00ff0000 ffffff00 ffffffff ffffffff     ................
  410730:	ffffffff ffffffff ffffffff ffffffff     ................
  410740:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  410750:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410760:	0000ff00 ffffffff ffffffff ffffffff     ................
  410770:	ffffffff ffffffff ffffffff ff0000ff     ................
  410780:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410790:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  4107a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4107b0:	ffffffff ffffffff ffffffff 00ffffff     ................
  4107c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4107d0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  4107e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4107f0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  410800:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410810:	ffff0000 ffffffff ffffffff ffffffff     ................
  410820:	ffffffff ffffffff ffffffff ffffffff     ................
  410830:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  410840:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410850:	0000ff00 ffffffff ffffffff ffffffff     ................
  410860:	ffffffff ffffffff 0000ffff ff0000ff     ................
  410870:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410880:	0000ff00 ff0000ff ffffffff ffffffff     ................
  410890:	ffffffff ffffffff ffffffff ffffffff     ................
  4108a0:	ffffffff ffffffff ffffffff 00ffffff     ................
  4108b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4108c0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  4108d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4108e0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  4108f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410900:	ffffffff ffffffff ffffffff ffffffff     ................
  410910:	ffffffff ffffffff ffffffff ffffffff     ................
  410920:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  410930:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410940:	0000ff00 ffffffff ffffffff ffffffff     ................
  410950:	ffffffff ffffffff 0000ffff ff0000ff     ................
  410960:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410970:	0000ff00 ff0000ff ffffffff ffffffff     ................
  410980:	ffffffff ffffffff ffffffff ffffffff     ................
  410990:	ffffffff ffffffff ffffffff 00ffffff     ................
  4109a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4109b0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  4109c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4109d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4109e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4109f0:	ffffffff ffffffff ffffffff ffffffff     ................
  410a00:	ffffffff ffffffff ffffffff ffffffff     ................
  410a10:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  410a20:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410a30:	0000ff00 ffffffff ffffffff ffffffff     ................
  410a40:	ffffffff ffffffff ffffffff ffffffff     ................
  410a50:	ffffffff ffffffff ffffffff ffffffff     ................
  410a60:	ffffffff ffffffff ffffffff ffffffff     ................
  410a70:	ffffffff ffffffff ffffffff ffffffff     ................
  410a80:	ffffffff ffffffff ffffffff 00ffffff     ................
  410a90:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  410aa0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  410ab0:	ffffffff ffffffff ffffffff ffffffff     ................
  410ac0:	ffffffff ffffffff ffffffff ffffffff     ................
  410ad0:	ffffffff ffffffff ffffffff ffffffff     ................
  410ae0:	ffffffff ffffffff ffffffff ffffffff     ................
  410af0:	ffffffff ffffffff ffffffff ffffffff     ................
  410b00:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  410b10:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410b20:	0000ff00 ffffffff ffffffff ffffffff     ................
  410b30:	ffffffff ffffffff ffffffff ffffffff     ................
  410b40:	ffffffff ffffffff ffffffff ffffffff     ................
  410b50:	ffffffff ffffffff ffffffff ffffffff     ................
  410b60:	ffffffff ffffffff ffffffff ffffffff     ................
  410b70:	ffffffff ffffffff ffffffff 00ff0000     ................
  410b80:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  410b90:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  410ba0:	ffffffff ffffffff ffffffff ffffffff     ................
  410bb0:	ffffffff ffffffff ffffffff ffffffff     ................
  410bc0:	ffffffff ffffffff ffffffff ffffffff     ................
  410bd0:	ffffffff ffffffff ffffffff ffffffff     ................
  410be0:	ffffffff ffffffff ffffffff ffffffff     ................
  410bf0:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  410c00:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410c10:	ffffff00 ffffffff ffffffff ffffffff     ................
  410c20:	ffffffff ffffffff ffffffff ffffffff     ................
  410c30:	ffffffff ffffffff ffffffff ffffffff     ................
  410c40:	ffffffff ffffffff ffffffff ffffffff     ................
  410c50:	ffffffff ffffffff ffffffff ffffffff     ................
  410c60:	ffffffff ffffffff ff0000ff 00ff0000     ................
  410c70:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  410c80:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  410c90:	ffffffff ffffffff ffffffff ffffffff     ................
  410ca0:	ffffffff ffffffff ffffffff ffffffff     ................
  410cb0:	ffffffff ffffffff ffffffff ffffffff     ................
  410cc0:	ffffffff ffffffff ffffffff ffffffff     ................
  410cd0:	ffffffff ffffffff ffffffff 0000ffff     ................
  410ce0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410cf0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410d00:	ffffff00 ffffffff ffffffff ffffffff     ................
  410d10:	ffffffff ffffffff ffffffff ffffffff     ................
  410d20:	ffffffff ffffffff ffffffff ffffffff     ................
  410d30:	ffffffff ffffffff ffffffff ffffffff     ................
  410d40:	ffffffff ffffffff ffffffff ffffffff     ................
  410d50:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  410d60:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  410d70:	ff0000ff ffff0000 ffffffff ffffffff     ................
  410d80:	ffffffff ffffffff ffffffff ffffffff     ................
  410d90:	ffffffff ffffffff ffffffff ffffffff     ................
  410da0:	ffffffff ffffffff ffffffff ffffffff     ................
  410db0:	ffffffff ffffffff ffffffff ffffffff     ................
  410dc0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  410dd0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410de0:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  410df0:	ffffffff ffffffff ffffffff ffffffff     ................
  410e00:	ffffffff ffffffff ffffffff ffffffff     ................
  410e10:	ffffffff ffffffff ffffffff ffffffff     ................
  410e20:	ffffffff ffffffff ffffffff ffffffff     ................
  410e30:	ffffffff ffffffff ffffffff ffffffff     ................
  410e40:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410e50:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  410e60:	ff0000ff ffffffff ffffffff ffffffff     ................
  410e70:	ffffffff ffffffff ffffffff ffffffff     ................
  410e80:	ffffffff ffffffff ffffffff ffffffff     ................
  410e90:	ffffffff ffffffff ffffffff ffffffff     ................
  410ea0:	ffffffff ffffffff ffffffff ffffffff     ................
  410eb0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  410ec0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410ed0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  410ee0:	ffffffff ffffffff ffffffff ffffffff     ................
  410ef0:	ffffffff ffffffff ffffffff ffffffff     ................
  410f00:	ffffffff ffffffff ffffffff ffffffff     ................
  410f10:	ffffffff ffffffff ffffffff ffffffff     ................
  410f20:	ffffffff ffffffff 0000ffff ff0000ff     ................
  410f30:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  410f40:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  410f50:	ffffffff ffffffff ffffffff ffffffff     ................
  410f60:	ffffffff ffffffff ffffffff ffffffff     ................
  410f70:	ffffffff ffffffff ffffffff ffffffff     ................
  410f80:	ffffffff ffffffff ffffffff ffffffff     ................
  410f90:	ffffffff ffffffff ffffffff 00ffffff     ................
  410fa0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  410fb0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  410fc0:	00ff0000 ffffff00 ffffffff ffffffff     ................
  410fd0:	ffffffff ffffffff ffffffff ffffffff     ................
  410fe0:	ffffffff ffffffff ffffffff ffffffff     ................
  410ff0:	ffffffff ffffffff ffffffff ffffffff     ................
  411000:	ffffffff ffffffff ffffffff ffffffff     ................
  411010:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  411020:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411030:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  411040:	ffffffff ffffffff ffffffff ffffffff     ................
  411050:	ffffffff ffffffff ffffffff ffffffff     ................
  411060:	ffffffff ffffffff ffffffff ffffffff     ................
  411070:	ffffffff ffffffff ffffffff ffffffff     ................
  411080:	ffffffff ffffffff ff0000ff 00ff0000     ................
  411090:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4110a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4110b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4110c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4110d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4110e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4110f0:	ffffffff ffffffff ffffffff 0000ffff     ................
  411100:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411110:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411120:	0000ff00 ffffffff ffffffff ffffffff     ................
  411130:	ffffffff ffffffff ffffffff ffffffff     ................
  411140:	ffffffff ffffffff ffffffff ffffffff     ................
  411150:	ffffffff ffffffff ffffffff ffffffff     ................
  411160:	ffffffff ffffffff ffffffff ffffffff     ................
  411170:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  411180:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  411190:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  4111a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4111b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4111c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4111d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4111e0:	ffffffff ffffffff 00ff0000 0000ff00     ................
  4111f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411200:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  411210:	ffffffff ffffffff ffffffff ffffffff     ................
  411220:	ffffffff ffffffff ffffffff ffffffff     ................
  411230:	ffffffff ffffffff ffffffff ffffffff     ................
  411240:	ffffffff ffffffff ffffffff ffffffff     ................
  411250:	ffffffff ffffffff ffffffff ff0000ff     ................
  411260:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411270:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  411280:	ff0000ff ffffffff ffffffff ffffffff     ................
  411290:	ffffffff ffffffff ffffffff ffffffff     ................
  4112a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4112b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4112c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4112d0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  4112e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4112f0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  411300:	ffffffff ffffffff ffffffff ffffffff     ................
  411310:	ffffffff ffffffff ffffffff ffffffff     ................
  411320:	ffffffff ffffffff ffffffff ffffffff     ................
  411330:	ffffffff ffffffff ffffffff ffffffff     ................
  411340:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  411350:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411360:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  411370:	ffffffff ffffffff ffffffff ffffffff     ................
  411380:	ffffffff ffffffff ffffffff ffffffff     ................
  411390:	ffffffff ffffffff ffffffff ffffffff     ................
  4113a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4113b0:	ffffffff ffffffff ffffffff 00ff0000     ................
  4113c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4113d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4113e0:	ffff0000 ffffffff ffffffff ffffffff     ................
  4113f0:	ffffffff ffffffff ffffffff ffffffff     ................
  411400:	ffffffff ffffffff ffffffff ffffffff     ................
  411410:	ffffffff ffffffff ffffffff ffffffff     ................
  411420:	ffffffff ffffffff ffffffff ffffffff     ................
  411430:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411440:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411450:	0000ff00 ffffffff ffffffff ffffffff     ................
  411460:	ffffffff ffffffff ffffffff ffffffff     ................
  411470:	ffffffff ffffffff ffffffff ffffffff     ................
  411480:	ffffffff ffffffff ffffffff ffffffff     ................
  411490:	ffffffff ffffffff ffffffff ffffffff     ................
  4114a0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  4114b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4114c0:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  4114d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4114e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4114f0:	ffffffff ffffffff ffffffff ffffffff     ................
  411500:	ffffffff ffffffff ffffffff ffffffff     ................
  411510:	ffffffff ffffffff 00ffffff 0000ff00     ................
  411520:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411530:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411540:	ffffff00 ffffffff ffffffff ffffffff     ................
  411550:	ffffffff ffffffff ffffffff ffffffff     ................
  411560:	ffffffff ffffffff ffffffff ffffffff     ................
  411570:	ffffffff ffffffff ffffffff ffffffff     ................
  411580:	ffffffff ffffffff ffffffff ffffffff     ................
  411590:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  4115a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4115b0:	ff0000ff ffff0000 ffffffff ffffffff     ................
  4115c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4115d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4115e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4115f0:	ffffffff ffffffff ffffffff ffffffff     ................
  411600:	ffffffff ffffffff 00ff0000 0000ff00     ................
  411610:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411620:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  411630:	ffffffff ffffffff ffffffff ffffffff     ................
  411640:	ffffffff ffffffff ffffffff ffffffff     ................
  411650:	ffffffff ffffffff ffffffff ffffffff     ................
  411660:	ffffffff ffffffff ffffffff ffffffff     ................
  411670:	ffffffff ffffffff ffffffff ff0000ff     ................
  411680:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411690:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4116a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4116b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4116c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4116d0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  4116e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4116f0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  411700:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411710:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411720:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  411730:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411740:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411750:	0000ff00 ffffffff ffffffff ffffffff     ................
  411760:	ffffffff ffffffff ffffffff ff0000ff     ................
  411770:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411780:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  411790:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4117a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4117b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4117c0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  4117d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4117e0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  4117f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411800:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411810:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  411820:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411830:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411840:	0000ff00 ffffffff ffffffff ffffffff     ................
  411850:	ffffffff ffffffff 0000ffff ff0000ff     ................
  411860:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411870:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  411880:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411890:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4118a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4118b0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  4118c0:	ffffffff ffffffff ffffffff 00ffffff     ................
  4118d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4118e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4118f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411900:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  411910:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411920:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411930:	0000ff00 ffffffff ffffffff ffffffff     ................
  411940:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  411950:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411960:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  411970:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411980:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411990:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4119a0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  4119b0:	ffffffff ffffffff ffffffff 00ffffff     ................
  4119c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4119d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4119e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4119f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  411a00:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411a10:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411a20:	0000ff00 ffffffff ffffffff ffffffff     ................
  411a30:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  411a40:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411a50:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  411a60:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  411a70:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  411a80:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  411a90:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  411aa0:	ffffffff ffffffff ffffffff ffffffff     ................
  411ab0:	ffffffff ffffffff ffffffff ffffffff     ................
  411ac0:	ffffffff ffffffff ffffffff ffffffff     ................
  411ad0:	ffffffff ffffffff ffffffff ffffffff     ................
  411ae0:	ffffffff ffffffff ffffffff ffffffff     ................
  411af0:	ffffffff ffffffff ffffffff ffffffff     ................
  411b00:	ffffffff ffffffff ffffffff ffffffff     ................
  411b10:	ffffffff ffffffff ffffffff ffffffff     ................
  411b20:	ffffffff ffffffff ffffffff ffffffff     ................
  411b30:	ffffffff ffffffff ffffffff ffffffff     ................
  411b40:	ffffffff ffffffff ffffffff ffffffff     ................
  411b50:	ffffffff ffffffff ffffffff ffffffff     ................
  411b60:	ffffffff ffffffff ffffffff ffffffff     ................
  411b70:	ffffffff ffffffff ffffffff ffffffff     ................
  411b80:	ffffffff ffffffff ffffffff ffffffff     ................
  411b90:	ffffffff ffffffff ffffffff ffffffff     ................
  411ba0:	ffffffff ffffffff ffffffff ffffffff     ................
  411bb0:	ffffffff ffffffff ffffffff ffffffff     ................
  411bc0:	ffffffff ffffffff ffffffff ffffffff     ................
  411bd0:	ffffffff ffffffff ffffffff ffffffff     ................
  411be0:	ffffffff ffffffff ffffffff ffffffff     ................
  411bf0:	ffffffff ffffffff ffffffff ffffffff     ................
  411c00:	ffffffff ffffffff ffffffff ffffffff     ................
  411c10:	ffffffff ffffffff ffffffff ffffffff     ................
  411c20:	ffffffff ffffffff ffffffff ffffffff     ................
  411c30:	ffffffff ffffffff ffffffff ffffffff     ................
  411c40:	ffffffff ffffffff ffffffff ffffffff     ................
  411c50:	ffffffff ffffffff ffffffff ffffffff     ................
  411c60:	ffffffff ffffffff ffffffff ffffffff     ................
  411c70:	ffffffff ffffffff ffffffff ffffffff     ................
  411c80:	ffffffff ffffffff ffffffff ffffffff     ................
  411c90:	ffffffff ffffffff ffffffff ffffffff     ................
  411ca0:	ffffffff ffffffff ffffffff ffffffff     ................
  411cb0:	ffffffff ffffffff ffffffff ffffffff     ................
  411cc0:	ffffffff ffffffff ffffffff ffffffff     ................
  411cd0:	ffffffff ffffffff ffffffff ffffffff     ................
  411ce0:	ffffffff ffffffff ffffffff ffffffff     ................
  411cf0:	ffffffff ffffffff ffffffff ffffffff     ................
  411d00:	ffffffff ffffffff ffffffff ffffffff     ................
  411d10:	ffffffff ffffffff ffffffff ffffffff     ................
  411d20:	ffffffff ffffffff ffffffff ffffffff     ................
  411d30:	ffffffff ffffffff ffffffff ffffffff     ................
  411d40:	ffffffff ffffffff ffffffff ffffffff     ................
  411d50:	ffffffff ffffffff ffffffff ffffffff     ................
  411d60:	ffffffff ffffffff ffffffff ffffffff     ................
  411d70:	ffffffff ffffffff ffffffff ffffffff     ................
  411d80:	ffffffff ffffffff ffffffff ffffffff     ................
  411d90:	ffffffff ffffffff ffffffff ffffffff     ................
  411da0:	ffffffff ffffffff ffffffff ffffffff     ................
  411db0:	ffffffff ffffffff ffffffff ffffffff     ................
  411dc0:	ffffffff ffffffff ffffffff ffffffff     ................
  411dd0:	ffffffff ffffffff ffffffff ffffffff     ................
  411de0:	ffffffff ffffffff ffffffff ffffffff     ................
  411df0:	ffffffff ffffffff ffffffff ffffffff     ................
  411e00:	ffffffff ffffffff ffffffff ffffffff     ................
  411e10:	ffffffff ffffffff ffffffff ffffffff     ................
  411e20:	ffffffff ffffffff ffffffff ffffffff     ................
  411e30:	ffffffff ffffffff ffffffff ffffffff     ................
  411e40:	ffffffff ffffffff ffffffff ffffffff     ................
  411e50:	ffffffff ffffffff ffffffff ffffffff     ................
  411e60:	ffffffff ffffffff ffffffff ffffffff     ................
  411e70:	ffffffff ffffffff ffffffff ffffffff     ................
  411e80:	ffffffff ffffffff ffffffff ffffffff     ................
  411e90:	ffffffff ffffffff ffffffff ffffffff     ................
  411ea0:	ffffffff ffffffff ffffffff ffffffff     ................
  411eb0:	ffffffff ffffffff ffffffff ffffffff     ................
  411ec0:	ffffffff ffffffff ffffffff ffffffff     ................
  411ed0:	ffffffff ffffffff ffffffff ffffffff     ................
  411ee0:	ffffffff ffffffff ffffffff ffffffff     ................
  411ef0:	ffffffff ffffffff ffffffff ffffffff     ................
  411f00:	ffffffff ffffffff ffffffff ffffffff     ................
  411f10:	ffffffff ffffffff ffffffff ffffffff     ................
  411f20:	ffffffff ffffffff ffffffff ffffffff     ................
  411f30:	ffffffff ffffffff ffffffff ffffffff     ................
  411f40:	ffffffff ffffffff ffffffff ffffffff     ................
  411f50:	ffffffff ffffffff ffffffff ffffffff     ................
  411f60:	ffffffff ffffffff ffffffff ffffffff     ................
  411f70:	ffffffff ffffffff ffffffff ffffffff     ................
  411f80:	ffffffff ffffffff ffffffff ffffffff     ................
  411f90:	ffffffff ffffffff ffffffff ffffffff     ................
  411fa0:	ffffffff ffffffff ffffffff ffffffff     ................
  411fb0:	ffffffff ffffffff ffffffff ffffffff     ................
  411fc0:	ffffffff ffffffff ffffffff ffffffff     ................
  411fd0:	ffffffff ffffffff ffffffff ffffffff     ................
  411fe0:	ffffffff ffffffff ffffffff ffffffff     ................
  411ff0:	ffffffff ffffffff ffffffff ffffffff     ................
  412000:	ffffffff ffffffff ffffffff ffffffff     ................
  412010:	ffffffff ffffffff ffffffff ffffffff     ................
  412020:	ffffffff ffffffff ffffffff ffffffff     ................
  412030:	ffffffff ffffffff ffffffff ffffffff     ................
  412040:	ffffffff ffffffff ffffffff ffffffff     ................
  412050:	ffffffff ffffffff ffffffff ffffffff     ................
  412060:	ffffffff ffffffff ffffffff ffffffff     ................
  412070:	ffffffff ffffffff ffffffff ffffffff     ................
  412080:	ffffffff ffffffff ffffffff ffffffff     ................
  412090:	ffffffff ffffffff ffffffff ffffffff     ................
  4120a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4120b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4120c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4120d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4120e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4120f0:	ffffffff ffffffff ffffffff ffffffff     ................
  412100:	ffffffff ffffffff ffffffff ffffffff     ................
  412110:	ffffffff ffffffff ffffffff ffffffff     ................
  412120:	ffffffff ffffffff ffffffff ffffffff     ................
  412130:	ffffffff ffffffff ffffffff ffffffff     ................
  412140:	ffffffff ffffffff ffffffff ffffffff     ................
  412150:	ffffffff ffffffff ffffffff ffffffff     ................
  412160:	ffffffff ffffffff ffffffff ffffffff     ................
  412170:	ffffffff ffffffff ffffffff ffffffff     ................
  412180:	ffffffff ffffffff ffffffff ffffffff     ................
  412190:	ffffffff ffffffff ffffffff ffffffff     ................
  4121a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4121b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4121c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4121d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4121e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4121f0:	ffffffff ffffffff ffffffff ffffffff     ................
  412200:	ffffffff ffffffff ffffffff ffffffff     ................
  412210:	ffffffff ffffffff ffffffff ffffffff     ................
  412220:	ffffffff ffffffff ffffffff ffffffff     ................
  412230:	ffffffff ffffffff ffffffff ffffffff     ................
  412240:	ffffffff ffffffff ffffffff ffffffff     ................
  412250:	ffffffff ffffffff ffffffff ffffffff     ................
  412260:	ffffffff ffffffff ffffffff ffffffff     ................
  412270:	ffffffff ffffffff ffffffff ffffffff     ................
  412280:	ffffffff ffffffff ffffffff ffffffff     ................
  412290:	ffffffff ffffffff ffffffff ffffffff     ................

004122a0 <image_data_arial_72_0x33>:
  4122a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4122b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4122c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4122d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4122e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4122f0:	ffffffff ffffffff ffffffff ffffffff     ................
  412300:	ffffffff ffffffff ffffffff ffffffff     ................
  412310:	ffffffff ffffffff ffffffff ffffffff     ................
  412320:	ffffffff ffffffff ffffffff ffffffff     ................
  412330:	ffffffff ffffffff ffffffff ffffffff     ................
  412340:	ffffffff ffffffff ffffffff ffffffff     ................
  412350:	ffffffff ffffffff ffffffff ffffffff     ................
  412360:	ffffffff ffffffff ffffffff ffffffff     ................
  412370:	ffffffff ffffffff ffffffff ffffffff     ................
  412380:	ffffffff ffffffff ffffffff ffffffff     ................
  412390:	ffffffff ffffffff ffffffff ffffffff     ................
  4123a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4123b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4123c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4123d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4123e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4123f0:	ffffffff ffffffff ffffffff ffffffff     ................
  412400:	ffffffff ffffffff ffffffff ffffffff     ................
  412410:	ffffffff ffffffff ffffffff ffffffff     ................
  412420:	ffffffff ffffffff ffffffff ffffffff     ................
  412430:	ffffffff ffffffff ffffffff ffffffff     ................
  412440:	ffffffff ffffffff ffffffff ffffffff     ................
  412450:	ffffffff ffffffff ffffffff ffffffff     ................
  412460:	ffffffff ffffffff ffffffff ffffffff     ................
  412470:	ffffffff ffffffff ffffffff ffffffff     ................
  412480:	ffffffff ffffffff ffffffff ffffffff     ................
  412490:	ffffffff ffffffff ffffffff ffffffff     ................
  4124a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4124b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4124c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4124d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4124e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4124f0:	ffffffff ffffffff ffffffff ffffffff     ................
  412500:	ffffffff ffffffff ffffffff ffffffff     ................
  412510:	ffffffff ffffffff ffffffff ffffffff     ................
  412520:	ffffffff ffffffff ffffffff ffffffff     ................
  412530:	ffffffff ffffffff ffffffff ffffffff     ................
  412540:	ffffffff ffffffff ffffffff ffffffff     ................
  412550:	ffffffff ffffffff ffffffff ffffffff     ................
  412560:	ffffffff ffffffff ffffffff ffffffff     ................
  412570:	ffffffff ffffffff ffffffff ffffffff     ................
  412580:	ffffffff ffffffff ffffffff ffffffff     ................
  412590:	ffffffff ffffffff ffffffff ffffffff     ................
  4125a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4125b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4125c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4125d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4125e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4125f0:	ffffffff ffffffff ffffffff ffffffff     ................
  412600:	ffffffff ffffffff ffffffff ffffffff     ................
  412610:	ffffffff ffffffff ffffffff ffffffff     ................
  412620:	ffffffff ffffffff ffffffff ffffffff     ................
  412630:	ffffffff ffffffff ffffffff ffffffff     ................
  412640:	ffffffff ffffffff ffffffff ffffffff     ................
  412650:	ffffffff ffffffff ffffffff ffffffff     ................
  412660:	ffffffff ffffffff ffffffff ffffffff     ................
  412670:	ffffffff ffffffff ffffffff ffffffff     ................
  412680:	ffffffff ffffffff ffffffff ffffffff     ................
  412690:	ffffffff ffffffff ffffffff ffffffff     ................
  4126a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4126b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4126c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4126d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4126e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4126f0:	ffffffff ffffffff ffffffff ffffffff     ................
  412700:	ffffffff ffffffff ffffffff ffffffff     ................
  412710:	ffffffff ffffffff ffffffff ffffffff     ................
  412720:	ffffffff ffffffff ffffffff ffffffff     ................
  412730:	ffffffff ffffffff ffffffff ffffffff     ................
  412740:	ffffffff ffffffff ffffffff ffffffff     ................
  412750:	ffffffff ffffffff ffffffff ffffffff     ................
  412760:	ffffffff ffffffff ffffffff ffffffff     ................
  412770:	ffffffff ffffffff ffffffff ffffffff     ................
  412780:	ffffffff ffffffff ffffffff ffffffff     ................
  412790:	ffffffff ffffffff ffffffff ffffffff     ................
  4127a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4127b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4127c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4127d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4127e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4127f0:	ffffffff ffffffff ffffffff ffffffff     ................
  412800:	ffffffff ffffffff ffffffff ffffffff     ................
  412810:	ffffffff ffffffff ffffffff ffffffff     ................
  412820:	ffffffff ffffffff ffffffff ffffffff     ................
  412830:	ffffffff ffffffff ffffffff ffffffff     ................
  412840:	ffffffff ffffffff ffffffff ffffffff     ................
  412850:	ffffffff ffffffff ffffffff ffffffff     ................
  412860:	ffffffff ffffffff ffffffff ffffffff     ................
  412870:	ffffffff ffffffff ffffffff ffffffff     ................
  412880:	ffffffff ffffffff ffffffff ffffffff     ................
  412890:	ffffffff ffffffff ffffffff ffffffff     ................
  4128a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4128b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4128c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4128d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4128e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4128f0:	ffffffff ffffffff ffffffff ffffffff     ................
  412900:	ffffffff ffffffff ffffffff ffffffff     ................
  412910:	ffffffff ffffffff ffffffff ffffffff     ................
  412920:	ffffffff ffffffff ffffffff ffffffff     ................
  412930:	ffffffff ffffffff ffffffff ffffffff     ................
  412940:	ffffffff ffffffff ffffffff ffffffff     ................
  412950:	ffffffff ffffffff ffffffff ffffffff     ................
  412960:	ffffffff ffffffff ffffffff ffffffff     ................
  412970:	ffffffff ffffffff ffffffff ffffffff     ................
  412980:	ffffffff ffffffff ffffffff ffffffff     ................
  412990:	ffffffff ffffffff ffffffff ffffffff     ................
  4129a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4129b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4129c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4129d0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  4129e0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  4129f0:	ffffffff ffffffff ffffffff ffffffff     ................
  412a00:	ffffffff ffffffff ffffffff ffffffff     ................
  412a10:	ffffffff ffffffff ffffffff ffffffff     ................
  412a20:	ffffffff ffffffff ffffffff ffffffff     ................
  412a30:	ffffffff ffffffff ffffffff ffffffff     ................
  412a40:	ffffffff ffffffff 00ff0000 0000ff00     ................
  412a50:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412a60:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  412a70:	ffffffff ffffffff ffffffff ffffffff     ................
  412a80:	ffffffff ffffffff ffffffff ffffffff     ................
  412a90:	ffffffff ffffffff ffffffff ffffffff     ................
  412aa0:	ffffffff ffffffff ffffffff ffffffff     ................
  412ab0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  412ac0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  412ad0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  412ae0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  412af0:	ffffffff ffffffff ffffffff ffffffff     ................
  412b00:	ffffffff ffffffff ffffffff ffffffff     ................
  412b10:	ffffffff ffffffff ffffffff ffffffff     ................
  412b20:	ffffffff ffffffff ffffffff 00ff0000     ................
  412b30:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  412b40:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412b50:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  412b60:	0000ff00 ff0000ff ffffffff ffffffff     ................
  412b70:	ffffffff ffffffff ffffffff ffffffff     ................
  412b80:	ffffffff ffffffff ffffffff ffffffff     ................
  412b90:	ffffffff ffffffff ffffffff ffffffff     ................
  412ba0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412bb0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  412bc0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  412bd0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412be0:	00ff0000 ffffff00 ffffffff ffffffff     ................
  412bf0:	ffffffff ffffffff ffffffff ffffffff     ................
  412c00:	ffffffff ffffffff ffffffff ffffffff     ................
  412c10:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  412c20:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  412c30:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412c40:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  412c50:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  412c60:	ffffffff ffffffff ffffffff ffffffff     ................
  412c70:	ffffffff ffffffff ffffffff ffffffff     ................
  412c80:	ffffffff ffffffff 00ffffff 0000ff00     ................
  412c90:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412ca0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  412cb0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  412cc0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412cd0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  412ce0:	ffffffff ffffffff ffffffff ffffffff     ................
  412cf0:	ffffffff ffffffff ffffffff ffffffff     ................
  412d00:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  412d10:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  412d20:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412d30:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  412d40:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  412d50:	ff0000ff ffffffff ffffffff ffffffff     ................
  412d60:	ffffffff ffffffff ffffffff ffffffff     ................
  412d70:	ffffffff ffffffff 00ff0000 0000ff00     ................
  412d80:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412d90:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  412da0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  412db0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412dc0:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  412dd0:	ffffffff ffffffff ffffffff ffffffff     ................
  412de0:	ffffffff ffffffff ffffffff ffffffff     ................
  412df0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  412e00:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  412e10:	ffffffff ffffffff ffffffff ffffffff     ................
  412e20:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  412e30:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  412e40:	ff0000ff ffff0000 ffffffff ffffffff     ................
  412e50:	ffffffff ffffffff ffffffff ffffffff     ................
  412e60:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  412e70:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412e80:	ffff0000 ffffffff ffffffff ffffffff     ................
  412e90:	ffffffff ffffffff ffffffff ffffffff     ................
  412ea0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412eb0:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  412ec0:	ffffffff ffffffff ffffffff ffffffff     ................
  412ed0:	ffffffff ffffffff ffffffff ff0000ff     ................
  412ee0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  412ef0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  412f00:	ffffffff ffffffff ffffffff ffffffff     ................
  412f10:	ffffffff ffffffff ff0000ff 00ff0000     ................
  412f20:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  412f30:	ff0000ff ffff0000 ffffffff ffffffff     ................
  412f40:	ffffffff ffffffff ffffffff ffffffff     ................
  412f50:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  412f60:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412f70:	ffffffff ffffffff ffffffff ffffffff     ................
  412f80:	ffffffff ffffffff ffffffff ffffffff     ................
  412f90:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  412fa0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  412fb0:	ffffff00 ffffffff ffffffff ffffffff     ................
  412fc0:	ffffffff ffffffff ffffffff ff0000ff     ................
  412fd0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  412fe0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  412ff0:	ffffffff ffffffff ffffffff ffffffff     ................
  413000:	ffffffff ffffffff ffffffff 00ff0000     ................
  413010:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413020:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  413030:	ffffffff ffffffff ffffffff ffffffff     ................
  413040:	ffffffff ffffffff ffffffff ffffffff     ................
  413050:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413060:	ffffffff ffffffff ffffffff ffffffff     ................
  413070:	ffffffff ffffffff ffffffff ffffffff     ................
  413080:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  413090:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4130a0:	ffffff00 ffffffff ffffffff ffffffff     ................
  4130b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4130c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4130d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4130e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4130f0:	ffffffff ffffffff ffffffff 00ff0000     ................
  413100:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413110:	ff0000ff ffff0000 ffffffff ffffffff     ................
  413120:	ffffffff ffffffff ffffffff ffffffff     ................
  413130:	ffffffff ffffffff ffffffff ffffffff     ................
  413140:	ffffffff ffffffff ffffffff ffffffff     ................
  413150:	ffffffff ffffffff ffffffff ffffffff     ................
  413160:	ffffffff ffffffff ffffffff ffffffff     ................
  413170:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413180:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  413190:	ffffffff ffffffff ffffffff ffffffff     ................
  4131a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4131b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4131c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4131d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4131e0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  4131f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413200:	ff0000ff ffff0000 ffffffff ffffffff     ................
  413210:	ffffffff ffffffff ffffffff ffffffff     ................
  413220:	ffffffff ffffffff ffffffff ffffffff     ................
  413230:	ffffffff ffffffff ffffffff ffffffff     ................
  413240:	ffffffff ffffffff ffffffff ffffffff     ................
  413250:	ffffffff ffffffff ffffffff 0000ffff     ................
  413260:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413270:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  413280:	ffffffff ffffffff ffffffff ffffffff     ................
  413290:	ffffffff ffffffff ffffffff ffffffff     ................
  4132a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4132b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4132c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4132d0:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  4132e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4132f0:	ff0000ff ffffffff ffffffff ffffffff     ................
  413300:	ffffffff ffffffff ffffffff ffffffff     ................
  413310:	ffffffff ffffffff ffffffff ffffffff     ................
  413320:	ffffffff ffffffff ffffffff ffffffff     ................
  413330:	ffffffff ffffffff ffffffff ffffffff     ................
  413340:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  413350:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413360:	00ff0000 0000ff00 ffffffff ffffffff     ................
  413370:	ffffffff ffffffff ffffffff ffffffff     ................
  413380:	ffffffff ffffffff ffffffff ffffffff     ................
  413390:	ffffffff ffffffff ffffffff ffffffff     ................
  4133a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4133b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4133c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4133d0:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  4133e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4133f0:	ffffffff ffffffff ffffffff ffffffff     ................
  413400:	ffffffff ffffffff ffffffff ffffffff     ................
  413410:	ffffffff ffffffff ffffffff ffffffff     ................
  413420:	ffffffff ffffffff ff0000ff 00ff0000     ................
  413430:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413440:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413450:	ffff0000 ffffffff ffffffff ffffffff     ................
  413460:	ffffffff ffffffff ffffffff ffffffff     ................
  413470:	ffffffff ffffffff ffffffff ffffffff     ................
  413480:	ffffffff ffffffff ffffffff ffffffff     ................
  413490:	ffffffff ffffffff ffffffff ffffffff     ................
  4134a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4134b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4134c0:	0000ff00 ffffffff ffffffff ffffffff     ................
  4134d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4134e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4134f0:	ffffffff ffffffff ffffffff ffffffff     ................
  413500:	ffffffff ffffffff ffffffff ffffffff     ................
  413510:	ffffffff ffffffff ff0000ff 00ff0000     ................
  413520:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413530:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  413540:	ffffffff ffffffff ffffffff ffffffff     ................
  413550:	ffffffff ffffffff ffffffff ffffffff     ................
  413560:	ffffffff ffffffff ffffffff ffffffff     ................
  413570:	ffffffff ffffffff ffffffff ffffffff     ................
  413580:	ffffffff ffffffff ffffffff ffffffff     ................
  413590:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4135a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4135b0:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  4135c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4135d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4135e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4135f0:	ffffffff ffffffff ffffffff ffffffff     ................
  413600:	ffffffff ffffffff ff0000ff 00ff0000     ................
  413610:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413620:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413630:	00ff0000 0000ff00 ffffffff ffffffff     ................
  413640:	ffffffff ffffffff ffffffff ffffffff     ................
  413650:	ffffffff ffffffff ffffffff ffffffff     ................
  413660:	ffffffff ffffffff ffffffff ffffffff     ................
  413670:	ffffffff ffffffff ffffffff ffffffff     ................
  413680:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413690:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4136a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4136b0:	ff0000ff ffffffff ffffffff ffffffff     ................
  4136c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4136d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4136e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4136f0:	ffffffff 0000ffff ff0000ff ffffffff     ................
  413700:	ffffffff ffffffff 00ffffff 0000ff00     ................
  413710:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413720:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  413730:	ffffffff ffffffff ffffffff ffffffff     ................
  413740:	ffffffff ffffffff ffffffff ffffffff     ................
  413750:	ffffffff ffffffff ffffffff ffffffff     ................
  413760:	ffffffff ffffffff ffffffff ffffffff     ................
  413770:	ffffffff ffffffff ffffffff ffffffff     ................
  413780:	ffffffff ffffffff ff0000ff 00ff0000     ................
  413790:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4137a0:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  4137b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4137c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4137d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4137e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4137f0:	ffffffff ffffffff ffffffff ffffffff     ................
  413800:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  413810:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413820:	0000ff00 ffffffff ffffffff ffffffff     ................
  413830:	ffffffff ffffffff ffffffff ffffffff     ................
  413840:	ffffffff ffffffff ffffffff ffffffff     ................
  413850:	ffffffff ffffffff ffffffff ffffffff     ................
  413860:	ffffffff ffffffff ffffffff ffffffff     ................
  413870:	ffffffff ffffffff ffffffff 00ffffff     ................
  413880:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413890:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  4138a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4138b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4138c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4138d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4138e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4138f0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  413900:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413910:	0000ff00 ffffffff ffffffff ffffffff     ................
  413920:	ffffffff ffffffff ffffffff ffffffff     ................
  413930:	ffffffff ffffffff ffffffff ffffffff     ................
  413940:	ffffffff ffffffff ffffffff ffffffff     ................
  413950:	ffffffff ffffffff ffffffff ffffffff     ................
  413960:	ffffffff ffffffff ffffffff ffffffff     ................
  413970:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  413980:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413990:	ffffffff ffffffff ffffffff ffffffff     ................
  4139a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4139b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4139c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4139d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4139e0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  4139f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413a00:	0000ff00 ff0000ff ffffffff ffffffff     ................
  413a10:	ffffffff ffffffff ffffffff ffffffff     ................
  413a20:	ffffffff ffffffff ffffffff ffffffff     ................
  413a30:	ffffffff ffffffff ffffffff ffffffff     ................
  413a40:	ffffffff ffffffff ffffffff ffffffff     ................
  413a50:	ffffffff ffffffff ffffffff ffffffff     ................
  413a60:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  413a70:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413a80:	ffffffff ffffffff ffffffff ffffffff     ................
  413a90:	ffffffff ffffffff ffffffff ffffffff     ................
  413aa0:	ffffffff ffffffff ffffffff ffffffff     ................
  413ab0:	ffffffff ffffffff ffffffff ffffffff     ................
  413ac0:	ffffffff ffffffff ffffffff ffffffff     ................
  413ad0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  413ae0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413af0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  413b00:	ffffffff ffffffff ffffffff ffffffff     ................
  413b10:	ffffffff ffffffff ffffffff 00ffffff     ................
  413b20:	0000ff00 ffffffff ffffffff ffffffff     ................
  413b30:	ffffffff ffffffff ffffffff ffffffff     ................
  413b40:	ffffffff ffffffff ffffffff ffffffff     ................
  413b50:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  413b60:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413b70:	ffffffff ffffffff ffffffff ffffffff     ................
  413b80:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  413b90:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413ba0:	ffffffff ffffffff ffffffff ffffffff     ................
  413bb0:	ffffffff ffffffff ffffffff ffffffff     ................
  413bc0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  413bd0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413be0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  413bf0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  413c00:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413c10:	0000ff00 ff0000ff ffffffff ffffffff     ................
  413c20:	ffffffff ffffffff ffffffff ffffffff     ................
  413c30:	ffffffff ffffffff ffffffff 00ffffff     ................
  413c40:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413c50:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413c60:	ffffffff ffffffff ffffffff ffffffff     ................
  413c70:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  413c80:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413c90:	ffffffff ffffffff ffffffff ffffffff     ................
  413ca0:	ffffffff ffffffff ffffffff ffffffff     ................
  413cb0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  413cc0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413cd0:	0000ff00 ffffffff ffffffff ffffffff     ................
  413ce0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  413cf0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413d00:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  413d10:	ffffffff ffffffff ffffffff ffffffff     ................
  413d20:	ffffffff ffffffff ffffffff 00ff0000     ................
  413d30:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413d40:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  413d50:	ffffffff ffffffff ffffffff ffffffff     ................
  413d60:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  413d70:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413d80:	00ff0000 ffffff00 ffffffff ffffffff     ................
  413d90:	ffffffff ffffffff ffffffff ffffffff     ................
  413da0:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  413db0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413dc0:	0000ff00 ffffffff ffffffff ffffffff     ................
  413dd0:	ffffffff ffffffff ffffffff ff0000ff     ................
  413de0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413df0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413e00:	ffffffff ffffffff ffffffff ffffffff     ................
  413e10:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  413e20:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413e30:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  413e40:	ffffffff ffffffff ffffffff ffffffff     ................
  413e50:	ffffffff ffffffff 00ff0000 0000ff00     ................
  413e60:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413e70:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  413e80:	ffffffff ffffffff 00ff0000 0000ff00     ................
  413e90:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413ea0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413eb0:	ffffff00 ffffffff ffffffff ffffffff     ................
  413ec0:	ffffffff ffffffff ffffffff ffffffff     ................
  413ed0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413ee0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413ef0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413f00:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413f10:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413f20:	ff0000ff ffff0000 ffffffff ffffffff     ................
  413f30:	ffffffff ffffffff ffffffff ffffffff     ................
  413f40:	ffffffff ffffffff 00ffffff 0000ff00     ................
  413f50:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413f60:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  413f70:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413f80:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413f90:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  413fa0:	ffffffff ffffffff ffffffff ffffffff     ................
  413fb0:	ffffffff ffffffff ffffffff ffffffff     ................
  413fc0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  413fd0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  413fe0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  413ff0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  414000:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  414010:	ff0000ff ffffffff ffffffff ffffffff     ................
  414020:	ffffffff ffffffff ffffffff ffffffff     ................
  414030:	ffffffff ffffffff ffffffff ffffffff     ................
  414040:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  414050:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  414060:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  414070:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  414080:	00ff0000 ffffff00 ffffffff ffffffff     ................
  414090:	ffffffff ffffffff ffffffff ffffffff     ................
  4140a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4140b0:	ffffffff ffffffff ffffffff 00ff0000     ................
  4140c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4140d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4140e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4140f0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  414100:	ffffffff ffffffff ffffffff ffffffff     ................
  414110:	ffffffff ffffffff ffffffff ffffffff     ................
  414120:	ffffffff ffffffff ffffffff ffffffff     ................
  414130:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  414140:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  414150:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  414160:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  414170:	ffffffff ffffffff ffffffff ffffffff     ................
  414180:	ffffffff ffffffff ffffffff ffffffff     ................
  414190:	ffffffff ffffffff ffffffff ffffffff     ................
  4141a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4141b0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  4141c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4141d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4141e0:	ffffff00 ffffffff ffffffff ffffffff     ................
  4141f0:	ffffffff ffffffff ffffffff ffffffff     ................
  414200:	ffffffff ffffffff ffffffff ffffffff     ................
  414210:	ffffffff ffffffff ffffffff ffffffff     ................
  414220:	ffffffff ffffffff ffffffff ffffffff     ................
  414230:	ffffffff ffffffff ff0000ff 00ff0000     ................
  414240:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  414250:	ffffffff ffffffff ffffffff ffffffff     ................
  414260:	ffffffff ffffffff ffffffff ffffffff     ................
  414270:	ffffffff ffffffff ffffffff ffffffff     ................
  414280:	ffffffff ffffffff ffffffff ffffffff     ................
  414290:	ffffffff ffffffff ffffffff ffffffff     ................
  4142a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4142b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4142c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4142d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4142e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4142f0:	ffffffff ffffffff ffffffff ffffffff     ................
  414300:	ffffffff ffffffff ffffffff ffffffff     ................
  414310:	ffffffff ffffffff ffffffff ffffffff     ................
  414320:	ffffffff ffffffff ffffffff ffffffff     ................
  414330:	ffffffff ffffffff ffffffff ffffffff     ................
  414340:	ffffffff ffffffff ffffffff ffffffff     ................
  414350:	ffffffff ffffffff ffffffff ffffffff     ................
  414360:	ffffffff ffffffff ffffffff ffffffff     ................
  414370:	ffffffff ffffffff ffffffff ffffffff     ................
  414380:	ffffffff ffffffff ffffffff ffffffff     ................
  414390:	ffffffff ffffffff ffffffff ffffffff     ................
  4143a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4143b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4143c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4143d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4143e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4143f0:	ffffffff ffffffff ffffffff ffffffff     ................
  414400:	ffffffff ffffffff ffffffff ffffffff     ................
  414410:	ffffffff ffffffff ffffffff ffffffff     ................
  414420:	ffffffff ffffffff ffffffff ffffffff     ................
  414430:	ffffffff ffffffff ffffffff ffffffff     ................
  414440:	ffffffff ffffffff ffffffff ffffffff     ................
  414450:	ffffffff ffffffff ffffffff ffffffff     ................
  414460:	ffffffff ffffffff ffffffff ffffffff     ................
  414470:	ffffffff ffffffff ffffffff ffffffff     ................
  414480:	ffffffff ffffffff ffffffff ffffffff     ................
  414490:	ffffffff ffffffff ffffffff ffffffff     ................
  4144a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4144b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4144c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4144d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4144e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4144f0:	ffffffff ffffffff ffffffff ffffffff     ................
  414500:	ffffffff ffffffff ffffffff ffffffff     ................
  414510:	ffffffff ffffffff ffffffff ffffffff     ................
  414520:	ffffffff ffffffff ffffffff ffffffff     ................
  414530:	ffffffff ffffffff ffffffff ffffffff     ................
  414540:	ffffffff ffffffff ffffffff ffffffff     ................
  414550:	ffffffff ffffffff ffffffff ffffffff     ................
  414560:	ffffffff ffffffff ffffffff ffffffff     ................
  414570:	ffffffff ffffffff ffffffff ffffffff     ................
  414580:	ffffffff ffffffff ffffffff ffffffff     ................
  414590:	ffffffff ffffffff ffffffff ffffffff     ................
  4145a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4145b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4145c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4145d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4145e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4145f0:	ffffffff ffffffff ffffffff ffffffff     ................
  414600:	ffffffff ffffffff ffffffff ffffffff     ................
  414610:	ffffffff ffffffff ffffffff ffffffff     ................
  414620:	ffffffff ffffffff ffffffff ffffffff     ................
  414630:	ffffffff ffffffff ffffffff ffffffff     ................
  414640:	ffffffff ffffffff ffffffff ffffffff     ................
  414650:	ffffffff ffffffff ffffffff ffffffff     ................
  414660:	ffffffff ffffffff ffffffff ffffffff     ................
  414670:	ffffffff ffffffff ffffffff ffffffff     ................
  414680:	ffffffff ffffffff ffffffff ffffffff     ................
  414690:	ffffffff ffffffff ffffffff ffffffff     ................
  4146a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4146b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4146c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4146d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4146e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4146f0:	ffffffff ffffffff ffffffff ffffffff     ................
  414700:	ffffffff ffffffff ffffffff ffffffff     ................
  414710:	ffffffff ffffffff ffffffff ffffffff     ................
  414720:	ffffffff ffffffff ffffffff ffffffff     ................
  414730:	ffffffff ffffffff ffffffff ffffffff     ................
  414740:	ffffffff ffffffff ffffffff ffffffff     ................
  414750:	ffffffff ffffffff ffffffff ffffffff     ................
  414760:	ffffffff ffffffff ffffffff ffffffff     ................
  414770:	ffffffff ffffffff ffffffff ffffffff     ................
  414780:	ffffffff ffffffff ffffffff ffffffff     ................
  414790:	ffffffff ffffffff ffffffff ffffffff     ................
  4147a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4147b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4147c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4147d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4147e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4147f0:	ffffffff ffffffff ffffffff ffffffff     ................
  414800:	ffffffff ffffffff ffffffff ffffffff     ................
  414810:	ffffffff ffffffff ffffffff ffffffff     ................
  414820:	ffffffff ffffffff ffffffff ffffffff     ................
  414830:	ffffffff ffffffff ffffffff ffffffff     ................
  414840:	ffffffff ffffffff ffffffff ffffffff     ................
  414850:	ffffffff ffffffff ffffffff ffffffff     ................
  414860:	ffffffff ffffffff ffffffff ffffffff     ................
  414870:	ffffffff ffffffff ffffffff ffffffff     ................
  414880:	ffffffff ffffffff ffffffff ffffffff     ................
  414890:	ffffffff ffffffff ffffffff ffffffff     ................
  4148a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4148b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4148c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4148d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4148e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4148f0:	ffffffff ffffffff ffffffff ffffffff     ................
  414900:	ffffffff ffffffff ffffffff ffffffff     ................
  414910:	ffffffff ffffffff ffffffff ffffffff     ................
  414920:	ffffffff ffffffff ffffffff ffffffff     ................
  414930:	ffffffff ffffffff ffffffff ffffffff     ................
  414940:	ffffffff ffffffff ffffffff ffffffff     ................
  414950:	ffffffff ffffffff ffffffff ffffffff     ................
  414960:	ffffffff ffffffff ffffffff ffffffff     ................
  414970:	ffffffff ffffffff ffffffff ffffffff     ................
  414980:	ffffffff ffffffff ffffffff ffffffff     ................
  414990:	ffffffff ffffffff ffffffff ffffffff     ................
  4149a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4149b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4149c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4149d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4149e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4149f0:	ffffffff ffffffff ffffffff ffffffff     ................

00414a00 <image_data_arial_72_0x34>:
  414a00:	ffffffff ffffffff ffffffff ffffffff     ................
  414a10:	ffffffff ffffffff ffffffff ffffffff     ................
  414a20:	ffffffff ffffffff ffffffff ffffffff     ................
  414a30:	ffffffff ffffffff ffffffff ffffffff     ................
  414a40:	ffffffff ffffffff ffffffff ffffffff     ................
  414a50:	ffffffff ffffffff ffffffff ffffffff     ................
  414a60:	ffffffff ffffffff ffffffff ffffffff     ................
  414a70:	ffffffff ffffffff ffffffff ffffffff     ................
  414a80:	ffffffff ffffffff ffffffff ffffffff     ................
  414a90:	ffffffff ffffffff ffffffff ffffffff     ................
  414aa0:	ffffffff ffffffff ffffffff ffffffff     ................
  414ab0:	ffffffff ffffffff ffffffff ffffffff     ................
  414ac0:	ffffffff ffffffff ffffffff ffffffff     ................
  414ad0:	ffffffff ffffffff ffffffff ffffffff     ................
  414ae0:	ffffffff ffffffff ffffffff ffffffff     ................
  414af0:	ffffffff ffffffff ffffffff ffffffff     ................
  414b00:	ffffffff ffffffff ffffffff ffffffff     ................
  414b10:	ffffffff ffffffff ffffffff ffffffff     ................
  414b20:	ffffffff ffffffff ffffffff ffffffff     ................
  414b30:	ffffffff ffffffff ffffffff ffffffff     ................
  414b40:	ffffffff ffffffff ffffffff ffffffff     ................
  414b50:	ffffffff ffffffff ffffffff ffffffff     ................
  414b60:	ffffffff ffffffff ffffffff ffffffff     ................
  414b70:	ffffffff ffffffff ffffffff ffffffff     ................
  414b80:	ffffffff ffffffff ffffffff ffffffff     ................
  414b90:	ffffffff ffffffff ffffffff ffffffff     ................
  414ba0:	ffffffff ffffffff ffffffff ffffffff     ................
  414bb0:	ffffffff ffffffff ffffffff ffffffff     ................
  414bc0:	ffffffff ffffffff ffffffff ffffffff     ................
  414bd0:	ffffffff ffffffff ffffffff ffffffff     ................
  414be0:	ffffffff ffffffff ffffffff ffffffff     ................
  414bf0:	ffffffff ffffffff ffffffff ffffffff     ................
  414c00:	ffffffff ffffffff ffffffff ffffffff     ................
  414c10:	ffffffff ffffffff ffffffff ffffffff     ................
  414c20:	ffffffff ffffffff ffffffff ffffffff     ................
  414c30:	ffffffff ffffffff ffffffff ffffffff     ................
  414c40:	ffffffff ffffffff ffffffff ffffffff     ................
  414c50:	ffffffff ffffffff ffffffff ffffffff     ................
  414c60:	ffffffff ffffffff ffffffff ffffffff     ................
  414c70:	ffffffff ffffffff ffffffff ffffffff     ................
  414c80:	ffffffff ffffffff ffffffff ffffffff     ................
  414c90:	ffffffff ffffffff ffffffff ffffffff     ................
  414ca0:	ffffffff ffffffff ffffffff ffffffff     ................
  414cb0:	ffffffff ffffffff ffffffff ffffffff     ................
  414cc0:	ffffffff ffffffff ffffffff ffffffff     ................
  414cd0:	ffffffff ffffffff ffffffff ffffffff     ................
  414ce0:	ffffffff ffffffff ffffffff ffffffff     ................
  414cf0:	ffffffff ffffffff ffffffff ffffffff     ................
  414d00:	ffffffff ffffffff ffffffff ffffffff     ................
  414d10:	ffffffff ffffffff ffffffff ffffffff     ................
  414d20:	ffffffff ffffffff ffffffff ffffffff     ................
  414d30:	ffffffff ffffffff ffffffff ffffffff     ................
  414d40:	ffffffff ffffffff ffffffff ffffffff     ................
  414d50:	ffffffff ffffffff ffffffff ffffffff     ................
  414d60:	ffffffff ffffffff ffffffff ffffffff     ................
  414d70:	ffffffff ffffffff ffffffff ffffffff     ................
  414d80:	ffffffff ffffffff ffffffff ffffffff     ................
  414d90:	ffffffff ffffffff ffffffff ffffffff     ................
  414da0:	ffffffff ffffffff ffffffff ffffffff     ................
  414db0:	ffffffff ffffffff ffffffff ffffffff     ................
  414dc0:	ffffffff ffffffff ffffffff ffffffff     ................
  414dd0:	ffffffff ffffffff ffffffff ffffffff     ................
  414de0:	ffffffff ffffffff ffffffff ffffffff     ................
  414df0:	ffffffff ffffffff ffffffff ffffffff     ................
  414e00:	ffffffff ffffffff ffffffff ffffffff     ................
  414e10:	ffffffff ffffffff ffffffff ffffffff     ................
  414e20:	ffffffff ffffffff ffffffff ffffffff     ................
  414e30:	ffffffff ffffffff ffffffff ffffffff     ................
  414e40:	ffffffff ffffffff ffffffff ffffffff     ................
  414e50:	ffffffff ffffffff ffffffff ffffffff     ................
  414e60:	ffffffff ffffffff ffffffff ffffffff     ................
  414e70:	ffffffff ffffffff ffffffff ffffffff     ................
  414e80:	ffffffff ffffffff ffffffff ffffffff     ................
  414e90:	ffffffff ffffffff ffffffff ffffffff     ................
  414ea0:	ffffffff ffffffff ffffffff ffffffff     ................
  414eb0:	ffffffff ffffffff ffffffff ffffffff     ................
  414ec0:	ffffffff ffffffff ffffffff ffffffff     ................
  414ed0:	ffffffff ffffffff ffffffff ffffffff     ................
  414ee0:	ffffffff ffffffff ffffffff ffffffff     ................
  414ef0:	ffffffff ffffffff ffffffff ffffffff     ................
  414f00:	ffffffff ffffffff ffffffff ffffffff     ................
  414f10:	ffffffff ffffffff ffffffff ffffffff     ................
  414f20:	ffffffff ffffffff ffffffff ffffffff     ................
  414f30:	ffffffff ffffffff ffffffff ffffffff     ................
  414f40:	ffffffff ffffffff ffffffff ffffffff     ................
  414f50:	ffffffff ffffffff ffffffff ffffffff     ................
  414f60:	ffffffff ffffffff ffffffff ffffffff     ................
  414f70:	ffffffff ffffffff ffffffff ffffffff     ................
  414f80:	ffffffff ffffffff ffffffff ffffffff     ................
  414f90:	ffffffff ffffffff ffffffff ffffffff     ................
  414fa0:	ffffffff ffffffff ffffffff ffffffff     ................
  414fb0:	ffffffff ffffffff ffffffff ffffffff     ................
  414fc0:	ffffffff ffffffff ffffffff ffffffff     ................
  414fd0:	ffffffff ffffffff ffffffff ffffffff     ................
  414fe0:	ffffffff ffffffff ffffffff ffffffff     ................
  414ff0:	ffffffff ffffffff ffffffff ffffffff     ................
  415000:	ffffffff ffffffff ffffffff ffffffff     ................
  415010:	ffffffff ffffffff ffffffff ffffffff     ................
  415020:	ffffffff ffffffff ffffffff ffffffff     ................
  415030:	ffffffff ffffffff ffffffff ffffffff     ................
  415040:	ffffffff ffffffff ffffffff ffffffff     ................
  415050:	ffffffff ffffffff ffffffff ffffffff     ................
  415060:	ffffffff ffffffff ffffffff ffffffff     ................
  415070:	ffffffff ffffffff ffffffff ffffffff     ................
  415080:	ffffffff ffffffff ffffffff ffffffff     ................
  415090:	ffffffff ffffffff ffffffff ffffffff     ................
  4150a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4150b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4150c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4150d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4150e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4150f0:	ffffffff ffffffff ffffffff ffffffff     ................
  415100:	ffffffff ffffffff ffffffff ffffffff     ................
  415110:	ffffffff ffffffff ffffffff ffffffff     ................
  415120:	ffffffff ffffffff ffffffff ffffffff     ................
  415130:	ffffffff ffffffff ffffffff ffffffff     ................
  415140:	ffffffff ffffffff ffffffff ffffffff     ................
  415150:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415160:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415170:	ffffffff ffffffff ffffffff ffffffff     ................
  415180:	ffffffff ffffffff ffffffff ffffffff     ................
  415190:	ffffffff ffffffff ffffffff ffffffff     ................
  4151a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4151b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4151c0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  4151d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4151e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4151f0:	ffffffff ffffffff ffffffff ffffffff     ................
  415200:	ffffffff ffffffff ffffffff ffffffff     ................
  415210:	ffffffff ffffffff ffffffff ffffffff     ................
  415220:	ffffffff ffffffff ffffffff ffffffff     ................
  415230:	ffffffff ffffffff 00ffffff 0000ff00     ................
  415240:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415250:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415260:	ffffffff ffffffff ffffffff ffffffff     ................
  415270:	ffffffff ffffffff ffffffff ffffffff     ................
  415280:	ffffffff ffffffff ffffffff ffffffff     ................
  415290:	ffffffff ffffffff ffffffff ffffffff     ................
  4152a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4152b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4152c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4152d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4152e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4152f0:	ffffffff ffffffff ffffffff ffffffff     ................
  415300:	ffffffff ffffffff ffffffff ffffffff     ................
  415310:	ffffffff ffffffff ffffffff ffffffff     ................
  415320:	ffffffff ffffffff 00ff0000 0000ff00     ................
  415330:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415340:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415350:	ffffffff ffffffff ffffffff ffffffff     ................
  415360:	ffffffff ffffffff ffffffff ffffffff     ................
  415370:	ffffffff ffffffff ffffffff ffffffff     ................
  415380:	ffffffff ffffffff ffffffff ffffffff     ................
  415390:	ffffffff ffffffff ffffffff ff0000ff     ................
  4153a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4153b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4153c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4153d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4153e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4153f0:	ffffffff ffffffff ffffffff ffffffff     ................
  415400:	ffffffff ffffffff ffffffff ffffffff     ................
  415410:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  415420:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415430:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415440:	ffffffff ffffffff ffffffff ffffffff     ................
  415450:	ffffffff ffffffff ffffffff ffffffff     ................
  415460:	ffffffff ffffffff ffffffff ffffffff     ................
  415470:	ffffffff ffffffff ffffffff ffffffff     ................
  415480:	ffffffff ffffffff 0000ffff ff0000ff     ................
  415490:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4154a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4154b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4154c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4154d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4154e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4154f0:	ffffffff ffffffff ffffffff 00ffffff     ................
  415500:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415510:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415520:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415530:	ffffffff ffffffff ffffffff ffffffff     ................
  415540:	ffffffff ffffffff ffffffff ffffffff     ................
  415550:	ffffffff ffffffff ffffffff ffffffff     ................
  415560:	ffffffff ffffffff ffffffff ffffffff     ................
  415570:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  415580:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  415590:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4155a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4155b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4155c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4155d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4155e0:	ffffffff ffffffff ffffffff 00ff0000     ................
  4155f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415600:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415610:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415620:	ffffffff ffffffff ffffffff ffffffff     ................
  415630:	ffffffff ffffffff ffffffff ffffffff     ................
  415640:	ffffffff ffffffff ffffffff ffffffff     ................
  415650:	ffffffff ffffffff ffffffff ffffffff     ................
  415660:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415670:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  415680:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415690:	ffffffff ffffffff ffffffff ffffffff     ................
  4156a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4156b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4156c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4156d0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  4156e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4156f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415700:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415710:	ffffffff ffffffff ffffffff ffffffff     ................
  415720:	ffffffff ffffffff ffffffff ffffffff     ................
  415730:	ffffffff ffffffff ffffffff ffffffff     ................
  415740:	ffffffff ffffffff ffffffff 0000ffff     ................
  415750:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415760:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  415770:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415780:	ffffffff ffffffff ffffffff ffffffff     ................
  415790:	ffffffff ffffffff ffffffff ffffffff     ................
  4157a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4157b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4157c0:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  4157d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4157e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4157f0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415800:	ffffffff ffffffff ffffffff ffffffff     ................
  415810:	ffffffff ffffffff ffffffff ffffffff     ................
  415820:	ffffffff ffffffff ffffffff ffffffff     ................
  415830:	ffffffff ffffffff 00ff0000 0000ff00     ................
  415840:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415850:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  415860:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415870:	ffffffff ffffffff ffffffff ffffffff     ................
  415880:	ffffffff ffffffff ffffffff ffffffff     ................
  415890:	ffffffff ffffffff ffffffff ffffffff     ................
  4158a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4158b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4158c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4158d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4158e0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  4158f0:	ffffffff ffffffff ffffffff ffffffff     ................
  415900:	ffffffff ffffffff ffffffff ffffffff     ................
  415910:	ffffffff ffffffff ffffffff ffffffff     ................
  415920:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  415930:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415940:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  415950:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415960:	ffffffff ffffffff ffffffff ffffffff     ................
  415970:	ffffffff ffffffff ffffffff ffffffff     ................
  415980:	ffffffff ffffffff ffffffff ffffffff     ................
  415990:	ffffffff ffffffff 0000ffff ff0000ff     ................
  4159a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4159b0:	0000ff00 ffffffff 00ffffff 0000ff00     ................
  4159c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4159d0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  4159e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4159f0:	ffffffff ffffffff ffffffff ffffffff     ................
  415a00:	ffffffff ffffffff ffffffff ffffffff     ................
  415a10:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  415a20:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  415a30:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  415a40:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415a50:	ffffffff ffffffff ffffffff ffffffff     ................
  415a60:	ffffffff ffffffff ffffffff ffffffff     ................
  415a70:	ffffffff ffffffff ffffffff ffffffff     ................
  415a80:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  415a90:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  415aa0:	ffffff00 ffffffff 00ffffff 0000ff00     ................
  415ab0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415ac0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415ad0:	ffffffff ffffffff ffffffff ffffffff     ................
  415ae0:	ffffffff ffffffff ffffffff ffffffff     ................
  415af0:	ffffffff ffffffff ffffffff 00ff0000     ................
  415b00:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415b10:	ff0000ff ffff0000 ffffffff ffffffff     ................
  415b20:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  415b30:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415b40:	ffffffff ffffffff ffffffff ffffffff     ................
  415b50:	ffffffff ffffffff ffffffff ffffffff     ................
  415b60:	ffffffff ffffffff ffffffff ffffffff     ................
  415b70:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  415b80:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  415b90:	ffffffff ffffffff 00ffffff 0000ff00     ................
  415ba0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415bb0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415bc0:	ffffffff ffffffff ffffffff ffffffff     ................
  415bd0:	ffffffff ffffffff ffffffff ffffffff     ................
  415be0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  415bf0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415c00:	ff0000ff ffffffff ffffffff ffffffff     ................
  415c10:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  415c20:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415c30:	ffffffff ffffffff ffffffff ffffffff     ................
  415c40:	ffffffff ffffffff ffffffff ffffffff     ................
  415c50:	ffffffff ffffffff ffffffff 0000ffff     ................
  415c60:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415c70:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415c80:	ffffffff ffffffff 00ffffff 0000ff00     ................
  415c90:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415ca0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415cb0:	ffffffff ffffffff ffffffff ffffffff     ................
  415cc0:	ffffffff ffffffff ffffffff ffffffff     ................
  415cd0:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  415ce0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415cf0:	ffffffff ffffffff ffffffff ffffffff     ................
  415d00:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  415d10:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415d20:	ffffffff ffffffff ffffffff ffffffff     ................
  415d30:	ffffffff ffffffff ffffffff ffffffff     ................
  415d40:	ffffffff ffffffff 00ffffff 0000ff00     ................
  415d50:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415d60:	00ff0000 ffffff00 ffffffff ffffffff     ................
  415d70:	ffffffff ffffffff 00ffffff 0000ff00     ................
  415d80:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415d90:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415da0:	ffffffff ffffffff ffffffff ffffffff     ................
  415db0:	ffffffff ffffffff ffffffff ffffffff     ................
  415dc0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  415dd0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  415de0:	ffffffff ffffffff ffffffff ffffffff     ................
  415df0:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  415e00:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415e10:	ffffffff ffffffff ffffffff ffffffff     ................
  415e20:	ffffffff ffffffff ffffffff ffffffff     ................
  415e30:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  415e40:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415e50:	ffff0000 ffffffff ffffffff ffffffff     ................
  415e60:	ffffffff ffffffff 00ffffff 0000ff00     ................
  415e70:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415e80:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415e90:	ffffffff ffffffff ffffffff ffffffff     ................
  415ea0:	ffffffff ffffffff ffffffff ff0000ff     ................
  415eb0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  415ec0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  415ed0:	ffffffff ffffffff ffffffff ffffffff     ................
  415ee0:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  415ef0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415f00:	ffffffff ffffffff ffffffff ffffffff     ................
  415f10:	ffffffff ffffffff ffffffff ffffffff     ................
  415f20:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  415f30:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  415f40:	ffffffff ffffffff ffffffff ffffffff     ................
  415f50:	ffffffff ffffffff 00ffffff 0000ff00     ................
  415f60:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  415f70:	00ff0000 0000ff00 ffffffff ffffffff     ................
  415f80:	ffffffff ffffffff ffffffff ffffffff     ................
  415f90:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  415fa0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  415fb0:	0000ff00 ffffffff ffffffff ffffffff     ................
  415fc0:	ffffffff ffffffff ffffffff ffffffff     ................
  415fd0:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  415fe0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  415ff0:	ffffffff ffffffff ffffffff ffffffff     ................
  416000:	ffffffff ffffffff ffffffff 00ffffff     ................
  416010:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416020:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  416030:	ffffffff ffffffff ffffffff ffffffff     ................
  416040:	ffffffff ffffffff 00ffffff 0000ff00     ................
  416050:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  416060:	00ff0000 0000ff00 ffffffff ffffffff     ................
  416070:	ffffffff ffffffff ffffffff ffffffff     ................
  416080:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  416090:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4160a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4160b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4160c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4160d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4160e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4160f0:	ffff0000 ffffffff ffffffff 00ff0000     ................
  416100:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416110:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  416120:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416130:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416140:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  416150:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416160:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  416170:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  416180:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416190:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4161a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4161b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4161c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4161d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4161e0:	ffff0000 ffffffff ffffffff 00ff0000     ................
  4161f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416200:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  416210:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416220:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416230:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  416240:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416250:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  416260:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  416270:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416280:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416290:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4162a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4162b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4162c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4162d0:	ffff0000 ffffffff ffffffff 00ff0000     ................
  4162e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4162f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  416300:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416310:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416320:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  416330:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416340:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  416350:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  416360:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416370:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416380:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  416390:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4163a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4163b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4163c0:	ffff0000 ffffffff ffffffff 00ff0000     ................
  4163d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4163e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4163f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416400:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416410:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  416420:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416430:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  416440:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  416450:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416460:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416470:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  416480:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  416490:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4164a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4164b0:	ffff0000 ffffffff ffffffff ffffffff     ................
  4164c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4164d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4164e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4164f0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  416500:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  416510:	00ff0000 0000ff00 ffffffff ffffffff     ................
  416520:	ffffffff ffffffff ffffffff ffffffff     ................
  416530:	ffffffff ffffffff ffffffff ffffffff     ................
  416540:	ffffffff ffffffff ffffffff ffffffff     ................
  416550:	ffffffff ffffffff ffffffff ffffffff     ................
  416560:	ffffffff ffffffff ffffffff ffffffff     ................
  416570:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  416580:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416590:	ffffffff ffffffff ffffffff ffffffff     ................
  4165a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4165b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4165c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4165d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4165e0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  4165f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  416600:	00ff0000 0000ff00 ffffffff ffffffff     ................
  416610:	ffffffff ffffffff ffffffff ffffffff     ................
  416620:	ffffffff ffffffff ffffffff ffffffff     ................
  416630:	ffffffff ffffffff ffffffff ffffffff     ................
  416640:	ffffffff ffffffff ffffffff ffffffff     ................
  416650:	ffffffff ffffffff ffffffff ffffffff     ................
  416660:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  416670:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416680:	ffffffff ffffffff ffffffff ffffffff     ................
  416690:	ffffffff ffffffff ffffffff ffffffff     ................
  4166a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4166b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4166c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4166d0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  4166e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4166f0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  416700:	ffffffff ffffffff ffffffff ffffffff     ................
  416710:	ffffffff ffffffff ffffffff ffffffff     ................
  416720:	ffffffff ffffffff ffffffff ffffffff     ................
  416730:	ffffffff ffffffff ffffffff ffffffff     ................
  416740:	ffffffff ffffffff ffffffff ffffffff     ................
  416750:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  416760:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416770:	ffffffff ffffffff ffffffff ffffffff     ................
  416780:	ffffffff ffffffff ffffffff ffffffff     ................
  416790:	ffffffff ffffffff ffffffff ffffffff     ................
  4167a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4167b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4167c0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  4167d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4167e0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  4167f0:	ffffffff ffffffff ffffffff ffffffff     ................
  416800:	ffffffff ffffffff ffffffff ffffffff     ................
  416810:	ffffffff ffffffff ffffffff ffffffff     ................
  416820:	ffffffff ffffffff ffffffff ffffffff     ................
  416830:	ffffffff ffffffff ffffffff ffffffff     ................
  416840:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  416850:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416860:	ffffffff ffffffff ffffffff ffffffff     ................
  416870:	ffffffff ffffffff ffffffff ffffffff     ................
  416880:	ffffffff ffffffff ffffffff ffffffff     ................
  416890:	ffffffff ffffffff ffffffff ffffffff     ................
  4168a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4168b0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  4168c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4168d0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  4168e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4168f0:	ffffffff ffffffff ffffffff ffffffff     ................
  416900:	ffffffff ffffffff ffffffff ffffffff     ................
  416910:	ffffffff ffffffff ffffffff ffffffff     ................
  416920:	ffffffff ffffffff ffffffff ffffffff     ................
  416930:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  416940:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  416950:	ffffffff ffffffff ffffffff ffffffff     ................
  416960:	ffffffff ffffffff ffffffff ffffffff     ................
  416970:	ffffffff ffffffff ffffffff ffffffff     ................
  416980:	ffffffff ffffffff ffffffff ffffffff     ................
  416990:	ffffffff ffffffff ffffffff ffffffff     ................
  4169a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4169b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4169c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4169d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4169e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4169f0:	ffffffff ffffffff ffffffff ffffffff     ................
  416a00:	ffffffff ffffffff ffffffff ffffffff     ................
  416a10:	ffffffff ffffffff ffffffff ffffffff     ................
  416a20:	ffffffff ffffffff ffffffff ffffffff     ................
  416a30:	ffffffff ffffffff ffffffff ffffffff     ................
  416a40:	ffffffff ffffffff ffffffff ffffffff     ................
  416a50:	ffffffff ffffffff ffffffff ffffffff     ................
  416a60:	ffffffff ffffffff ffffffff ffffffff     ................
  416a70:	ffffffff ffffffff ffffffff ffffffff     ................
  416a80:	ffffffff ffffffff ffffffff ffffffff     ................
  416a90:	ffffffff ffffffff ffffffff ffffffff     ................
  416aa0:	ffffffff ffffffff ffffffff ffffffff     ................
  416ab0:	ffffffff ffffffff ffffffff ffffffff     ................
  416ac0:	ffffffff ffffffff ffffffff ffffffff     ................
  416ad0:	ffffffff ffffffff ffffffff ffffffff     ................
  416ae0:	ffffffff ffffffff ffffffff ffffffff     ................
  416af0:	ffffffff ffffffff ffffffff ffffffff     ................
  416b00:	ffffffff ffffffff ffffffff ffffffff     ................
  416b10:	ffffffff ffffffff ffffffff ffffffff     ................
  416b20:	ffffffff ffffffff ffffffff ffffffff     ................
  416b30:	ffffffff ffffffff ffffffff ffffffff     ................
  416b40:	ffffffff ffffffff ffffffff ffffffff     ................
  416b50:	ffffffff ffffffff ffffffff ffffffff     ................
  416b60:	ffffffff ffffffff ffffffff ffffffff     ................
  416b70:	ffffffff ffffffff ffffffff ffffffff     ................
  416b80:	ffffffff ffffffff ffffffff ffffffff     ................
  416b90:	ffffffff ffffffff ffffffff ffffffff     ................
  416ba0:	ffffffff ffffffff ffffffff ffffffff     ................
  416bb0:	ffffffff ffffffff ffffffff ffffffff     ................
  416bc0:	ffffffff ffffffff ffffffff ffffffff     ................
  416bd0:	ffffffff ffffffff ffffffff ffffffff     ................
  416be0:	ffffffff ffffffff ffffffff ffffffff     ................
  416bf0:	ffffffff ffffffff ffffffff ffffffff     ................
  416c00:	ffffffff ffffffff ffffffff ffffffff     ................
  416c10:	ffffffff ffffffff ffffffff ffffffff     ................
  416c20:	ffffffff ffffffff ffffffff ffffffff     ................
  416c30:	ffffffff ffffffff ffffffff ffffffff     ................
  416c40:	ffffffff ffffffff ffffffff ffffffff     ................
  416c50:	ffffffff ffffffff ffffffff ffffffff     ................
  416c60:	ffffffff ffffffff ffffffff ffffffff     ................
  416c70:	ffffffff ffffffff ffffffff ffffffff     ................
  416c80:	ffffffff ffffffff ffffffff ffffffff     ................
  416c90:	ffffffff ffffffff ffffffff ffffffff     ................
  416ca0:	ffffffff ffffffff ffffffff ffffffff     ................
  416cb0:	ffffffff ffffffff ffffffff ffffffff     ................
  416cc0:	ffffffff ffffffff ffffffff ffffffff     ................
  416cd0:	ffffffff ffffffff ffffffff ffffffff     ................
  416ce0:	ffffffff ffffffff ffffffff ffffffff     ................
  416cf0:	ffffffff ffffffff ffffffff ffffffff     ................
  416d00:	ffffffff ffffffff ffffffff ffffffff     ................
  416d10:	ffffffff ffffffff ffffffff ffffffff     ................
  416d20:	ffffffff ffffffff ffffffff ffffffff     ................
  416d30:	ffffffff ffffffff ffffffff ffffffff     ................
  416d40:	ffffffff ffffffff ffffffff ffffffff     ................
  416d50:	ffffffff ffffffff ffffffff ffffffff     ................
  416d60:	ffffffff ffffffff ffffffff ffffffff     ................
  416d70:	ffffffff ffffffff ffffffff ffffffff     ................
  416d80:	ffffffff ffffffff ffffffff ffffffff     ................
  416d90:	ffffffff ffffffff ffffffff ffffffff     ................
  416da0:	ffffffff ffffffff ffffffff ffffffff     ................
  416db0:	ffffffff ffffffff ffffffff ffffffff     ................
  416dc0:	ffffffff ffffffff ffffffff ffffffff     ................
  416dd0:	ffffffff ffffffff ffffffff ffffffff     ................
  416de0:	ffffffff ffffffff ffffffff ffffffff     ................
  416df0:	ffffffff ffffffff ffffffff ffffffff     ................
  416e00:	ffffffff ffffffff ffffffff ffffffff     ................
  416e10:	ffffffff ffffffff ffffffff ffffffff     ................
  416e20:	ffffffff ffffffff ffffffff ffffffff     ................
  416e30:	ffffffff ffffffff ffffffff ffffffff     ................
  416e40:	ffffffff ffffffff ffffffff ffffffff     ................
  416e50:	ffffffff ffffffff ffffffff ffffffff     ................
  416e60:	ffffffff ffffffff ffffffff ffffffff     ................
  416e70:	ffffffff ffffffff ffffffff ffffffff     ................
  416e80:	ffffffff ffffffff ffffffff ffffffff     ................
  416e90:	ffffffff ffffffff ffffffff ffffffff     ................
  416ea0:	ffffffff ffffffff ffffffff ffffffff     ................
  416eb0:	ffffffff ffffffff ffffffff ffffffff     ................
  416ec0:	ffffffff ffffffff ffffffff ffffffff     ................
  416ed0:	ffffffff ffffffff ffffffff ffffffff     ................
  416ee0:	ffffffff ffffffff ffffffff ffffffff     ................
  416ef0:	ffffffff ffffffff ffffffff ffffffff     ................
  416f00:	ffffffff ffffffff ffffffff ffffffff     ................
  416f10:	ffffffff ffffffff ffffffff ffffffff     ................
  416f20:	ffffffff ffffffff ffffffff ffffffff     ................
  416f30:	ffffffff ffffffff ffffffff ffffffff     ................
  416f40:	ffffffff ffffffff ffffffff ffffffff     ................
  416f50:	ffffffff ffffffff ffffffff ffffffff     ................
  416f60:	ffffffff ffffffff ffffffff ffffffff     ................
  416f70:	ffffffff ffffffff ffffffff ffffffff     ................
  416f80:	ffffffff ffffffff ffffffff ffffffff     ................
  416f90:	ffffffff ffffffff ffffffff ffffffff     ................
  416fa0:	ffffffff ffffffff ffffffff ffffffff     ................
  416fb0:	ffffffff ffffffff ffffffff ffffffff     ................
  416fc0:	ffffffff ffffffff ffffffff ffffffff     ................
  416fd0:	ffffffff ffffffff ffffffff ffffffff     ................
  416fe0:	ffffffff ffffffff ffffffff ffffffff     ................
  416ff0:	ffffffff ffffffff ffffffff ffffffff     ................
  417000:	ffffffff ffffffff ffffffff ffffffff     ................
  417010:	ffffffff ffffffff ffffffff ffffffff     ................
  417020:	ffffffff ffffffff ffffffff ffffffff     ................
  417030:	ffffffff ffffffff ffffffff ffffffff     ................
  417040:	ffffffff ffffffff ffffffff ffffffff     ................
  417050:	ffffffff ffffffff ffffffff ffffffff     ................
  417060:	ffffffff ffffffff ffffffff ffffffff     ................
  417070:	ffffffff ffffffff ffffffff ffffffff     ................
  417080:	ffffffff ffffffff ffffffff ffffffff     ................
  417090:	ffffffff ffffffff ffffffff ffffffff     ................
  4170a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4170b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4170c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4170d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4170e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4170f0:	ffffffff ffffffff ffffffff ffffffff     ................
  417100:	ffffffff ffffffff ffffffff ffffffff     ................
  417110:	ffffffff ffffffff ffffffff ffffffff     ................
  417120:	ffffffff ffffffff ffffffff ffffffff     ................
  417130:	ffffffff ffffffff ffffffff ffffffff     ................
  417140:	ffffffff ffffffff ffffffff ffffffff     ................
  417150:	ffffffff ffffffff ffffffff ffffffff     ................

00417160 <image_data_arial_72_0x35>:
  417160:	ffffffff ffffffff ffffffff ffffffff     ................
  417170:	ffffffff ffffffff ffffffff ffffffff     ................
  417180:	ffffffff ffffffff ffffffff ffffffff     ................
  417190:	ffffffff ffffffff ffffffff ffffffff     ................
  4171a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4171b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4171c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4171d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4171e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4171f0:	ffffffff ffffffff ffffffff ffffffff     ................
  417200:	ffffffff ffffffff ffffffff ffffffff     ................
  417210:	ffffffff ffffffff ffffffff ffffffff     ................
  417220:	ffffffff ffffffff ffffffff ffffffff     ................
  417230:	ffffffff ffffffff ffffffff ffffffff     ................
  417240:	ffffffff ffffffff ffffffff ffffffff     ................
  417250:	ffffffff ffffffff ffffffff ffffffff     ................
  417260:	ffffffff ffffffff ffffffff ffffffff     ................
  417270:	ffffffff ffffffff ffffffff ffffffff     ................
  417280:	ffffffff ffffffff ffffffff ffffffff     ................
  417290:	ffffffff ffffffff ffffffff ffffffff     ................
  4172a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4172b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4172c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4172d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4172e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4172f0:	ffffffff ffffffff ffffffff ffffffff     ................
  417300:	ffffffff ffffffff ffffffff ffffffff     ................
  417310:	ffffffff ffffffff ffffffff ffffffff     ................
  417320:	ffffffff ffffffff ffffffff ffffffff     ................
  417330:	ffffffff ffffffff ffffffff ffffffff     ................
  417340:	ffffffff ffffffff ffffffff ffffffff     ................
  417350:	ffffffff ffffffff ffffffff ffffffff     ................
  417360:	ffffffff ffffffff ffffffff ffffffff     ................
  417370:	ffffffff ffffffff ffffffff ffffffff     ................
  417380:	ffffffff ffffffff ffffffff ffffffff     ................
  417390:	ffffffff ffffffff ffffffff ffffffff     ................
  4173a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4173b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4173c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4173d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4173e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4173f0:	ffffffff ffffffff ffffffff ffffffff     ................
  417400:	ffffffff ffffffff ffffffff ffffffff     ................
  417410:	ffffffff ffffffff ffffffff ffffffff     ................
  417420:	ffffffff ffffffff ffffffff ffffffff     ................
  417430:	ffffffff ffffffff ffffffff ffffffff     ................
  417440:	ffffffff ffffffff ffffffff ffffffff     ................
  417450:	ffffffff ffffffff ffffffff ffffffff     ................
  417460:	ffffffff ffffffff ffffffff ffffffff     ................
  417470:	ffffffff ffffffff ffffffff ffffffff     ................
  417480:	ffffffff ffffffff ffffffff ffffffff     ................
  417490:	ffffffff ffffffff ffffffff ffffffff     ................
  4174a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4174b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4174c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4174d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4174e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4174f0:	ffffffff ffffffff ffffffff ffffffff     ................
  417500:	ffffffff ffffffff ffffffff ffffffff     ................
  417510:	ffffffff ffffffff ffffffff ffffffff     ................
  417520:	ffffffff ffffffff ffffffff ffffffff     ................
  417530:	ffffffff ffffffff ffffffff ffffffff     ................
  417540:	ffffffff ffffffff ffffffff ffffffff     ................
  417550:	ffffffff ffffffff ffffffff ffffffff     ................
  417560:	ffffffff ffffffff ffffffff ffffffff     ................
  417570:	ffffffff ffffffff ffffffff ffffffff     ................
  417580:	ffffffff ffffffff ffffffff ffffffff     ................
  417590:	ffffffff ffffffff ffffffff ffffffff     ................
  4175a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4175b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4175c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4175d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4175e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4175f0:	ffffffff ffffffff ffffffff ffffffff     ................
  417600:	ffffffff ffffffff ffffffff ffffffff     ................
  417610:	ffffffff ffffffff ffffffff ffffffff     ................
  417620:	ffffffff ffffffff ffffffff ffffffff     ................
  417630:	ffffffff ffffffff ffffffff ffffffff     ................
  417640:	ffffffff ffffffff ffffffff ffffffff     ................
  417650:	ffffffff ffffffff ffffffff ffffffff     ................
  417660:	ffffffff ffffffff ffffffff ffffffff     ................
  417670:	ffffffff ffffffff ffffffff ffffffff     ................
  417680:	ffffffff ffffffff ffffffff ffffffff     ................
  417690:	ffffffff ffffffff ffffffff ffffffff     ................
  4176a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4176b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4176c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4176d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4176e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4176f0:	ffffffff ffffffff ffffffff ffffffff     ................
  417700:	ffffffff ffffffff ffffffff ffffffff     ................
  417710:	ffffffff ffffffff ffffffff ffffffff     ................
  417720:	ffffffff ffffffff ffffffff ffffffff     ................
  417730:	ffffffff ffffffff ffffffff ffffffff     ................
  417740:	ffffffff ffffffff ffffffff ffffffff     ................
  417750:	ffffffff ffffffff ffffffff ffffffff     ................
  417760:	ffffffff ffffffff ffffffff ffffffff     ................
  417770:	ffffffff ffffffff ffffffff ffffffff     ................
  417780:	ffffffff ffffffff ffffffff ffffffff     ................
  417790:	ffffffff ffffffff ffffffff ffffffff     ................
  4177a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4177b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4177c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4177d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4177e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4177f0:	ffffffff ffffffff ffffffff ffffffff     ................
  417800:	ffffffff ffffffff ffffffff ffffffff     ................
  417810:	ffffffff ffffffff ffffffff ffffffff     ................
  417820:	ffffffff ffffffff ffffffff ffffffff     ................
  417830:	ffffffff ffffffff ffffffff ffffffff     ................
  417840:	ffffffff ffffffff ffffffff ffffffff     ................
  417850:	ffffffff ffffffff ffffffff ffffffff     ................
  417860:	ffffffff ffffffff ffffffff ffffffff     ................
  417870:	ffffffff ffffffff ffffffff ffffffff     ................
  417880:	ffffffff ffffffff ffffffff ffffffff     ................
  417890:	ffffffff ffffffff ffffffff ffffffff     ................
  4178a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4178b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4178c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4178d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4178e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4178f0:	ffffffff ffffffff ffffffff 00ff0000     ................
  417900:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417910:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417920:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  417930:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417940:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  417950:	ffffffff ffffffff ffffffff ffffffff     ................
  417960:	ffffffff ffffffff ffffffff ffffffff     ................
  417970:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  417980:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  417990:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4179a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4179b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4179c0:	0000ff00 ffffffff ffffffff ffffffff     ................
  4179d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4179e0:	ffffffff ffffffff ffffffff 00ff0000     ................
  4179f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417a00:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417a10:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  417a20:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417a30:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  417a40:	ffffffff ffffffff ffffffff ffffffff     ................
  417a50:	ffffffff ffffffff ffffffff ffffffff     ................
  417a60:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  417a70:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  417a80:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417a90:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417aa0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  417ab0:	0000ff00 ffffffff ffffffff ffffffff     ................
  417ac0:	ffffffff ffffffff ffffffff ffffffff     ................
  417ad0:	ffffffff ffffffff ffffffff 00ff0000     ................
  417ae0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417af0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417b00:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  417b10:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417b20:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  417b30:	ffffffff ffffffff ffffffff ffffffff     ................
  417b40:	ffffffff ffffffff ffffffff ffffffff     ................
  417b50:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417b60:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  417b70:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417b80:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417b90:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  417ba0:	0000ff00 ffffffff ffffffff ffffffff     ................
  417bb0:	ffffffff ffffffff ffffffff ffffffff     ................
  417bc0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  417bd0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417be0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417bf0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  417c00:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417c10:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  417c20:	ffffffff ffffffff ffffffff ffffffff     ................
  417c30:	ffffffff ffffffff ffffffff ffffffff     ................
  417c40:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417c50:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  417c60:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417c70:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417c80:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  417c90:	0000ff00 ffffffff ffffffff ffffffff     ................
  417ca0:	ffffffff ffffffff ffffffff ffffffff     ................
  417cb0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  417cc0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417cd0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417ce0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  417cf0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417d00:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  417d10:	ffffffff ffffffff ffffffff ffffffff     ................
  417d20:	ffffffff ffffffff ffffffff ffffffff     ................
  417d30:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417d40:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  417d50:	ffffffff ffffffff ffffffff ffffffff     ................
  417d60:	ffffffff ffffffff ffffffff ffffffff     ................
  417d70:	ffffffff ffffffff ffffffff ffffffff     ................
  417d80:	ffffffff ffffffff ffffffff ffffffff     ................
  417d90:	ffffffff ffffffff ffffffff ffffffff     ................
  417da0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  417db0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417dc0:	ff0000ff ffffffff ffffffff ffffffff     ................
  417dd0:	ffffffff ffffffff ffffffff ffffffff     ................
  417de0:	ffffffff ffffffff ffffffff ffffffff     ................
  417df0:	ffffffff ffffffff ffffffff ffffffff     ................
  417e00:	ffffffff ffffffff ffffffff ffffffff     ................
  417e10:	ffffffff ffffffff ffffffff 0000ffff     ................
  417e20:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417e30:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  417e40:	ffffffff ffffffff ffffffff ffffffff     ................
  417e50:	ffffffff ffffffff ffffffff ffffffff     ................
  417e60:	ffffffff ffffffff ffffffff ffffffff     ................
  417e70:	ffffffff ffffffff ffffffff ffffffff     ................
  417e80:	ffffffff ffffffff ffffffff ffffffff     ................
  417e90:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  417ea0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417eb0:	ffffffff ffffffff ffffffff ffffffff     ................
  417ec0:	ffffffff ffffffff ffffffff ffffffff     ................
  417ed0:	ffffffff ffffffff ffffffff ffffffff     ................
  417ee0:	ffffffff ffffffff ffffffff ffffffff     ................
  417ef0:	ffffffff ffffffff ffffffff ffffffff     ................
  417f00:	ffffffff ffffffff ffffffff 0000ffff     ................
  417f10:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  417f20:	00ff0000 0000ff00 ffffffff ffffffff     ................
  417f30:	ffffffff ffffffff ffffffff ffffffff     ................
  417f40:	ffffffff ffffffff ffffffff ffffffff     ................
  417f50:	ffffffff ffffffff ffffffff ffffffff     ................
  417f60:	ffffffff ffffffff ffffffff ffffffff     ................
  417f70:	ffffffff ffffffff ffffffff ffffffff     ................
  417f80:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  417f90:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  417fa0:	ffffffff ffffffff ffffffff ffffffff     ................
  417fb0:	ffffffff ffffffff ffffffff ffffffff     ................
  417fc0:	ffffffff ffffffff ffffffff ffffffff     ................
  417fd0:	ffffffff ffffffff ffffffff ffffffff     ................
  417fe0:	ffffffff ffffffff ffffffff ffffffff     ................
  417ff0:	ffffffff ffffffff ffffffff 0000ffff     ................
  418000:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418010:	00ff0000 0000ff00 ffffffff ffffffff     ................
  418020:	ffffffff ffffffff ffffffff ffffffff     ................
  418030:	ffffffff ffffffff ffffffff ffffffff     ................
  418040:	ffffffff ffffffff ffffffff ffffffff     ................
  418050:	ffffffff ffffffff ffffffff ffffffff     ................
  418060:	ffffffff ffffffff ffffffff ffffffff     ................
  418070:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  418080:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418090:	ffffffff ffffffff ffffffff ffffffff     ................
  4180a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4180b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4180c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4180d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4180e0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  4180f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418100:	00ff0000 0000ff00 ffffffff 00ff0000     ................
  418110:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418120:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  418130:	ffffffff ffffffff ffffffff ffffffff     ................
  418140:	ffffffff ffffffff ffffffff ffffffff     ................
  418150:	ffffffff ffffffff ffffffff ffffffff     ................
  418160:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  418170:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418180:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418190:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4181a0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  4181b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4181c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4181d0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  4181e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4181f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418200:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418210:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418220:	00ff0000 ffffff00 ffffffff ffffffff     ................
  418230:	ffffffff ffffffff ffffffff ffffffff     ................
  418240:	ffffffff ffffffff ffffffff ffffffff     ................
  418250:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  418260:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418270:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418280:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418290:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4182a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4182b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4182c0:	ffffffff ffffffff 00ff0000 0000ff00     ................
  4182d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4182e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4182f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418300:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418310:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  418320:	ffffffff ffffffff ffffffff ffffffff     ................
  418330:	ffffffff ffffffff ffffffff ffffffff     ................
  418340:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418350:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418360:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418370:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418380:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418390:	ff0000ff ffff0000 ffffffff ffffffff     ................
  4183a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4183b0:	ffffffff ffffffff 00ff0000 0000ff00     ................
  4183c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4183d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4183e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4183f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418400:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418410:	ffffff00 ffffffff ffffffff ffffffff     ................
  418420:	ffffffff ffffffff ffffffff ffffffff     ................
  418430:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418440:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418450:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  418460:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418470:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418480:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  418490:	ffffffff ffffffff ffffffff ffffffff     ................
  4184a0:	ffffffff ffffffff 00ff0000 0000ff00     ................
  4184b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4184c0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  4184d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4184e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4184f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418500:	0000ff00 ffffffff ffffffff ffffffff     ................
  418510:	ffffffff ffffffff ffffffff ff0000ff     ................
  418520:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418530:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  418540:	ffffffff ffffffff ffffffff ffffffff     ................
  418550:	ffffffff ffffffff ffffffff 00ff0000     ................
  418560:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418570:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418580:	ffffffff ffffffff ffffffff ffffffff     ................
  418590:	ffffffff ffffffff ffffffff ffffffff     ................
  4185a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4185b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4185c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4185d0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  4185e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4185f0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  418600:	ffffffff ffffffff ffffffff ffffffff     ................
  418610:	ffffffff ffffffff ffffffff ffffffff     ................
  418620:	ffffffff ffffffff ffffffff ffffffff     ................
  418630:	ffffffff ffffffff ffffffff ffffffff     ................
  418640:	ffffffff ffffffff ffffffff ffffffff     ................
  418650:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  418660:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418670:	ffffffff ffffffff ffffffff ffffffff     ................
  418680:	ffffffff ffffffff ffffffff ffffffff     ................
  418690:	ffffffff ffffffff ffffffff ffffffff     ................
  4186a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4186b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4186c0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  4186d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4186e0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  4186f0:	ffffffff ffffffff ffffffff ffffffff     ................
  418700:	ffffffff ffffffff ffffffff ffffffff     ................
  418710:	ffffffff ffffffff ffffffff ffffffff     ................
  418720:	ffffffff ffffffff ffffffff ffffffff     ................
  418730:	ffffffff ffffffff ffffffff ffffffff     ................
  418740:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  418750:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418760:	ffff0000 ffffffff ffffffff ffffffff     ................
  418770:	ffffffff ffffffff ffffffff ffffffff     ................
  418780:	ffffffff ffffffff ffffffff ffffffff     ................
  418790:	ffffffff ffffffff ffffffff ffffffff     ................
  4187a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4187b0:	ffffffff ffffffff ffffffff ff0000ff     ................
  4187c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4187d0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  4187e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4187f0:	ffffffff ffffffff ffffffff ffffffff     ................
  418800:	ffffffff ffffffff ffffffff ffffffff     ................
  418810:	ffffffff ffffffff ffffffff ffffffff     ................
  418820:	ffffffff ffffffff ffffffff ffffffff     ................
  418830:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  418840:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418850:	ffff0000 ffffffff ffffffff ffffffff     ................
  418860:	ffffffff ffffffff ffffffff ffffffff     ................
  418870:	ffffffff ffffffff ffffffff ffffffff     ................
  418880:	ffffffff ffffffff ffffffff ffffffff     ................
  418890:	ffffffff ffffffff ffffffff ffffffff     ................
  4188a0:	ffffffff ffffffff ffffffff ff0000ff     ................
  4188b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4188c0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  4188d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4188e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4188f0:	ffffffff ffffffff ffffffff ffffffff     ................
  418900:	ffffffff ffffffff ffffffff ffffffff     ................
  418910:	ffffffff ffffffff ffffffff ffffffff     ................
  418920:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  418930:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418940:	ffff0000 ffffffff ffffffff ffffffff     ................
  418950:	ffffffff ffffffff ffffffff ffffffff     ................
  418960:	ffffffff ffffffff ffffffff ffffffff     ................
  418970:	ffffffff ffffffff ffffffff ffffffff     ................
  418980:	ffffffff ffffffff ffffffff ffffffff     ................
  418990:	ffffffff ffffffff ffffffff ff0000ff     ................
  4189a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4189b0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  4189c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4189d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4189e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4189f0:	ffffffff ffffffff ffffffff ffffffff     ................
  418a00:	ffffffff ffffffff ffffffff ffffffff     ................
  418a10:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  418a20:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418a30:	ffff0000 ffffffff ffffffff ffffffff     ................
  418a40:	ffffffff ffffffff 00ffffff 0000ff00     ................
  418a50:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418a60:	ffffffff ffffffff ffffffff ffffffff     ................
  418a70:	ffffffff ffffffff ffffffff ffffffff     ................
  418a80:	ffffffff ffffffff 0000ffff ff0000ff     ................
  418a90:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418aa0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  418ab0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  418ac0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418ad0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  418ae0:	ffffffff ffffffff ffffffff ffffffff     ................
  418af0:	ffffffff ffffffff ffffffff ffffffff     ................
  418b00:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  418b10:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418b20:	ffffffff ffffffff ffffffff ffffffff     ................
  418b30:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  418b40:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418b50:	ffff0000 ffffffff ffffffff ffffffff     ................
  418b60:	ffffffff ffffffff ffffffff ffffffff     ................
  418b70:	ffffffff ffffffff 0000ffff ff0000ff     ................
  418b80:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418b90:	0000ff00 ff0000ff ffffffff ffffffff     ................
  418ba0:	ffffffff ffffffff ffffffff ff0000ff     ................
  418bb0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418bc0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  418bd0:	ffffffff ffffffff ffffffff ffffffff     ................
  418be0:	ffffffff ffffffff ffffffff 00ffffff     ................
  418bf0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418c00:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418c10:	ffffffff ffffffff ffffffff ffffffff     ................
  418c20:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  418c30:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418c40:	00ff0000 ffffff00 ffffffff ffffffff     ................
  418c50:	ffffffff ffffffff ffffffff ffffffff     ................
  418c60:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  418c70:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418c80:	0000ff00 ffffffff ffffffff ffffffff     ................
  418c90:	ffffffff ffffffff ffffffff ffffffff     ................
  418ca0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418cb0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418cc0:	ffffffff ffffffff ffffffff ffffffff     ................
  418cd0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  418ce0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418cf0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  418d00:	ffffffff ffffffff ffffffff ffffffff     ................
  418d10:	ffffffff ffffffff 00ff0000 0000ff00     ................
  418d20:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418d30:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  418d40:	ffffffff ffffffff ffffffff 0000ffff     ................
  418d50:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418d60:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418d70:	ffffff00 ffffffff ffffffff ffffffff     ................
  418d80:	ffffffff ffffffff ffffffff ffffffff     ................
  418d90:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  418da0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418db0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418dc0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418dd0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418de0:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  418df0:	ffffffff ffffffff ffffffff ffffffff     ................
  418e00:	ffffffff ffffffff 00ffffff 0000ff00     ................
  418e10:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418e20:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418e30:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418e40:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418e50:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  418e60:	ffffffff ffffffff ffffffff ffffffff     ................
  418e70:	ffffffff ffffffff ffffffff ffffffff     ................
  418e80:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  418e90:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418ea0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418eb0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418ec0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418ed0:	ff0000ff ffffffff ffffffff ffffffff     ................
  418ee0:	ffffffff ffffffff ffffffff ffffffff     ................
  418ef0:	ffffffff ffffffff ffffffff ffffffff     ................
  418f00:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418f10:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418f20:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418f30:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418f40:	00ff0000 0000ff00 ffffffff ffffffff     ................
  418f50:	ffffffff ffffffff ffffffff ffffffff     ................
  418f60:	ffffffff ffffffff ffffffff ffffffff     ................
  418f70:	ffffffff ffffffff ffffffff 00ff0000     ................
  418f80:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  418f90:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  418fa0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  418fb0:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  418fc0:	ffffffff ffffffff ffffffff ffffffff     ................
  418fd0:	ffffffff ffffffff ffffffff ffffffff     ................
  418fe0:	ffffffff ffffffff ffffffff ffffffff     ................
  418ff0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  419000:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  419010:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  419020:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  419030:	ffffffff ffffffff ffffffff ffffffff     ................
  419040:	ffffffff ffffffff ffffffff ffffffff     ................
  419050:	ffffffff ffffffff ffffffff ffffffff     ................
  419060:	ffffffff ffffffff ffffffff ffffffff     ................
  419070:	ffffffff ffffffff 00ff0000 0000ff00     ................
  419080:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  419090:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4190a0:	ffffff00 ffffffff ffffffff ffffffff     ................
  4190b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4190c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4190d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4190e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4190f0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  419100:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  419110:	ffffffff ffffffff ffffffff ffffffff     ................
  419120:	ffffffff ffffffff ffffffff ffffffff     ................
  419130:	ffffffff ffffffff ffffffff ffffffff     ................
  419140:	ffffffff ffffffff ffffffff ffffffff     ................
  419150:	ffffffff ffffffff ffffffff ffffffff     ................
  419160:	ffffffff ffffffff ffffffff ffffffff     ................
  419170:	ffffffff ffffffff ffffffff ffffffff     ................
  419180:	ffffffff ffffffff ffffffff ffffffff     ................
  419190:	ffffffff ffffffff ffffffff ffffffff     ................
  4191a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4191b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4191c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4191d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4191e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4191f0:	ffffffff ffffffff ffffffff ffffffff     ................
  419200:	ffffffff ffffffff ffffffff ffffffff     ................
  419210:	ffffffff ffffffff ffffffff ffffffff     ................
  419220:	ffffffff ffffffff ffffffff ffffffff     ................
  419230:	ffffffff ffffffff ffffffff ffffffff     ................
  419240:	ffffffff ffffffff ffffffff ffffffff     ................
  419250:	ffffffff ffffffff ffffffff ffffffff     ................
  419260:	ffffffff ffffffff ffffffff ffffffff     ................
  419270:	ffffffff ffffffff ffffffff ffffffff     ................
  419280:	ffffffff ffffffff ffffffff ffffffff     ................
  419290:	ffffffff ffffffff ffffffff ffffffff     ................
  4192a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4192b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4192c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4192d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4192e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4192f0:	ffffffff ffffffff ffffffff ffffffff     ................
  419300:	ffffffff ffffffff ffffffff ffffffff     ................
  419310:	ffffffff ffffffff ffffffff ffffffff     ................
  419320:	ffffffff ffffffff ffffffff ffffffff     ................
  419330:	ffffffff ffffffff ffffffff ffffffff     ................
  419340:	ffffffff ffffffff ffffffff ffffffff     ................
  419350:	ffffffff ffffffff ffffffff ffffffff     ................
  419360:	ffffffff ffffffff ffffffff ffffffff     ................
  419370:	ffffffff ffffffff ffffffff ffffffff     ................
  419380:	ffffffff ffffffff ffffffff ffffffff     ................
  419390:	ffffffff ffffffff ffffffff ffffffff     ................
  4193a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4193b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4193c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4193d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4193e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4193f0:	ffffffff ffffffff ffffffff ffffffff     ................
  419400:	ffffffff ffffffff ffffffff ffffffff     ................
  419410:	ffffffff ffffffff ffffffff ffffffff     ................
  419420:	ffffffff ffffffff ffffffff ffffffff     ................
  419430:	ffffffff ffffffff ffffffff ffffffff     ................
  419440:	ffffffff ffffffff ffffffff ffffffff     ................
  419450:	ffffffff ffffffff ffffffff ffffffff     ................
  419460:	ffffffff ffffffff ffffffff ffffffff     ................
  419470:	ffffffff ffffffff ffffffff ffffffff     ................
  419480:	ffffffff ffffffff ffffffff ffffffff     ................
  419490:	ffffffff ffffffff ffffffff ffffffff     ................
  4194a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4194b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4194c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4194d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4194e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4194f0:	ffffffff ffffffff ffffffff ffffffff     ................
  419500:	ffffffff ffffffff ffffffff ffffffff     ................
  419510:	ffffffff ffffffff ffffffff ffffffff     ................
  419520:	ffffffff ffffffff ffffffff ffffffff     ................
  419530:	ffffffff ffffffff ffffffff ffffffff     ................
  419540:	ffffffff ffffffff ffffffff ffffffff     ................
  419550:	ffffffff ffffffff ffffffff ffffffff     ................
  419560:	ffffffff ffffffff ffffffff ffffffff     ................
  419570:	ffffffff ffffffff ffffffff ffffffff     ................
  419580:	ffffffff ffffffff ffffffff ffffffff     ................
  419590:	ffffffff ffffffff ffffffff ffffffff     ................
  4195a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4195b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4195c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4195d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4195e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4195f0:	ffffffff ffffffff ffffffff ffffffff     ................
  419600:	ffffffff ffffffff ffffffff ffffffff     ................
  419610:	ffffffff ffffffff ffffffff ffffffff     ................
  419620:	ffffffff ffffffff ffffffff ffffffff     ................
  419630:	ffffffff ffffffff ffffffff ffffffff     ................
  419640:	ffffffff ffffffff ffffffff ffffffff     ................
  419650:	ffffffff ffffffff ffffffff ffffffff     ................
  419660:	ffffffff ffffffff ffffffff ffffffff     ................
  419670:	ffffffff ffffffff ffffffff ffffffff     ................
  419680:	ffffffff ffffffff ffffffff ffffffff     ................
  419690:	ffffffff ffffffff ffffffff ffffffff     ................
  4196a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4196b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4196c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4196d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4196e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4196f0:	ffffffff ffffffff ffffffff ffffffff     ................
  419700:	ffffffff ffffffff ffffffff ffffffff     ................
  419710:	ffffffff ffffffff ffffffff ffffffff     ................
  419720:	ffffffff ffffffff ffffffff ffffffff     ................
  419730:	ffffffff ffffffff ffffffff ffffffff     ................
  419740:	ffffffff ffffffff ffffffff ffffffff     ................
  419750:	ffffffff ffffffff ffffffff ffffffff     ................
  419760:	ffffffff ffffffff ffffffff ffffffff     ................
  419770:	ffffffff ffffffff ffffffff ffffffff     ................
  419780:	ffffffff ffffffff ffffffff ffffffff     ................
  419790:	ffffffff ffffffff ffffffff ffffffff     ................
  4197a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4197b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4197c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4197d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4197e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4197f0:	ffffffff ffffffff ffffffff ffffffff     ................
  419800:	ffffffff ffffffff ffffffff ffffffff     ................
  419810:	ffffffff ffffffff ffffffff ffffffff     ................
  419820:	ffffffff ffffffff ffffffff ffffffff     ................
  419830:	ffffffff ffffffff ffffffff ffffffff     ................
  419840:	ffffffff ffffffff ffffffff ffffffff     ................
  419850:	ffffffff ffffffff ffffffff ffffffff     ................
  419860:	ffffffff ffffffff ffffffff ffffffff     ................
  419870:	ffffffff ffffffff ffffffff ffffffff     ................
  419880:	ffffffff ffffffff ffffffff ffffffff     ................
  419890:	ffffffff ffffffff ffffffff ffffffff     ................
  4198a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4198b0:	ffffffff ffffffff ffffffff ffffffff     ................

004198c0 <image_data_arial_72_0x36>:
  4198c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4198d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4198e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4198f0:	ffffffff ffffffff ffffffff ffffffff     ................
  419900:	ffffffff ffffffff ffffffff ffffffff     ................
  419910:	ffffffff ffffffff ffffffff ffffffff     ................
  419920:	ffffffff ffffffff ffffffff ffffffff     ................
  419930:	ffffffff ffffffff ffffffff ffffffff     ................
  419940:	ffffffff ffffffff ffffffff ffffffff     ................
  419950:	ffffffff ffffffff ffffffff ffffffff     ................
  419960:	ffffffff ffffffff ffffffff ffffffff     ................
  419970:	ffffffff ffffffff ffffffff ffffffff     ................
  419980:	ffffffff ffffffff ffffffff ffffffff     ................
  419990:	ffffffff ffffffff ffffffff ffffffff     ................
  4199a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4199b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4199c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4199d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4199e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4199f0:	ffffffff ffffffff ffffffff ffffffff     ................
  419a00:	ffffffff ffffffff ffffffff ffffffff     ................
  419a10:	ffffffff ffffffff ffffffff ffffffff     ................
  419a20:	ffffffff ffffffff ffffffff ffffffff     ................
  419a30:	ffffffff ffffffff ffffffff ffffffff     ................
  419a40:	ffffffff ffffffff ffffffff ffffffff     ................
  419a50:	ffffffff ffffffff ffffffff ffffffff     ................
  419a60:	ffffffff ffffffff ffffffff ffffffff     ................
  419a70:	ffffffff ffffffff ffffffff ffffffff     ................
  419a80:	ffffffff ffffffff ffffffff ffffffff     ................
  419a90:	ffffffff ffffffff ffffffff ffffffff     ................
  419aa0:	ffffffff ffffffff ffffffff ffffffff     ................
  419ab0:	ffffffff ffffffff ffffffff ffffffff     ................
  419ac0:	ffffffff ffffffff ffffffff ffffffff     ................
  419ad0:	ffffffff ffffffff ffffffff ffffffff     ................
  419ae0:	ffffffff ffffffff ffffffff ffffffff     ................
  419af0:	ffffffff ffffffff ffffffff ffffffff     ................
  419b00:	ffffffff ffffffff ffffffff ffffffff     ................
  419b10:	ffffffff ffffffff ffffffff ffffffff     ................
  419b20:	ffffffff ffffffff ffffffff ffffffff     ................
  419b30:	ffffffff ffffffff ffffffff ffffffff     ................
  419b40:	ffffffff ffffffff ffffffff ffffffff     ................
  419b50:	ffffffff ffffffff ffffffff ffffffff     ................
  419b60:	ffffffff ffffffff ffffffff ffffffff     ................
  419b70:	ffffffff ffffffff ffffffff ffffffff     ................
  419b80:	ffffffff ffffffff ffffffff ffffffff     ................
  419b90:	ffffffff ffffffff ffffffff ffffffff     ................
  419ba0:	ffffffff ffffffff ffffffff ffffffff     ................
  419bb0:	ffffffff ffffffff ffffffff ffffffff     ................
  419bc0:	ffffffff ffffffff ffffffff ffffffff     ................
  419bd0:	ffffffff ffffffff ffffffff ffffffff     ................
  419be0:	ffffffff ffffffff ffffffff ffffffff     ................
  419bf0:	ffffffff ffffffff ffffffff ffffffff     ................
  419c00:	ffffffff ffffffff ffffffff ffffffff     ................
  419c10:	ffffffff ffffffff ffffffff ffffffff     ................
  419c20:	ffffffff ffffffff ffffffff ffffffff     ................
  419c30:	ffffffff ffffffff ffffffff ffffffff     ................
  419c40:	ffffffff ffffffff ffffffff ffffffff     ................
  419c50:	ffffffff ffffffff ffffffff ffffffff     ................
  419c60:	ffffffff ffffffff ffffffff ffffffff     ................
  419c70:	ffffffff ffffffff ffffffff ffffffff     ................
  419c80:	ffffffff ffffffff ffffffff ffffffff     ................
  419c90:	ffffffff ffffffff ffffffff ffffffff     ................
  419ca0:	ffffffff ffffffff ffffffff ffffffff     ................
  419cb0:	ffffffff ffffffff ffffffff ffffffff     ................
  419cc0:	ffffffff ffffffff ffffffff ffffffff     ................
  419cd0:	ffffffff ffffffff ffffffff ffffffff     ................
  419ce0:	ffffffff ffffffff ffffffff ffffffff     ................
  419cf0:	ffffffff ffffffff ffffffff ffffffff     ................
  419d00:	ffffffff ffffffff ffffffff ffffffff     ................
  419d10:	ffffffff ffffffff ffffffff ffffffff     ................
  419d20:	ffffffff ffffffff ffffffff ffffffff     ................
  419d30:	ffffffff ffffffff ffffffff ffffffff     ................
  419d40:	ffffffff ffffffff ffffffff ffffffff     ................
  419d50:	ffffffff ffffffff ffffffff ffffffff     ................
  419d60:	ffffffff ffffffff ffffffff ffffffff     ................
  419d70:	ffffffff ffffffff ffffffff ffffffff     ................
  419d80:	ffffffff ffffffff ffffffff ffffffff     ................
  419d90:	ffffffff ffffffff ffffffff ffffffff     ................
  419da0:	ffffffff ffffffff ffffffff ffffffff     ................
  419db0:	ffffffff ffffffff ffffffff ffffffff     ................
  419dc0:	ffffffff ffffffff ffffffff ffffffff     ................
  419dd0:	ffffffff ffffffff ffffffff ffffffff     ................
  419de0:	ffffffff ffffffff ffffffff ffffffff     ................
  419df0:	ffffffff ffffffff ffffffff ffffffff     ................
  419e00:	ffffffff ffffffff ffffffff ffffffff     ................
  419e10:	ffffffff ffffffff ffffffff ffffffff     ................
  419e20:	ffffffff ffffffff ffffffff ffffffff     ................
  419e30:	ffffffff ffffffff ffffffff ffffffff     ................
  419e40:	ffffffff ffffffff ffffffff ffffffff     ................
  419e50:	ffffffff ffffffff ffffffff ffffffff     ................
  419e60:	ffffffff ffffffff ffffffff ffffffff     ................
  419e70:	ffffffff ffffffff ffffffff ffffffff     ................
  419e80:	ffffffff ffffffff ffffffff ffffffff     ................
  419e90:	ffffffff ffffffff ffffffff ffffffff     ................
  419ea0:	ffffffff ffffffff ffffffff ffffffff     ................
  419eb0:	ffffffff ffffffff ffffffff ffffffff     ................
  419ec0:	ffffffff ffffffff ffffffff ffffffff     ................
  419ed0:	ffffffff ffffffff ffffffff ffffffff     ................
  419ee0:	ffffffff ffffffff ffffffff ffffffff     ................
  419ef0:	ffffffff ffffffff ffffffff ffffffff     ................
  419f00:	ffffffff ffffffff ffffffff ffffffff     ................
  419f10:	ffffffff ffffffff ffffffff ffffffff     ................
  419f20:	ffffffff ffffffff ffffffff ffffffff     ................
  419f30:	ffffffff ffffffff ffffffff ffffffff     ................
  419f40:	ffffffff ffffffff ffffffff ffffffff     ................
  419f50:	ffffffff ffffffff ffffffff ffffffff     ................
  419f60:	ffffffff ffffffff ffffffff ffffffff     ................
  419f70:	ffffffff ffffffff ffffffff ffffffff     ................
  419f80:	ffffffff ffffffff ffffffff ffffffff     ................
  419f90:	ffffffff ffffffff ffffffff ffffffff     ................
  419fa0:	ffffffff ffffffff ffffffff ffffffff     ................
  419fb0:	ffffffff ffffffff ffffffff ffffffff     ................
  419fc0:	ffffffff ffffffff ffffffff ffffffff     ................
  419fd0:	ffffffff ffffffff ffffffff ffffffff     ................
  419fe0:	ffffffff ffffffff ffffffff ffffffff     ................
  419ff0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a000:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41a010:	ff0000ff ffffffff ffffffff ffffffff     ................
  41a020:	ffffffff ffffffff ffffffff ffffffff     ................
  41a030:	ffffffff ffffffff ffffffff ffffffff     ................
  41a040:	ffffffff ffffffff ffffffff ffffffff     ................
  41a050:	ffffffff ffffffff ffffffff ffffffff     ................
  41a060:	ffffffff ffffffff ffffffff 0000ffff     ................
  41a070:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a080:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a090:	0000ff00 ffffffff ffffffff ffffffff     ................
  41a0a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a0b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a0c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a0d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a0e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a0f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a100:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a110:	ffff0000 ffffffff ffffffff ffffffff     ................
  41a120:	ffffffff ffffffff ffffffff ffffffff     ................
  41a130:	ffffffff ffffffff ffffffff ffffffff     ................
  41a140:	ffffffff ffffffff ffffffff ffffffff     ................
  41a150:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41a160:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a170:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a180:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a190:	ffffffff ffffffff ffffffff ffffffff     ................
  41a1a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a1b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a1c0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41a1d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a1e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a1f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a200:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  41a210:	ffffffff ffffffff ffffffff ffffffff     ................
  41a220:	ffffffff ffffffff ffffffff ffffffff     ................
  41a230:	ffffffff ffffffff ffffffff 00ff0000     ................
  41a240:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a250:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a260:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a270:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a280:	ff0000ff ffffffff ffffffff ffffffff     ................
  41a290:	ffffffff ffffffff ffffffff ffffffff     ................
  41a2a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a2b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a2c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a2d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a2e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a2f0:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  41a300:	ffffffff ffffffff ffffffff ffffffff     ................
  41a310:	ffffffff ffffffff ffffffff ffffffff     ................
  41a320:	ffffffff ffffffff ff0000ff 00ff0000     ................
  41a330:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a340:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a350:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a360:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a370:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  41a380:	ffffffff ffffffff ffffffff ffffffff     ................
  41a390:	ffffffff ffffffff ffffffff 0000ffff     ................
  41a3a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a3b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a3c0:	0000ff00 ffffffff 00ffffff 0000ff00     ................
  41a3d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a3e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a3f0:	ffffff00 ffffffff ffffffff ffffffff     ................
  41a400:	ffffffff ffffffff ffffffff ffffffff     ................
  41a410:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  41a420:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a430:	ff0000ff ffff0000 ffffffff ffffffff     ................
  41a440:	ffffffff ffffffff ffffffff 00ff0000     ................
  41a450:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a460:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41a470:	ffffffff ffffffff ffffffff ffffffff     ................
  41a480:	ffffffff ffffffff 00ffffff 0000ff00     ................
  41a490:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a4a0:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  41a4b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a4c0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41a4d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a4e0:	0000ff00 ffffffff ffffffff ffffffff     ................
  41a4f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a500:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  41a510:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a520:	ffffffff ffffffff ffffffff ffffffff     ................
  41a530:	ffffffff ffffffff ffffffff 00ffffff     ................
  41a540:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a550:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41a560:	ffffffff ffffffff ffffffff ffffffff     ................
  41a570:	ffffffff ffffffff 00ff0000 0000ff00     ................
  41a580:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a590:	00ff0000 ffffff00 ffffffff ffffffff     ................
  41a5a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a5b0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41a5c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a5d0:	0000ff00 ffffffff ffffffff ffffffff     ................
  41a5e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a5f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a600:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  41a610:	ffffffff ffffffff ffffffff ffffffff     ................
  41a620:	ffffffff ffffffff ffffffff ffffffff     ................
  41a630:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41a640:	ff0000ff ffffffff ffffffff ffffffff     ................
  41a650:	ffffffff ffffffff ffffffff ffffffff     ................
  41a660:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41a670:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a680:	00ff0000 ffffff00 ffffffff ffffffff     ................
  41a690:	ffffffff ffffffff ffffffff ffffffff     ................
  41a6a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a6b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a6c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a6d0:	ffffffff ffffffff ffffffff ff0000ff     ................
  41a6e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a6f0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41a700:	ffffffff ffffffff ffffffff ffffffff     ................
  41a710:	ffffffff ffffffff ffffffff ffffffff     ................
  41a720:	ffffffff ffffffff ffffffff ffffffff     ................
  41a730:	ffffffff ffffffff ffffffff ffffffff     ................
  41a740:	ffffffff ffffffff ffffffff ffffffff     ................
  41a750:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41a760:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a770:	ffff0000 ffffffff ffffffff ffffffff     ................
  41a780:	ffffffff ffffffff ffffffff ffffffff     ................
  41a790:	ffffffff ffffffff ffffffff ffffffff     ................
  41a7a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a7b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a7c0:	ffffffff ffffffff ffffffff ff0000ff     ................
  41a7d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a7e0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41a7f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a800:	ffffffff ffffffff ffffffff ffffffff     ................
  41a810:	ffffffff ffffffff ffffffff ffffffff     ................
  41a820:	ffffffff ffffffff ffffffff ffffffff     ................
  41a830:	ffffffff ffffffff ffffffff ffffffff     ................
  41a840:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41a850:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a860:	ffff0000 ffffffff ffffffff ffffffff     ................
  41a870:	ffffffff ffffffff ffffffff ffffffff     ................
  41a880:	ffffffff ffffffff ffffffff ffffffff     ................
  41a890:	ffffffff ffffffff ffffffff ffffffff     ................
  41a8a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41a8b0:	ffffffff ffffffff ffffffff ff0000ff     ................
  41a8c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a8d0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41a8e0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41a8f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a900:	0000ff00 ffffffff ffffffff ffffffff     ................
  41a910:	ffffffff ffffffff ffffffff ffffffff     ................
  41a920:	ffffffff ffffffff ffffffff ffffffff     ................
  41a930:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41a940:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a950:	ffff0000 ffffffff ff0000ff 00ff0000     ................
  41a960:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41a970:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a980:	ffff0000 ffffffff ffffffff ffffffff     ................
  41a990:	ffffffff ffffffff ffffffff ffffffff     ................
  41a9a0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41a9b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a9c0:	0000ff00 ff0000ff ffffffff 0000ffff     ................
  41a9d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41a9e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41a9f0:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  41aa00:	ffffffff ffffffff ffffffff ffffffff     ................
  41aa10:	ffffffff ffffffff ffffffff ffffffff     ................
  41aa20:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41aa30:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41aa40:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  41aa50:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41aa60:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41aa70:	00ff0000 0000ff00 ffffffff ffffffff     ................
  41aa80:	ffffffff ffffffff ffffffff ffffffff     ................
  41aa90:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41aaa0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41aab0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41aac0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41aad0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41aae0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41aaf0:	ff0000ff ffffffff ffffffff ffffffff     ................
  41ab00:	ffffffff ffffffff ffffffff ffffffff     ................
  41ab10:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41ab20:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41ab30:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ab40:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41ab50:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41ab60:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  41ab70:	ffffffff ffffffff ffffffff ffffffff     ................
  41ab80:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41ab90:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41aba0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41abb0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41abc0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41abd0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41abe0:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  41abf0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ac00:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41ac10:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41ac20:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  41ac30:	ffffffff ffffffff ffffffff ffffffff     ................
  41ac40:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41ac50:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ac60:	ffffff00 ffffffff ffffffff ffffffff     ................
  41ac70:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41ac80:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ac90:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41aca0:	ff0000ff ffffffff ffffffff ffffffff     ................
  41acb0:	ffffffff ffffffff ffffffff 00ff0000     ................
  41acc0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41acd0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41ace0:	ffffffff ffffffff ffffffff ffffffff     ................
  41acf0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41ad00:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41ad10:	00ff0000 0000ff00 ffffffff ffffffff     ................
  41ad20:	ffffffff ffffffff ffffffff ffffffff     ................
  41ad30:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41ad40:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ad50:	0000ff00 ffffffff ffffffff ffffffff     ................
  41ad60:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41ad70:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ad80:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  41ad90:	ffffffff ffffffff ffffffff ffffffff     ................
  41ada0:	ffffffff ffffffff ffffffff ffffffff     ................
  41adb0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41adc0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41add0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ade0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41adf0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41ae00:	00ff0000 ffffff00 ffffffff ffffffff     ................
  41ae10:	ffffffff ffffffff ffffffff ffffffff     ................
  41ae20:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41ae30:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ae40:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41ae50:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41ae60:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ae70:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41ae80:	ffffffff ffffffff ffffffff ffffffff     ................
  41ae90:	ffffffff ffffffff ffffffff ffffffff     ................
  41aea0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41aeb0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41aec0:	ffffffff ffffffff ffffffff ffffffff     ................
  41aed0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41aee0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41aef0:	ffff0000 ffffffff ffffffff ffffffff     ................
  41af00:	ffffffff ffffffff ffffffff ffffffff     ................
  41af10:	ffffffff ffffffff ffffffff ff0000ff     ................
  41af20:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41af30:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41af40:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41af50:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41af60:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41af70:	ffffffff ffffffff ffffffff ffffffff     ................
  41af80:	ffffffff ffffffff ffffffff ffffffff     ................
  41af90:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41afa0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41afb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41afc0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41afd0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41afe0:	ffff0000 ffffffff ffffffff ffffffff     ................
  41aff0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b000:	ffffffff ffffffff ffffffff ff0000ff     ................
  41b010:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b020:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41b030:	ffffffff ffffffff ffffffff ff0000ff     ................
  41b040:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b050:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41b060:	ffffffff ffffffff ffffffff ffffffff     ................
  41b070:	ffffffff ffffffff ffffffff ffffffff     ................
  41b080:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41b090:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b0a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b0b0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41b0c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b0d0:	ffff0000 ffffffff ffffffff ffffffff     ................
  41b0e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b0f0:	ffffffff ffffffff ffffffff ff0000ff     ................
  41b100:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b110:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41b120:	ffffffff ffffffff ffffffff ff0000ff     ................
  41b130:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b140:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41b150:	ffffffff ffffffff ffffffff ffffffff     ................
  41b160:	ffffffff ffffffff ffffffff ffffffff     ................
  41b170:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41b180:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b190:	ffffffff ffffffff ffffffff ffffffff     ................
  41b1a0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41b1b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b1c0:	00ff0000 ffffff00 ffffffff ffffffff     ................
  41b1d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b1e0:	ffffffff ffffffff ffffffff ff0000ff     ................
  41b1f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b200:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41b210:	ffffffff ffffffff ffffffff ffffffff     ................
  41b220:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b230:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  41b240:	ffffffff ffffffff ffffffff ffffffff     ................
  41b250:	ffffffff ffffffff ffffffff ffffffff     ................
  41b260:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41b270:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b280:	ffffffff ffffffff ffffffff ffffffff     ................
  41b290:	ffffffff ffffffff 00ff0000 0000ff00     ................
  41b2a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b2b0:	00ff0000 ffffff00 ffffffff ffffffff     ................
  41b2c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b2d0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41b2e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b2f0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41b300:	ffffffff ffffffff ffffffff ffffffff     ................
  41b310:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b320:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41b330:	ffffffff ffffffff ffffffff ffffffff     ................
  41b340:	ffffffff ffffffff ffffffff ffffffff     ................
  41b350:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41b360:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b370:	ffffffff ffffffff ffffffff ffffffff     ................
  41b380:	ffffffff ffffffff 00ffffff 0000ff00     ................
  41b390:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b3a0:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  41b3b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b3c0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41b3d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b3e0:	0000ff00 ffffffff ffffffff ffffffff     ................
  41b3f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b400:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  41b410:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41b420:	ff0000ff ffff0000 ffffffff ffffffff     ................
  41b430:	ffffffff ffffffff ffffffff 00ff0000     ................
  41b440:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41b450:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41b460:	ffffffff ffffffff ffffffff ffffffff     ................
  41b470:	ffffffff ffffffff ffffffff 0000ffff     ................
  41b480:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b490:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b4a0:	0000ff00 ffffffff ffffffff 0000ffff     ................
  41b4b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b4c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b4d0:	ffffff00 ffffffff ffffffff ffffffff     ................
  41b4e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b4f0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  41b500:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41b510:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b520:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b530:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41b540:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  41b550:	ffffffff ffffffff ffffffff ffffffff     ................
  41b560:	ffffffff ffffffff ffffffff ffffffff     ................
  41b570:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b580:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b590:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41b5a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b5b0:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  41b5c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b5d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b5e0:	ffffffff ffffffff ffffffff 00ff0000     ................
  41b5f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41b600:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b610:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b620:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41b630:	ff0000ff ffffffff ffffffff ffffffff     ................
  41b640:	ffffffff ffffffff ffffffff ffffffff     ................
  41b650:	ffffffff ffffffff ffffffff ffffffff     ................
  41b660:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41b670:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b680:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41b690:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b6a0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  41b6b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b6c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b6d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b6e0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41b6f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b700:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b710:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  41b720:	ffffffff ffffffff ffffffff ffffffff     ................
  41b730:	ffffffff ffffffff ffffffff ffffffff     ................
  41b740:	ffffffff ffffffff ffffffff ffffffff     ................
  41b750:	ffffffff ffffffff ffffffff ff0000ff     ................
  41b760:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b770:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41b780:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b790:	ffff0000 ffffffff ffffffff ffffffff     ................
  41b7a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b7b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b7c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b7d0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  41b7e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41b7f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41b800:	0000ff00 ffffffff ffffffff ffffffff     ................
  41b810:	ffffffff ffffffff ffffffff ffffffff     ................
  41b820:	ffffffff ffffffff ffffffff ffffffff     ................
  41b830:	ffffffff ffffffff ffffffff ffffffff     ................
  41b840:	ffffffff ffffffff ffffffff ffffffff     ................
  41b850:	ffffffff ffffffff ffffffff 00ff0000     ................
  41b860:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41b870:	ff0000ff ffffffff ffffffff ffffffff     ................
  41b880:	ffffffff ffffffff ffffffff ffffffff     ................
  41b890:	ffffffff ffffffff ffffffff ffffffff     ................
  41b8a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b8b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b8c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b8d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b8e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b8f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b900:	ffffffff ffffffff ffffffff ffffffff     ................
  41b910:	ffffffff ffffffff ffffffff ffffffff     ................
  41b920:	ffffffff ffffffff ffffffff ffffffff     ................
  41b930:	ffffffff ffffffff ffffffff ffffffff     ................
  41b940:	ffffffff ffffffff ffffffff ffffffff     ................
  41b950:	ffffffff ffffffff ffffffff ffffffff     ................
  41b960:	ffffffff ffffffff ffffffff ffffffff     ................
  41b970:	ffffffff ffffffff ffffffff ffffffff     ................
  41b980:	ffffffff ffffffff ffffffff ffffffff     ................
  41b990:	ffffffff ffffffff ffffffff ffffffff     ................
  41b9a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b9b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b9c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b9d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b9e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41b9f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ba00:	ffffffff ffffffff ffffffff ffffffff     ................
  41ba10:	ffffffff ffffffff ffffffff ffffffff     ................
  41ba20:	ffffffff ffffffff ffffffff ffffffff     ................
  41ba30:	ffffffff ffffffff ffffffff ffffffff     ................
  41ba40:	ffffffff ffffffff ffffffff ffffffff     ................
  41ba50:	ffffffff ffffffff ffffffff ffffffff     ................
  41ba60:	ffffffff ffffffff ffffffff ffffffff     ................
  41ba70:	ffffffff ffffffff ffffffff ffffffff     ................
  41ba80:	ffffffff ffffffff ffffffff ffffffff     ................
  41ba90:	ffffffff ffffffff ffffffff ffffffff     ................
  41baa0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bab0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bac0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bad0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bae0:	ffffffff ffffffff ffffffff ffffffff     ................
  41baf0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bb00:	ffffffff ffffffff ffffffff ffffffff     ................
  41bb10:	ffffffff ffffffff ffffffff ffffffff     ................
  41bb20:	ffffffff ffffffff ffffffff ffffffff     ................
  41bb30:	ffffffff ffffffff ffffffff ffffffff     ................
  41bb40:	ffffffff ffffffff ffffffff ffffffff     ................
  41bb50:	ffffffff ffffffff ffffffff ffffffff     ................
  41bb60:	ffffffff ffffffff ffffffff ffffffff     ................
  41bb70:	ffffffff ffffffff ffffffff ffffffff     ................
  41bb80:	ffffffff ffffffff ffffffff ffffffff     ................
  41bb90:	ffffffff ffffffff ffffffff ffffffff     ................
  41bba0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bbb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bbc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bbd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bbe0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bbf0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bc00:	ffffffff ffffffff ffffffff ffffffff     ................
  41bc10:	ffffffff ffffffff ffffffff ffffffff     ................
  41bc20:	ffffffff ffffffff ffffffff ffffffff     ................
  41bc30:	ffffffff ffffffff ffffffff ffffffff     ................
  41bc40:	ffffffff ffffffff ffffffff ffffffff     ................
  41bc50:	ffffffff ffffffff ffffffff ffffffff     ................
  41bc60:	ffffffff ffffffff ffffffff ffffffff     ................
  41bc70:	ffffffff ffffffff ffffffff ffffffff     ................
  41bc80:	ffffffff ffffffff ffffffff ffffffff     ................
  41bc90:	ffffffff ffffffff ffffffff ffffffff     ................
  41bca0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bcb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bcc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bcd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bce0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bcf0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bd00:	ffffffff ffffffff ffffffff ffffffff     ................
  41bd10:	ffffffff ffffffff ffffffff ffffffff     ................
  41bd20:	ffffffff ffffffff ffffffff ffffffff     ................
  41bd30:	ffffffff ffffffff ffffffff ffffffff     ................
  41bd40:	ffffffff ffffffff ffffffff ffffffff     ................
  41bd50:	ffffffff ffffffff ffffffff ffffffff     ................
  41bd60:	ffffffff ffffffff ffffffff ffffffff     ................
  41bd70:	ffffffff ffffffff ffffffff ffffffff     ................
  41bd80:	ffffffff ffffffff ffffffff ffffffff     ................
  41bd90:	ffffffff ffffffff ffffffff ffffffff     ................
  41bda0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bdb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bdc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bdd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bde0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bdf0:	ffffffff ffffffff ffffffff ffffffff     ................
  41be00:	ffffffff ffffffff ffffffff ffffffff     ................
  41be10:	ffffffff ffffffff ffffffff ffffffff     ................
  41be20:	ffffffff ffffffff ffffffff ffffffff     ................
  41be30:	ffffffff ffffffff ffffffff ffffffff     ................
  41be40:	ffffffff ffffffff ffffffff ffffffff     ................
  41be50:	ffffffff ffffffff ffffffff ffffffff     ................
  41be60:	ffffffff ffffffff ffffffff ffffffff     ................
  41be70:	ffffffff ffffffff ffffffff ffffffff     ................
  41be80:	ffffffff ffffffff ffffffff ffffffff     ................
  41be90:	ffffffff ffffffff ffffffff ffffffff     ................
  41bea0:	ffffffff ffffffff ffffffff ffffffff     ................
  41beb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bec0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bed0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bee0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bef0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bf00:	ffffffff ffffffff ffffffff ffffffff     ................
  41bf10:	ffffffff ffffffff ffffffff ffffffff     ................
  41bf20:	ffffffff ffffffff ffffffff ffffffff     ................
  41bf30:	ffffffff ffffffff ffffffff ffffffff     ................
  41bf40:	ffffffff ffffffff ffffffff ffffffff     ................
  41bf50:	ffffffff ffffffff ffffffff ffffffff     ................
  41bf60:	ffffffff ffffffff ffffffff ffffffff     ................
  41bf70:	ffffffff ffffffff ffffffff ffffffff     ................
  41bf80:	ffffffff ffffffff ffffffff ffffffff     ................
  41bf90:	ffffffff ffffffff ffffffff ffffffff     ................
  41bfa0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bfb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bfc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bfd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bfe0:	ffffffff ffffffff ffffffff ffffffff     ................
  41bff0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c000:	ffffffff ffffffff ffffffff ffffffff     ................
  41c010:	ffffffff ffffffff ffffffff ffffffff     ................

0041c020 <image_data_arial_72_0x37>:
  41c020:	ffffffff ffffffff ffffffff ffffffff     ................
  41c030:	ffffffff ffffffff ffffffff ffffffff     ................
  41c040:	ffffffff ffffffff ffffffff ffffffff     ................
  41c050:	ffffffff ffffffff ffffffff ffffffff     ................
  41c060:	ffffffff ffffffff ffffffff ffffffff     ................
  41c070:	ffffffff ffffffff ffffffff ffffffff     ................
  41c080:	ffffffff ffffffff ffffffff ffffffff     ................
  41c090:	ffffffff ffffffff ffffffff ffffffff     ................
  41c0a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c0b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c0c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c0d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c0e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c0f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c100:	ffffffff ffffffff ffffffff ffffffff     ................
  41c110:	ffffffff ffffffff ffffffff ffffffff     ................
  41c120:	ffffffff ffffffff ffffffff ffffffff     ................
  41c130:	ffffffff ffffffff ffffffff ffffffff     ................
  41c140:	ffffffff ffffffff ffffffff ffffffff     ................
  41c150:	ffffffff ffffffff ffffffff ffffffff     ................
  41c160:	ffffffff ffffffff ffffffff ffffffff     ................
  41c170:	ffffffff ffffffff ffffffff ffffffff     ................
  41c180:	ffffffff ffffffff ffffffff ffffffff     ................
  41c190:	ffffffff ffffffff ffffffff ffffffff     ................
  41c1a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c1b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c1c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c1d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c1e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c1f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c200:	ffffffff ffffffff ffffffff ffffffff     ................
  41c210:	ffffffff ffffffff ffffffff ffffffff     ................
  41c220:	ffffffff ffffffff ffffffff ffffffff     ................
  41c230:	ffffffff ffffffff ffffffff ffffffff     ................
  41c240:	ffffffff ffffffff ffffffff ffffffff     ................
  41c250:	ffffffff ffffffff ffffffff ffffffff     ................
  41c260:	ffffffff ffffffff ffffffff ffffffff     ................
  41c270:	ffffffff ffffffff ffffffff ffffffff     ................
  41c280:	ffffffff ffffffff ffffffff ffffffff     ................
  41c290:	ffffffff ffffffff ffffffff ffffffff     ................
  41c2a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c2b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c2c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c2d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c2e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c2f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c300:	ffffffff ffffffff ffffffff ffffffff     ................
  41c310:	ffffffff ffffffff ffffffff ffffffff     ................
  41c320:	ffffffff ffffffff ffffffff ffffffff     ................
  41c330:	ffffffff ffffffff ffffffff ffffffff     ................
  41c340:	ffffffff ffffffff ffffffff ffffffff     ................
  41c350:	ffffffff ffffffff ffffffff ffffffff     ................
  41c360:	ffffffff ffffffff ffffffff ffffffff     ................
  41c370:	ffffffff ffffffff ffffffff ffffffff     ................
  41c380:	ffffffff ffffffff ffffffff ffffffff     ................
  41c390:	ffffffff ffffffff ffffffff ffffffff     ................
  41c3a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c3b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c3c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c3d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c3e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c3f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c400:	ffffffff ffffffff ffffffff ffffffff     ................
  41c410:	ffffffff ffffffff ffffffff ffffffff     ................
  41c420:	ffffffff ffffffff ffffffff ffffffff     ................
  41c430:	ffffffff ffffffff ffffffff ffffffff     ................
  41c440:	ffffffff ffffffff ffffffff ffffffff     ................
  41c450:	ffffffff ffffffff ffffffff ffffffff     ................
  41c460:	ffffffff ffffffff ffffffff ffffffff     ................
  41c470:	ffffffff ffffffff ffffffff ffffffff     ................
  41c480:	ffffffff ffffffff ffffffff ffffffff     ................
  41c490:	ffffffff ffffffff ffffffff ffffffff     ................
  41c4a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c4b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c4c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c4d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c4e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c4f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c500:	ffffffff ffffffff ffffffff ffffffff     ................
  41c510:	ffffffff ffffffff ffffffff ffffffff     ................
  41c520:	ffffffff ffffffff ffffffff ffffffff     ................
  41c530:	ffffffff ffffffff ffffffff ffffffff     ................
  41c540:	ffffffff ffffffff ffffffff ffffffff     ................
  41c550:	ffffffff ffffffff ffffffff ffffffff     ................
  41c560:	ffffffff ffffffff ffffffff ffffffff     ................
  41c570:	ffffffff ffffffff ffffffff ffffffff     ................
  41c580:	ffffffff ffffffff ffffffff ffffffff     ................
  41c590:	ffffffff ffffffff ffffffff ffffffff     ................
  41c5a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c5b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c5c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c5d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c5e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c5f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c600:	ffffffff ffffffff ffffffff ffffffff     ................
  41c610:	ffffffff ffffffff ffffffff ffffffff     ................
  41c620:	ffffffff ffffffff ffffffff ffffffff     ................
  41c630:	ffffffff ffffffff ffffffff ffffffff     ................
  41c640:	ffffffff ffffffff ffffffff ffffffff     ................
  41c650:	ffffffff ffffffff ffffffff ffffffff     ................
  41c660:	ffffffff ffffffff ffffffff ffffffff     ................
  41c670:	ffffffff ffffffff ffffffff ffffffff     ................
  41c680:	ffffffff ffffffff ffffffff ffffffff     ................
  41c690:	ffffffff ffffffff ffffffff ffffffff     ................
  41c6a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c6b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c6c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c6d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c6e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c6f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41c700:	ffffffff ffffffff ffffffff ffffffff     ................
  41c710:	ffffffff ffffffff ffffffff ffffffff     ................
  41c720:	ffffffff ffffffff ffffffff ffffffff     ................
  41c730:	ffffffff ffffffff ffffffff ffffffff     ................
  41c740:	ffffffff ffffffff ffffffff ffffffff     ................
  41c750:	ffffffff ffffffff ffffffff ffffffff     ................
  41c760:	ffffffff ffffffff ffffffff ffffffff     ................
  41c770:	ffffffff ffffffff ffffffff ffffffff     ................
  41c780:	ffffffff ffffffff ffffffff ffffffff     ................
  41c790:	ffffffff ffffffff ffffffff ffffffff     ................
  41c7a0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41c7b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41c7c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41c7d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41c7e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41c7f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41c800:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41c810:	ffffffff ffffffff ffffffff ffffffff     ................
  41c820:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41c830:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41c840:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41c850:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41c860:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41c870:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41c880:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41c890:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41c8a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41c8b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41c8c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41c8d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41c8e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41c8f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41c900:	ffffffff ffffffff ffffffff ffffffff     ................
  41c910:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41c920:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41c930:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41c940:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41c950:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41c960:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41c970:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41c980:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41c990:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41c9a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41c9b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41c9c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41c9d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41c9e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41c9f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ca00:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41ca10:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41ca20:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ca30:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41ca40:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41ca50:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ca60:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41ca70:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41ca80:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ca90:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41caa0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41cab0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41cac0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41cad0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41cae0:	ffffffff ffffffff ffffffff ffffffff     ................
  41caf0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41cb00:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41cb10:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41cb20:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41cb30:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41cb40:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41cb50:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41cb60:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41cb70:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41cb80:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41cb90:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41cba0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41cbb0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41cbc0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41cbd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cbe0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cbf0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cc00:	ffffffff ffffffff ffffffff ffffffff     ................
  41cc10:	ffffffff ffffffff ffffffff ffffffff     ................
  41cc20:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  41cc30:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41cc40:	ffffff00 ffffffff ffffffff ffffffff     ................
  41cc50:	ffffffff ffffffff ffffffff ffffffff     ................
  41cc60:	ffffffff ffffffff ffffffff ffffffff     ................
  41cc70:	ffffffff ffffffff ffffffff ffffffff     ................
  41cc80:	ffffffff ffffffff ffffffff ffffffff     ................
  41cc90:	ffffffff ffffffff ffffffff 00ff0000     ................
  41cca0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41ccb0:	ff0000ff ffff0000 ffffffff ffffffff     ................
  41ccc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ccd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cce0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ccf0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cd00:	ffffffff ffffffff ffffffff ffffffff     ................
  41cd10:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41cd20:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  41cd30:	ffffffff ffffffff ffffffff ffffffff     ................
  41cd40:	ffffffff ffffffff ffffffff ffffffff     ................
  41cd50:	ffffffff ffffffff ffffffff ffffffff     ................
  41cd60:	ffffffff ffffffff ffffffff ffffffff     ................
  41cd70:	ffffffff ffffffff ffffffff ffffffff     ................
  41cd80:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  41cd90:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41cda0:	ff0000ff ffffffff ffffffff ffffffff     ................
  41cdb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cdc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cdd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cde0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cdf0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  41ce00:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41ce10:	00ff0000 0000ff00 ffffffff ffffffff     ................
  41ce20:	ffffffff ffffffff ffffffff ffffffff     ................
  41ce30:	ffffffff ffffffff ffffffff ffffffff     ................
  41ce40:	ffffffff ffffffff ffffffff ffffffff     ................
  41ce50:	ffffffff ffffffff ffffffff ffffffff     ................
  41ce60:	ffffffff ffffffff ffffffff ffffffff     ................
  41ce70:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  41ce80:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  41ce90:	ffffffff ffffffff ffffffff ffffffff     ................
  41cea0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ceb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cec0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ced0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cee0:	ffffffff ffffffff 00ff0000 0000ff00     ................
  41cef0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41cf00:	00ff0000 ffffff00 ffffffff ffffffff     ................
  41cf10:	ffffffff ffffffff ffffffff ffffffff     ................
  41cf20:	ffffffff ffffffff ffffffff ffffffff     ................
  41cf30:	ffffffff ffffffff ffffffff ffffffff     ................
  41cf40:	ffffffff ffffffff ffffffff ffffffff     ................
  41cf50:	ffffffff ffffffff ffffffff ffffffff     ................
  41cf60:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41cf70:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41cf80:	ffffffff ffffffff ffffffff ffffffff     ................
  41cf90:	ffffffff ffffffff ffffffff ffffffff     ................
  41cfa0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cfb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cfc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41cfd0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41cfe0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41cff0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d000:	ffffffff ffffffff ffffffff ffffffff     ................
  41d010:	ffffffff ffffffff ffffffff ffffffff     ................
  41d020:	ffffffff ffffffff ffffffff ffffffff     ................
  41d030:	ffffffff ffffffff ffffffff ffffffff     ................
  41d040:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41d050:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41d060:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41d070:	ffffffff ffffffff ffffffff ffffffff     ................
  41d080:	ffffffff ffffffff ffffffff ffffffff     ................
  41d090:	ffffffff ffffffff ffffffff ffffffff     ................
  41d0a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d0b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d0c0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41d0d0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41d0e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d0f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d100:	ffffffff ffffffff ffffffff ffffffff     ................
  41d110:	ffffffff ffffffff ffffffff ffffffff     ................
  41d120:	ffffffff ffffffff ffffffff ffffffff     ................
  41d130:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41d140:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41d150:	0000ff00 ffffffff ffffffff ffffffff     ................
  41d160:	ffffffff ffffffff ffffffff ffffffff     ................
  41d170:	ffffffff ffffffff ffffffff ffffffff     ................
  41d180:	ffffffff ffffffff ffffffff ffffffff     ................
  41d190:	ffffffff ffffffff ffffffff ffffffff     ................
  41d1a0:	ffffffff ffffffff ffffffff 00ffffff     ................
  41d1b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41d1c0:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  41d1d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d1e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d1f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d200:	ffffffff ffffffff ffffffff ffffffff     ................
  41d210:	ffffffff ffffffff ffffffff ffffffff     ................
  41d220:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  41d230:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41d240:	ffffff00 ffffffff ffffffff ffffffff     ................
  41d250:	ffffffff ffffffff ffffffff ffffffff     ................
  41d260:	ffffffff ffffffff ffffffff ffffffff     ................
  41d270:	ffffffff ffffffff ffffffff ffffffff     ................
  41d280:	ffffffff ffffffff ffffffff ffffffff     ................
  41d290:	ffffffff ffffffff ffffffff 00ff0000     ................
  41d2a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41d2b0:	ff0000ff ffff0000 ffffffff ffffffff     ................
  41d2c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d2d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d2e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d2f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d300:	ffffffff ffffffff ffffffff ffffffff     ................
  41d310:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41d320:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  41d330:	ffffffff ffffffff ffffffff ffffffff     ................
  41d340:	ffffffff ffffffff ffffffff ffffffff     ................
  41d350:	ffffffff ffffffff ffffffff ffffffff     ................
  41d360:	ffffffff ffffffff ffffffff ffffffff     ................
  41d370:	ffffffff ffffffff ffffffff ffffffff     ................
  41d380:	ffffffff ffffffff ff0000ff 00ff0000     ................
  41d390:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41d3a0:	ff0000ff ffffffff ffffffff ffffffff     ................
  41d3b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d3c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d3d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d3e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d3f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d400:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41d410:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  41d420:	ffffffff ffffffff ffffffff ffffffff     ................
  41d430:	ffffffff ffffffff ffffffff ffffffff     ................
  41d440:	ffffffff ffffffff ffffffff ffffffff     ................
  41d450:	ffffffff ffffffff ffffffff ffffffff     ................
  41d460:	ffffffff ffffffff ffffffff ffffffff     ................
  41d470:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  41d480:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41d490:	ffffffff ffffffff ffffffff ffffffff     ................
  41d4a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d4b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d4c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d4d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d4e0:	ffffffff ffffffff ffffffff 0000ffff     ................
  41d4f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41d500:	00ff0000 0000ff00 ffffffff ffffffff     ................
  41d510:	ffffffff ffffffff ffffffff ffffffff     ................
  41d520:	ffffffff ffffffff ffffffff ffffffff     ................
  41d530:	ffffffff ffffffff ffffffff ffffffff     ................
  41d540:	ffffffff ffffffff ffffffff ffffffff     ................
  41d550:	ffffffff ffffffff ffffffff ffffffff     ................
  41d560:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  41d570:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41d580:	ffffffff ffffffff ffffffff ffffffff     ................
  41d590:	ffffffff ffffffff ffffffff ffffffff     ................
  41d5a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d5b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d5c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d5d0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  41d5e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41d5f0:	00ff0000 ffffff00 ffffffff ffffffff     ................
  41d600:	ffffffff ffffffff ffffffff ffffffff     ................
  41d610:	ffffffff ffffffff ffffffff ffffffff     ................
  41d620:	ffffffff ffffffff ffffffff ffffffff     ................
  41d630:	ffffffff ffffffff ffffffff ffffffff     ................
  41d640:	ffffffff ffffffff ffffffff ffffffff     ................
  41d650:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  41d660:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  41d670:	ffffffff ffffffff ffffffff ffffffff     ................
  41d680:	ffffffff ffffffff ffffffff ffffffff     ................
  41d690:	ffffffff ffffffff ffffffff ffffffff     ................
  41d6a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d6b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d6c0:	ffffffff ffffffff 00ff0000 0000ff00     ................
  41d6d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41d6e0:	00ff0000 ffffff00 ffffffff ffffffff     ................
  41d6f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d700:	ffffffff ffffffff ffffffff ffffffff     ................
  41d710:	ffffffff ffffffff ffffffff ffffffff     ................
  41d720:	ffffffff ffffffff ffffffff ffffffff     ................
  41d730:	ffffffff ffffffff ffffffff ffffffff     ................
  41d740:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41d750:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41d760:	ffffffff ffffffff ffffffff ffffffff     ................
  41d770:	ffffffff ffffffff ffffffff ffffffff     ................
  41d780:	ffffffff ffffffff ffffffff ffffffff     ................
  41d790:	ffffffff ffffffff ffffffff ffffffff     ................
  41d7a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d7b0:	ffffffff ffffffff 00ff0000 0000ff00     ................
  41d7c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41d7d0:	ffff0000 ffffffff ffffffff ffffffff     ................
  41d7e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d7f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d800:	ffffffff ffffffff ffffffff ffffffff     ................
  41d810:	ffffffff ffffffff ffffffff ffffffff     ................
  41d820:	ffffffff ffffffff ffffffff ff0000ff     ................
  41d830:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41d840:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41d850:	ffffffff ffffffff ffffffff ffffffff     ................
  41d860:	ffffffff ffffffff ffffffff ffffffff     ................
  41d870:	ffffffff ffffffff ffffffff ffffffff     ................
  41d880:	ffffffff ffffffff ffffffff ffffffff     ................
  41d890:	ffffffff ffffffff ffffffff ffffffff     ................
  41d8a0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41d8b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41d8c0:	ffff0000 ffffffff ffffffff ffffffff     ................
  41d8d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d8e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d8f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d900:	ffffffff ffffffff ffffffff ffffffff     ................
  41d910:	ffffffff ffffffff ffffffff ff0000ff     ................
  41d920:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41d930:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41d940:	ffffffff ffffffff ffffffff ffffffff     ................
  41d950:	ffffffff ffffffff ffffffff ffffffff     ................
  41d960:	ffffffff ffffffff ffffffff ffffffff     ................
  41d970:	ffffffff ffffffff ffffffff ffffffff     ................
  41d980:	ffffffff ffffffff ffffffff ffffffff     ................
  41d990:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41d9a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41d9b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d9c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d9d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d9e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41d9f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41da00:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41da10:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41da20:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41da30:	ffffffff ffffffff ffffffff ffffffff     ................
  41da40:	ffffffff ffffffff ffffffff ffffffff     ................
  41da50:	ffffffff ffffffff ffffffff ffffffff     ................
  41da60:	ffffffff ffffffff ffffffff ffffffff     ................
  41da70:	ffffffff ffffffff ffffffff ffffffff     ................
  41da80:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41da90:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41daa0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dab0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dac0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dad0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dae0:	ffffffff ffffffff ffffffff ffffffff     ................
  41daf0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41db00:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41db10:	0000ff00 ffffffff ffffffff ffffffff     ................
  41db20:	ffffffff ffffffff ffffffff ffffffff     ................
  41db30:	ffffffff ffffffff ffffffff ffffffff     ................
  41db40:	ffffffff ffffffff ffffffff ffffffff     ................
  41db50:	ffffffff ffffffff ffffffff ffffffff     ................
  41db60:	ffffffff ffffffff ffffffff ffffffff     ................
  41db70:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41db80:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41db90:	ffffffff ffffffff ffffffff ffffffff     ................
  41dba0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dbb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dbc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dbd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dbe0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41dbf0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41dc00:	0000ff00 ffffffff ffffffff ffffffff     ................
  41dc10:	ffffffff ffffffff ffffffff ffffffff     ................
  41dc20:	ffffffff ffffffff ffffffff ffffffff     ................
  41dc30:	ffffffff ffffffff ffffffff ffffffff     ................
  41dc40:	ffffffff ffffffff ffffffff ffffffff     ................
  41dc50:	ffffffff ffffffff ffffffff ffffffff     ................
  41dc60:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41dc70:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41dc80:	ffffffff ffffffff ffffffff ffffffff     ................
  41dc90:	ffffffff ffffffff ffffffff ffffffff     ................
  41dca0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dcb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dcc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dcd0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41dce0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41dcf0:	0000ff00 ffffffff ffffffff ffffffff     ................
  41dd00:	ffffffff ffffffff ffffffff ffffffff     ................
  41dd10:	ffffffff ffffffff ffffffff ffffffff     ................
  41dd20:	ffffffff ffffffff ffffffff ffffffff     ................
  41dd30:	ffffffff ffffffff ffffffff ffffffff     ................
  41dd40:	ffffffff ffffffff ffffffff 00ffffff     ................
  41dd50:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41dd60:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41dd70:	ffffffff ffffffff ffffffff ffffffff     ................
  41dd80:	ffffffff ffffffff ffffffff ffffffff     ................
  41dd90:	ffffffff ffffffff ffffffff ffffffff     ................
  41dda0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ddb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ddc0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41ddd0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41dde0:	0000ff00 ffffffff ffffffff ffffffff     ................
  41ddf0:	ffffffff ffffffff ffffffff ffffffff     ................
  41de00:	ffffffff ffffffff ffffffff ffffffff     ................
  41de10:	ffffffff ffffffff ffffffff ffffffff     ................
  41de20:	ffffffff ffffffff ffffffff ffffffff     ................
  41de30:	ffffffff ffffffff ffffffff 00ffffff     ................
  41de40:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41de50:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41de60:	ffffffff ffffffff ffffffff ffffffff     ................
  41de70:	ffffffff ffffffff ffffffff ffffffff     ................
  41de80:	ffffffff ffffffff ffffffff ffffffff     ................
  41de90:	ffffffff ffffffff ffffffff ffffffff     ................
  41dea0:	ffffffff ffffffff ffffffff ffffffff     ................
  41deb0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41dec0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ded0:	0000ff00 ffffffff ffffffff ffffffff     ................
  41dee0:	ffffffff ffffffff ffffffff ffffffff     ................
  41def0:	ffffffff ffffffff ffffffff ffffffff     ................
  41df00:	ffffffff ffffffff ffffffff ffffffff     ................
  41df10:	ffffffff ffffffff ffffffff ffffffff     ................
  41df20:	ffffffff ffffffff ffffffff 00ffffff     ................
  41df30:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41df40:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41df50:	ffffffff ffffffff ffffffff ffffffff     ................
  41df60:	ffffffff ffffffff ffffffff ffffffff     ................
  41df70:	ffffffff ffffffff ffffffff ffffffff     ................
  41df80:	ffffffff ffffffff ffffffff ffffffff     ................
  41df90:	ffffffff ffffffff ffffffff ffffffff     ................
  41dfa0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dfb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dfc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dfd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dfe0:	ffffffff ffffffff ffffffff ffffffff     ................
  41dff0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e000:	ffffffff ffffffff ffffffff ffffffff     ................
  41e010:	ffffffff ffffffff ffffffff ffffffff     ................
  41e020:	ffffffff ffffffff ffffffff ffffffff     ................
  41e030:	ffffffff ffffffff ffffffff ffffffff     ................
  41e040:	ffffffff ffffffff ffffffff ffffffff     ................
  41e050:	ffffffff ffffffff ffffffff ffffffff     ................
  41e060:	ffffffff ffffffff ffffffff ffffffff     ................
  41e070:	ffffffff ffffffff ffffffff ffffffff     ................
  41e080:	ffffffff ffffffff ffffffff ffffffff     ................
  41e090:	ffffffff ffffffff ffffffff ffffffff     ................
  41e0a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e0b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e0c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e0d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e0e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e0f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e100:	ffffffff ffffffff ffffffff ffffffff     ................
  41e110:	ffffffff ffffffff ffffffff ffffffff     ................
  41e120:	ffffffff ffffffff ffffffff ffffffff     ................
  41e130:	ffffffff ffffffff ffffffff ffffffff     ................
  41e140:	ffffffff ffffffff ffffffff ffffffff     ................
  41e150:	ffffffff ffffffff ffffffff ffffffff     ................
  41e160:	ffffffff ffffffff ffffffff ffffffff     ................
  41e170:	ffffffff ffffffff ffffffff ffffffff     ................
  41e180:	ffffffff ffffffff ffffffff ffffffff     ................
  41e190:	ffffffff ffffffff ffffffff ffffffff     ................
  41e1a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e1b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e1c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e1d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e1e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e1f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e200:	ffffffff ffffffff ffffffff ffffffff     ................
  41e210:	ffffffff ffffffff ffffffff ffffffff     ................
  41e220:	ffffffff ffffffff ffffffff ffffffff     ................
  41e230:	ffffffff ffffffff ffffffff ffffffff     ................
  41e240:	ffffffff ffffffff ffffffff ffffffff     ................
  41e250:	ffffffff ffffffff ffffffff ffffffff     ................
  41e260:	ffffffff ffffffff ffffffff ffffffff     ................
  41e270:	ffffffff ffffffff ffffffff ffffffff     ................
  41e280:	ffffffff ffffffff ffffffff ffffffff     ................
  41e290:	ffffffff ffffffff ffffffff ffffffff     ................
  41e2a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e2b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e2c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e2d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e2e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e2f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e300:	ffffffff ffffffff ffffffff ffffffff     ................
  41e310:	ffffffff ffffffff ffffffff ffffffff     ................
  41e320:	ffffffff ffffffff ffffffff ffffffff     ................
  41e330:	ffffffff ffffffff ffffffff ffffffff     ................
  41e340:	ffffffff ffffffff ffffffff ffffffff     ................
  41e350:	ffffffff ffffffff ffffffff ffffffff     ................
  41e360:	ffffffff ffffffff ffffffff ffffffff     ................
  41e370:	ffffffff ffffffff ffffffff ffffffff     ................
  41e380:	ffffffff ffffffff ffffffff ffffffff     ................
  41e390:	ffffffff ffffffff ffffffff ffffffff     ................
  41e3a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e3b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e3c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e3d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e3e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e3f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e400:	ffffffff ffffffff ffffffff ffffffff     ................
  41e410:	ffffffff ffffffff ffffffff ffffffff     ................
  41e420:	ffffffff ffffffff ffffffff ffffffff     ................
  41e430:	ffffffff ffffffff ffffffff ffffffff     ................
  41e440:	ffffffff ffffffff ffffffff ffffffff     ................
  41e450:	ffffffff ffffffff ffffffff ffffffff     ................
  41e460:	ffffffff ffffffff ffffffff ffffffff     ................
  41e470:	ffffffff ffffffff ffffffff ffffffff     ................
  41e480:	ffffffff ffffffff ffffffff ffffffff     ................
  41e490:	ffffffff ffffffff ffffffff ffffffff     ................
  41e4a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e4b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e4c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e4d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e4e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e4f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e500:	ffffffff ffffffff ffffffff ffffffff     ................
  41e510:	ffffffff ffffffff ffffffff ffffffff     ................
  41e520:	ffffffff ffffffff ffffffff ffffffff     ................
  41e530:	ffffffff ffffffff ffffffff ffffffff     ................
  41e540:	ffffffff ffffffff ffffffff ffffffff     ................
  41e550:	ffffffff ffffffff ffffffff ffffffff     ................
  41e560:	ffffffff ffffffff ffffffff ffffffff     ................
  41e570:	ffffffff ffffffff ffffffff ffffffff     ................
  41e580:	ffffffff ffffffff ffffffff ffffffff     ................
  41e590:	ffffffff ffffffff ffffffff ffffffff     ................
  41e5a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e5b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e5c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e5d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e5e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e5f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e600:	ffffffff ffffffff ffffffff ffffffff     ................
  41e610:	ffffffff ffffffff ffffffff ffffffff     ................
  41e620:	ffffffff ffffffff ffffffff ffffffff     ................
  41e630:	ffffffff ffffffff ffffffff ffffffff     ................
  41e640:	ffffffff ffffffff ffffffff ffffffff     ................
  41e650:	ffffffff ffffffff ffffffff ffffffff     ................
  41e660:	ffffffff ffffffff ffffffff ffffffff     ................
  41e670:	ffffffff ffffffff ffffffff ffffffff     ................
  41e680:	ffffffff ffffffff ffffffff ffffffff     ................
  41e690:	ffffffff ffffffff ffffffff ffffffff     ................
  41e6a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e6b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e6c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e6d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e6e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e6f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e700:	ffffffff ffffffff ffffffff ffffffff     ................
  41e710:	ffffffff ffffffff ffffffff ffffffff     ................
  41e720:	ffffffff ffffffff ffffffff ffffffff     ................
  41e730:	ffffffff ffffffff ffffffff ffffffff     ................
  41e740:	ffffffff ffffffff ffffffff ffffffff     ................
  41e750:	ffffffff ffffffff ffffffff ffffffff     ................
  41e760:	ffffffff ffffffff ffffffff ffffffff     ................
  41e770:	ffffffff ffffffff ffffffff ffffffff     ................

0041e780 <image_data_arial_72_0x38>:
  41e780:	ffffffff ffffffff ffffffff ffffffff     ................
  41e790:	ffffffff ffffffff ffffffff ffffffff     ................
  41e7a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e7b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e7c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e7d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e7e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e7f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e800:	ffffffff ffffffff ffffffff ffffffff     ................
  41e810:	ffffffff ffffffff ffffffff ffffffff     ................
  41e820:	ffffffff ffffffff ffffffff ffffffff     ................
  41e830:	ffffffff ffffffff ffffffff ffffffff     ................
  41e840:	ffffffff ffffffff ffffffff ffffffff     ................
  41e850:	ffffffff ffffffff ffffffff ffffffff     ................
  41e860:	ffffffff ffffffff ffffffff ffffffff     ................
  41e870:	ffffffff ffffffff ffffffff ffffffff     ................
  41e880:	ffffffff ffffffff ffffffff ffffffff     ................
  41e890:	ffffffff ffffffff ffffffff ffffffff     ................
  41e8a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e8b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e8c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e8d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e8e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e8f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e900:	ffffffff ffffffff ffffffff ffffffff     ................
  41e910:	ffffffff ffffffff ffffffff ffffffff     ................
  41e920:	ffffffff ffffffff ffffffff ffffffff     ................
  41e930:	ffffffff ffffffff ffffffff ffffffff     ................
  41e940:	ffffffff ffffffff ffffffff ffffffff     ................
  41e950:	ffffffff ffffffff ffffffff ffffffff     ................
  41e960:	ffffffff ffffffff ffffffff ffffffff     ................
  41e970:	ffffffff ffffffff ffffffff ffffffff     ................
  41e980:	ffffffff ffffffff ffffffff ffffffff     ................
  41e990:	ffffffff ffffffff ffffffff ffffffff     ................
  41e9a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e9b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e9c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e9d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e9e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41e9f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ea00:	ffffffff ffffffff ffffffff ffffffff     ................
  41ea10:	ffffffff ffffffff ffffffff ffffffff     ................
  41ea20:	ffffffff ffffffff ffffffff ffffffff     ................
  41ea30:	ffffffff ffffffff ffffffff ffffffff     ................
  41ea40:	ffffffff ffffffff ffffffff ffffffff     ................
  41ea50:	ffffffff ffffffff ffffffff ffffffff     ................
  41ea60:	ffffffff ffffffff ffffffff ffffffff     ................
  41ea70:	ffffffff ffffffff ffffffff ffffffff     ................
  41ea80:	ffffffff ffffffff ffffffff ffffffff     ................
  41ea90:	ffffffff ffffffff ffffffff ffffffff     ................
  41eaa0:	ffffffff ffffffff ffffffff ffffffff     ................
  41eab0:	ffffffff ffffffff ffffffff ffffffff     ................
  41eac0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ead0:	ffffffff ffffffff ffffffff ffffffff     ................
  41eae0:	ffffffff ffffffff ffffffff ffffffff     ................
  41eaf0:	ffffffff ffffffff ffffffff ffffffff     ................
  41eb00:	ffffffff ffffffff ffffffff ffffffff     ................
  41eb10:	ffffffff ffffffff ffffffff ffffffff     ................
  41eb20:	ffffffff ffffffff ffffffff ffffffff     ................
  41eb30:	ffffffff ffffffff ffffffff ffffffff     ................
  41eb40:	ffffffff ffffffff ffffffff ffffffff     ................
  41eb50:	ffffffff ffffffff ffffffff ffffffff     ................
  41eb60:	ffffffff ffffffff ffffffff ffffffff     ................
  41eb70:	ffffffff ffffffff ffffffff ffffffff     ................
  41eb80:	ffffffff ffffffff ffffffff ffffffff     ................
  41eb90:	ffffffff ffffffff ffffffff ffffffff     ................
  41eba0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ebb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ebc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ebd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ebe0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ebf0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ec00:	ffffffff ffffffff ffffffff ffffffff     ................
  41ec10:	ffffffff ffffffff ffffffff ffffffff     ................
  41ec20:	ffffffff ffffffff ffffffff ffffffff     ................
  41ec30:	ffffffff ffffffff ffffffff ffffffff     ................
  41ec40:	ffffffff ffffffff ffffffff ffffffff     ................
  41ec50:	ffffffff ffffffff ffffffff ffffffff     ................
  41ec60:	ffffffff ffffffff ffffffff ffffffff     ................
  41ec70:	ffffffff ffffffff ffffffff ffffffff     ................
  41ec80:	ffffffff ffffffff ffffffff ffffffff     ................
  41ec90:	ffffffff ffffffff ffffffff ffffffff     ................
  41eca0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ecb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ecc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ecd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ece0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ecf0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ed00:	ffffffff ffffffff ffffffff ffffffff     ................
  41ed10:	ffffffff ffffffff ffffffff ffffffff     ................
  41ed20:	ffffffff ffffffff ffffffff ffffffff     ................
  41ed30:	ffffffff ffffffff ffffffff ffffffff     ................
  41ed40:	ffffffff ffffffff ffffffff ffffffff     ................
  41ed50:	ffffffff ffffffff ffffffff ffffffff     ................
  41ed60:	ffffffff ffffffff ffffffff ffffffff     ................
  41ed70:	ffffffff ffffffff ffffffff ffffffff     ................
  41ed80:	ffffffff ffffffff ffffffff ffffffff     ................
  41ed90:	ffffffff ffffffff ffffffff ffffffff     ................
  41eda0:	ffffffff ffffffff ffffffff ffffffff     ................
  41edb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41edc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41edd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ede0:	ffffffff ffffffff ffffffff ffffffff     ................
  41edf0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ee00:	ffffffff ffffffff ffffffff ffffffff     ................
  41ee10:	ffffffff ffffffff ffffffff ffffffff     ................
  41ee20:	ffffffff ffffffff ffffffff ffffffff     ................
  41ee30:	ffffffff ffffffff ffffffff ffffffff     ................
  41ee40:	ffffffff ffffffff ffffffff ffffffff     ................
  41ee50:	ffffffff ffffffff ffffffff ffffffff     ................
  41ee60:	ffffffff ffffffff ffffffff ffffffff     ................
  41ee70:	ffffffff ffffffff ffffffff ffffffff     ................
  41ee80:	ffffffff ffffffff ffffffff ffffffff     ................
  41ee90:	ffffffff ffffffff ffffffff ffffffff     ................
  41eea0:	ffffffff ffffffff ffffffff ffffffff     ................
  41eeb0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  41eec0:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  41eed0:	ffffffff ffffffff ffffffff ffffffff     ................
  41eee0:	ffffffff ffffffff ffffffff ffffffff     ................
  41eef0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ef00:	ffffffff ffffffff ffffffff ffffffff     ................
  41ef10:	ffffffff ffffffff ffffffff ffffffff     ................
  41ef20:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41ef30:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41ef40:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ef50:	ffffff00 ffffffff ffffffff ffffffff     ................
  41ef60:	ffffffff ffffffff ffffffff ffffffff     ................
  41ef70:	ffffffff ffffffff ffffffff ffffffff     ................
  41ef80:	ffffffff ffffffff ffffffff ffffffff     ................
  41ef90:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41efa0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41efb0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41efc0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41efd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41efe0:	ffffffff ffffffff ffffffff ffffffff     ................
  41eff0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f000:	ffffffff ffffffff ffffffff 00ff0000     ................
  41f010:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f020:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f030:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f040:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41f050:	ffffffff ffffffff ffffffff ffffffff     ................
  41f060:	ffffffff ffffffff ffffffff ffffffff     ................
  41f070:	ffffffff ffffffff ffffffff ffffffff     ................
  41f080:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f090:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f0a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f0b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f0c0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  41f0d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f0e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f0f0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  41f100:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f110:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f120:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f130:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f140:	ffffffff ffffffff ffffffff ffffffff     ................
  41f150:	ffffffff ffffffff ffffffff ffffffff     ................
  41f160:	ffffffff ffffffff 00ffffff 0000ff00     ................
  41f170:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f180:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f190:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f1a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f1b0:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  41f1c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f1d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f1e0:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  41f1f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f200:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f210:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f220:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f230:	ff0000ff ffff0000 ffffffff ffffffff     ................
  41f240:	ffffffff ffffffff ffffffff ffffffff     ................
  41f250:	ffffffff ffffffff 00ff0000 0000ff00     ................
  41f260:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f270:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  41f280:	ffffffff ffffffff 00ffffff 0000ff00     ................
  41f290:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f2a0:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  41f2b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f2c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f2d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f2e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f2f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f300:	ffffffff ffffffff ff0000ff 00ff0000     ................
  41f310:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f320:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  41f330:	ffffffff ffffffff ffffffff ffffffff     ................
  41f340:	ffffffff ffffffff 00ff0000 0000ff00     ................
  41f350:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f360:	00ff0000 ffffff00 ffffffff ffffffff     ................
  41f370:	ffffffff ffffffff ffffffff ffffffff     ................
  41f380:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  41f390:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f3a0:	ffffff00 ffffffff ffffffff ffffffff     ................
  41f3b0:	ffffffff ffffffff ffffffff ff0000ff     ................
  41f3c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f3d0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41f3e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f3f0:	ffffffff ffffffff ffffffff 00ff0000     ................
  41f400:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f410:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  41f420:	ffffffff ffffffff ffffffff ffffffff     ................
  41f430:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41f440:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f450:	ffff0000 ffffffff ffffffff ffffffff     ................
  41f460:	ffffffff ffffffff ffffffff ffffffff     ................
  41f470:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41f480:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f490:	ffffff00 ffffffff ffffffff ffffffff     ................
  41f4a0:	ffffffff ffffffff ffffffff ff0000ff     ................
  41f4b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f4c0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41f4d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f4e0:	ffffffff ffffffff ffffffff 00ffffff     ................
  41f4f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f500:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  41f510:	ffffffff ffffffff ffffffff ffffffff     ................
  41f520:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41f530:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f540:	ffff0000 ffffffff ffffffff ffffffff     ................
  41f550:	ffffffff ffffffff ffffffff ffffffff     ................
  41f560:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41f570:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f580:	ffffff00 ffffffff ffffffff ffffffff     ................
  41f590:	ffffffff ffffffff ffffffff ff0000ff     ................
  41f5a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f5b0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41f5c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f5d0:	ffffffff ffffffff ffffffff 00ffffff     ................
  41f5e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f5f0:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  41f600:	ffffffff ffffffff ffffffff ffffffff     ................
  41f610:	ffffffff ffffffff 00ff0000 0000ff00     ................
  41f620:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f630:	ffff0000 ffffffff ffffffff ffffffff     ................
  41f640:	ffffffff ffffffff ffffffff ffffffff     ................
  41f650:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41f660:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f670:	ffffff00 ffffffff ffffffff ffffffff     ................
  41f680:	ffffffff ffffffff ffffffff ffffffff     ................
  41f690:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f6a0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41f6b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f6c0:	ffffffff ffffffff ffffffff 00ff0000     ................
  41f6d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f6e0:	ff0000ff ffff0000 ffffffff ffffffff     ................
  41f6f0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f700:	ffffffff ffffffff 00ff0000 0000ff00     ................
  41f710:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f720:	00ff0000 ffffff00 ffffffff ffffffff     ................
  41f730:	ffffffff ffffffff ffffffff ffffffff     ................
  41f740:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f750:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  41f760:	ffffffff ffffffff ffffffff ffffffff     ................
  41f770:	ffffffff ffffffff ffffffff ffffffff     ................
  41f780:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  41f790:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f7a0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f7b0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  41f7c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f7d0:	ff0000ff ffff0000 ffffffff ffffffff     ................
  41f7e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f7f0:	ffffffff ffffffff ffffffff 0000ffff     ................
  41f800:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f810:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f820:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f830:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f840:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  41f850:	ffffffff ffffffff ffffffff ffffffff     ................
  41f860:	ffffffff ffffffff ffffffff ffffffff     ................
  41f870:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  41f880:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f890:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f8a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f8b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f8c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f8d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f8e0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f8f0:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  41f900:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f910:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f920:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f930:	00ff0000 ffffff00 ffffffff ffffffff     ................
  41f940:	ffffffff ffffffff ffffffff ffffffff     ................
  41f950:	ffffffff ffffffff ffffffff ffffffff     ................
  41f960:	ffffffff ffffffff ffffffff 00ffffff     ................
  41f970:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41f980:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41f990:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41f9a0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41f9b0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f9c0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f9d0:	ffffffff ffffffff ffffffff ffffffff     ................
  41f9e0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41f9f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41fa00:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41fa10:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41fa20:	ffffffff ffffffff ffffffff ffffffff     ................
  41fa30:	ffffffff ffffffff ffffffff ffffffff     ................
  41fa40:	ffffffff ffffffff ffffffff ffffffff     ................
  41fa50:	ffffffff ffffffff ffffffff 00ff0000     ................
  41fa60:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41fa70:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41fa80:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41fa90:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  41faa0:	ffffffff ffffffff ffffffff ffffffff     ................
  41fab0:	ffffffff ffffffff ffffffff ffffffff     ................
  41fac0:	ffffffff ffffffff ffffffff ffffffff     ................
  41fad0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41fae0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41faf0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41fb00:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41fb10:	00ff0000 0000ff00 ffffffff ffffffff     ................
  41fb20:	ffffffff ffffffff ffffffff ffffffff     ................
  41fb30:	ffffffff ffffffff ffffffff ffffffff     ................
  41fb40:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  41fb50:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41fb60:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41fb70:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41fb80:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41fb90:	ff0000ff ffffffff ffffffff ffffffff     ................
  41fba0:	ffffffff ffffffff ffffffff ffffffff     ................
  41fbb0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  41fbc0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41fbd0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41fbe0:	ffffff00 ffffffff 00ff0000 0000ff00     ................
  41fbf0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41fc00:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  41fc10:	ffffffff ffffffff ffffffff ffffffff     ................
  41fc20:	ffffffff ffffffff ffffffff ffffffff     ................
  41fc30:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41fc40:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41fc50:	ffffffff ffffffff ffffffff ffffffff     ................
  41fc60:	ffffffff ffffffff ff0000ff 00ff0000     ................
  41fc70:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41fc80:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  41fc90:	ffffffff ffffffff ffffffff ffffffff     ................
  41fca0:	ffffffff ffffffff 00ff0000 0000ff00     ................
  41fcb0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41fcc0:	00ff0000 ffffff00 ffffffff ffffffff     ................
  41fcd0:	ffffffff ffffffff ffffffff ffffffff     ................
  41fce0:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  41fcf0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41fd00:	ffffff00 ffffffff ffffffff ffffffff     ................
  41fd10:	ffffffff ffffffff ffffffff ff0000ff     ................
  41fd20:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41fd30:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  41fd40:	ffffffff ffffffff ffffffff ffffffff     ................
  41fd50:	ffffffff ffffffff ffffffff 00ffffff     ................
  41fd60:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  41fd70:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41fd80:	ffffffff ffffffff ffffffff ffffffff     ................
  41fd90:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  41fda0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41fdb0:	ffff0000 ffffffff ffffffff ffffffff     ................
  41fdc0:	ffffffff ffffffff ffffffff ffffffff     ................
  41fdd0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  41fde0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41fdf0:	0000ff00 ffffffff ffffffff ffffffff     ................
  41fe00:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41fe10:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41fe20:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41fe30:	ffffffff ffffffff ffffffff ffffffff     ................
  41fe40:	ffffffff ffffffff ffffffff ffffffff     ................
  41fe50:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41fe60:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  41fe70:	ffffffff ffffffff ffffffff ffffffff     ................
  41fe80:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41fe90:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41fea0:	ffffffff ffffffff ffffffff ffffffff     ................
  41feb0:	ffffffff ffffffff ffffffff ffffffff     ................
  41fec0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41fed0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41fee0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41fef0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41ff00:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ff10:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41ff20:	ffffffff ffffffff ffffffff ffffffff     ................
  41ff30:	ffffffff ffffffff ffffffff ffffffff     ................
  41ff40:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41ff50:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41ff60:	ffffffff ffffffff ffffffff ffffffff     ................
  41ff70:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  41ff80:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  41ff90:	ffffffff ffffffff ffffffff ffffffff     ................
  41ffa0:	ffffffff ffffffff ffffffff ffffffff     ................
  41ffb0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41ffc0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  41ffd0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  41ffe0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  41fff0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  420000:	0000ff00 ff0000ff ffffffff ffffffff     ................
  420010:	ffffffff ffffffff ffffffff ffffffff     ................
  420020:	ffffffff ffffffff ffffffff ffffffff     ................
  420030:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  420040:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  420050:	ffffffff ffffffff ffffffff ffffffff     ................
  420060:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  420070:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  420080:	ffffffff ffffffff ffffffff ffffffff     ................
  420090:	ffffffff ffffffff ffffffff ffffffff     ................
  4200a0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  4200b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4200c0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  4200d0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  4200e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4200f0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  420100:	ffffffff ffffffff ffffffff ffffffff     ................
  420110:	ffffffff ffffffff ffffffff ffffffff     ................
  420120:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  420130:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  420140:	ffffffff ffffffff ffffffff ffffffff     ................
  420150:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  420160:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  420170:	ffffffff ffffffff ffffffff ffffffff     ................
  420180:	ffffffff ffffffff ffffffff ffffffff     ................
  420190:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  4201a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4201b0:	0000ff00 ffffffff ffffffff ffffffff     ................
  4201c0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  4201d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4201e0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  4201f0:	ffffffff ffffffff ffffffff ffffffff     ................
  420200:	ffffffff ffffffff ffffffff 00ffffff     ................
  420210:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  420220:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  420230:	ffffffff ffffffff ffffffff ffffffff     ................
  420240:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  420250:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  420260:	00ff0000 ffffff00 ffffffff ffffffff     ................
  420270:	ffffffff ffffffff ffffffff ffffffff     ................
  420280:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  420290:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4202a0:	0000ff00 ffffffff ffffffff ffffffff     ................
  4202b0:	ffffffff ffffffff ffffffff ff0000ff     ................
  4202c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4202d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4202e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4202f0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  420300:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  420310:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  420320:	ffffffff ffffffff ffffffff ffffffff     ................
  420330:	ffffffff ffffffff 00ff0000 0000ff00     ................
  420340:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  420350:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  420360:	ffffffff ffffffff ffffffff 0000ffff     ................
  420370:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  420380:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  420390:	ffffff00 ffffffff ffffffff ffffffff     ................
  4203a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4203b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4203c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4203d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4203e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4203f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  420400:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  420410:	ffffffff ffffffff ffffffff ffffffff     ................
  420420:	ffffffff ffffffff 00ffffff 0000ff00     ................
  420430:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  420440:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  420450:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  420460:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  420470:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  420480:	ffffffff ffffffff ffffffff ffffffff     ................
  420490:	ffffffff ffffffff ffffffff ffffffff     ................
  4204a0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  4204b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4204c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4204d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4204e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4204f0:	ff0000ff ffffffff ffffffff ffffffff     ................
  420500:	ffffffff ffffffff ffffffff ffffffff     ................
  420510:	ffffffff ffffffff ffffffff ffffffff     ................
  420520:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  420530:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  420540:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  420550:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  420560:	00ff0000 0000ff00 ffffffff ffffffff     ................
  420570:	ffffffff ffffffff ffffffff ffffffff     ................
  420580:	ffffffff ffffffff ffffffff ffffffff     ................
  420590:	ffffffff ffffffff ffffffff 00ff0000     ................
  4205a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4205b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4205c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4205d0:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  4205e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4205f0:	ffffffff ffffffff ffffffff ffffffff     ................
  420600:	ffffffff ffffffff ffffffff ffffffff     ................
  420610:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  420620:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  420630:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  420640:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  420650:	ffff0000 ffffffff ffffffff ffffffff     ................
  420660:	ffffffff ffffffff ffffffff ffffffff     ................
  420670:	ffffffff ffffffff ffffffff ffffffff     ................
  420680:	ffffffff ffffffff ffffffff ffffffff     ................
  420690:	ffffffff ffffffff 00ff0000 0000ff00     ................
  4206a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4206b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4206c0:	0000ff00 ffffffff ffffffff ffffffff     ................
  4206d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4206e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4206f0:	ffffffff ffffffff ffffffff ffffffff     ................
  420700:	ffffffff ffffffff ffffffff ffffffff     ................
  420710:	ffffffff ffffffff ff0000ff 00ff0000     ................
  420720:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  420730:	ffffffff ffffffff ffffffff ffffffff     ................
  420740:	ffffffff ffffffff ffffffff ffffffff     ................
  420750:	ffffffff ffffffff ffffffff ffffffff     ................
  420760:	ffffffff ffffffff ffffffff ffffffff     ................
  420770:	ffffffff ffffffff ffffffff ffffffff     ................
  420780:	ffffffff ffffffff ffffffff ffffffff     ................
  420790:	ffffffff ffffffff ffffffff ffffffff     ................
  4207a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4207b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4207c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4207d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4207e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4207f0:	ffffffff ffffffff ffffffff ffffffff     ................
  420800:	ffffffff ffffffff ffffffff ffffffff     ................
  420810:	ffffffff ffffffff ffffffff ffffffff     ................
  420820:	ffffffff ffffffff ffffffff ffffffff     ................
  420830:	ffffffff ffffffff ffffffff ffffffff     ................
  420840:	ffffffff ffffffff ffffffff ffffffff     ................
  420850:	ffffffff ffffffff ffffffff ffffffff     ................
  420860:	ffffffff ffffffff ffffffff ffffffff     ................
  420870:	ffffffff ffffffff ffffffff ffffffff     ................
  420880:	ffffffff ffffffff ffffffff ffffffff     ................
  420890:	ffffffff ffffffff ffffffff ffffffff     ................
  4208a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4208b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4208c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4208d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4208e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4208f0:	ffffffff ffffffff ffffffff ffffffff     ................
  420900:	ffffffff ffffffff ffffffff ffffffff     ................
  420910:	ffffffff ffffffff ffffffff ffffffff     ................
  420920:	ffffffff ffffffff ffffffff ffffffff     ................
  420930:	ffffffff ffffffff ffffffff ffffffff     ................
  420940:	ffffffff ffffffff ffffffff ffffffff     ................
  420950:	ffffffff ffffffff ffffffff ffffffff     ................
  420960:	ffffffff ffffffff ffffffff ffffffff     ................
  420970:	ffffffff ffffffff ffffffff ffffffff     ................
  420980:	ffffffff ffffffff ffffffff ffffffff     ................
  420990:	ffffffff ffffffff ffffffff ffffffff     ................
  4209a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4209b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4209c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4209d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4209e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4209f0:	ffffffff ffffffff ffffffff ffffffff     ................
  420a00:	ffffffff ffffffff ffffffff ffffffff     ................
  420a10:	ffffffff ffffffff ffffffff ffffffff     ................
  420a20:	ffffffff ffffffff ffffffff ffffffff     ................
  420a30:	ffffffff ffffffff ffffffff ffffffff     ................
  420a40:	ffffffff ffffffff ffffffff ffffffff     ................
  420a50:	ffffffff ffffffff ffffffff ffffffff     ................
  420a60:	ffffffff ffffffff ffffffff ffffffff     ................
  420a70:	ffffffff ffffffff ffffffff ffffffff     ................
  420a80:	ffffffff ffffffff ffffffff ffffffff     ................
  420a90:	ffffffff ffffffff ffffffff ffffffff     ................
  420aa0:	ffffffff ffffffff ffffffff ffffffff     ................
  420ab0:	ffffffff ffffffff ffffffff ffffffff     ................
  420ac0:	ffffffff ffffffff ffffffff ffffffff     ................
  420ad0:	ffffffff ffffffff ffffffff ffffffff     ................
  420ae0:	ffffffff ffffffff ffffffff ffffffff     ................
  420af0:	ffffffff ffffffff ffffffff ffffffff     ................
  420b00:	ffffffff ffffffff ffffffff ffffffff     ................
  420b10:	ffffffff ffffffff ffffffff ffffffff     ................
  420b20:	ffffffff ffffffff ffffffff ffffffff     ................
  420b30:	ffffffff ffffffff ffffffff ffffffff     ................
  420b40:	ffffffff ffffffff ffffffff ffffffff     ................
  420b50:	ffffffff ffffffff ffffffff ffffffff     ................
  420b60:	ffffffff ffffffff ffffffff ffffffff     ................
  420b70:	ffffffff ffffffff ffffffff ffffffff     ................
  420b80:	ffffffff ffffffff ffffffff ffffffff     ................
  420b90:	ffffffff ffffffff ffffffff ffffffff     ................
  420ba0:	ffffffff ffffffff ffffffff ffffffff     ................
  420bb0:	ffffffff ffffffff ffffffff ffffffff     ................
  420bc0:	ffffffff ffffffff ffffffff ffffffff     ................
  420bd0:	ffffffff ffffffff ffffffff ffffffff     ................
  420be0:	ffffffff ffffffff ffffffff ffffffff     ................
  420bf0:	ffffffff ffffffff ffffffff ffffffff     ................
  420c00:	ffffffff ffffffff ffffffff ffffffff     ................
  420c10:	ffffffff ffffffff ffffffff ffffffff     ................
  420c20:	ffffffff ffffffff ffffffff ffffffff     ................
  420c30:	ffffffff ffffffff ffffffff ffffffff     ................
  420c40:	ffffffff ffffffff ffffffff ffffffff     ................
  420c50:	ffffffff ffffffff ffffffff ffffffff     ................
  420c60:	ffffffff ffffffff ffffffff ffffffff     ................
  420c70:	ffffffff ffffffff ffffffff ffffffff     ................
  420c80:	ffffffff ffffffff ffffffff ffffffff     ................
  420c90:	ffffffff ffffffff ffffffff ffffffff     ................
  420ca0:	ffffffff ffffffff ffffffff ffffffff     ................
  420cb0:	ffffffff ffffffff ffffffff ffffffff     ................
  420cc0:	ffffffff ffffffff ffffffff ffffffff     ................
  420cd0:	ffffffff ffffffff ffffffff ffffffff     ................
  420ce0:	ffffffff ffffffff ffffffff ffffffff     ................
  420cf0:	ffffffff ffffffff ffffffff ffffffff     ................
  420d00:	ffffffff ffffffff ffffffff ffffffff     ................
  420d10:	ffffffff ffffffff ffffffff ffffffff     ................
  420d20:	ffffffff ffffffff ffffffff ffffffff     ................
  420d30:	ffffffff ffffffff ffffffff ffffffff     ................
  420d40:	ffffffff ffffffff ffffffff ffffffff     ................
  420d50:	ffffffff ffffffff ffffffff ffffffff     ................
  420d60:	ffffffff ffffffff ffffffff ffffffff     ................
  420d70:	ffffffff ffffffff ffffffff ffffffff     ................
  420d80:	ffffffff ffffffff ffffffff ffffffff     ................
  420d90:	ffffffff ffffffff ffffffff ffffffff     ................
  420da0:	ffffffff ffffffff ffffffff ffffffff     ................
  420db0:	ffffffff ffffffff ffffffff ffffffff     ................
  420dc0:	ffffffff ffffffff ffffffff ffffffff     ................
  420dd0:	ffffffff ffffffff ffffffff ffffffff     ................
  420de0:	ffffffff ffffffff ffffffff ffffffff     ................
  420df0:	ffffffff ffffffff ffffffff ffffffff     ................
  420e00:	ffffffff ffffffff ffffffff ffffffff     ................
  420e10:	ffffffff ffffffff ffffffff ffffffff     ................
  420e20:	ffffffff ffffffff ffffffff ffffffff     ................
  420e30:	ffffffff ffffffff ffffffff ffffffff     ................
  420e40:	ffffffff ffffffff ffffffff ffffffff     ................
  420e50:	ffffffff ffffffff ffffffff ffffffff     ................
  420e60:	ffffffff ffffffff ffffffff ffffffff     ................
  420e70:	ffffffff ffffffff ffffffff ffffffff     ................
  420e80:	ffffffff ffffffff ffffffff ffffffff     ................
  420e90:	ffffffff ffffffff ffffffff ffffffff     ................
  420ea0:	ffffffff ffffffff ffffffff ffffffff     ................
  420eb0:	ffffffff ffffffff ffffffff ffffffff     ................
  420ec0:	ffffffff ffffffff ffffffff ffffffff     ................
  420ed0:	ffffffff ffffffff ffffffff ffffffff     ................

00420ee0 <image_data_arial_72_0x39>:
  420ee0:	ffffffff ffffffff ffffffff ffffffff     ................
  420ef0:	ffffffff ffffffff ffffffff ffffffff     ................
  420f00:	ffffffff ffffffff ffffffff ffffffff     ................
  420f10:	ffffffff ffffffff ffffffff ffffffff     ................
  420f20:	ffffffff ffffffff ffffffff ffffffff     ................
  420f30:	ffffffff ffffffff ffffffff ffffffff     ................
  420f40:	ffffffff ffffffff ffffffff ffffffff     ................
  420f50:	ffffffff ffffffff ffffffff ffffffff     ................
  420f60:	ffffffff ffffffff ffffffff ffffffff     ................
  420f70:	ffffffff ffffffff ffffffff ffffffff     ................
  420f80:	ffffffff ffffffff ffffffff ffffffff     ................
  420f90:	ffffffff ffffffff ffffffff ffffffff     ................
  420fa0:	ffffffff ffffffff ffffffff ffffffff     ................
  420fb0:	ffffffff ffffffff ffffffff ffffffff     ................
  420fc0:	ffffffff ffffffff ffffffff ffffffff     ................
  420fd0:	ffffffff ffffffff ffffffff ffffffff     ................
  420fe0:	ffffffff ffffffff ffffffff ffffffff     ................
  420ff0:	ffffffff ffffffff ffffffff ffffffff     ................
  421000:	ffffffff ffffffff ffffffff ffffffff     ................
  421010:	ffffffff ffffffff ffffffff ffffffff     ................
  421020:	ffffffff ffffffff ffffffff ffffffff     ................
  421030:	ffffffff ffffffff ffffffff ffffffff     ................
  421040:	ffffffff ffffffff ffffffff ffffffff     ................
  421050:	ffffffff ffffffff ffffffff ffffffff     ................
  421060:	ffffffff ffffffff ffffffff ffffffff     ................
  421070:	ffffffff ffffffff ffffffff ffffffff     ................
  421080:	ffffffff ffffffff ffffffff ffffffff     ................
  421090:	ffffffff ffffffff ffffffff ffffffff     ................
  4210a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4210b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4210c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4210d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4210e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4210f0:	ffffffff ffffffff ffffffff ffffffff     ................
  421100:	ffffffff ffffffff ffffffff ffffffff     ................
  421110:	ffffffff ffffffff ffffffff ffffffff     ................
  421120:	ffffffff ffffffff ffffffff ffffffff     ................
  421130:	ffffffff ffffffff ffffffff ffffffff     ................
  421140:	ffffffff ffffffff ffffffff ffffffff     ................
  421150:	ffffffff ffffffff ffffffff ffffffff     ................
  421160:	ffffffff ffffffff ffffffff ffffffff     ................
  421170:	ffffffff ffffffff ffffffff ffffffff     ................
  421180:	ffffffff ffffffff ffffffff ffffffff     ................
  421190:	ffffffff ffffffff ffffffff ffffffff     ................
  4211a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4211b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4211c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4211d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4211e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4211f0:	ffffffff ffffffff ffffffff ffffffff     ................
  421200:	ffffffff ffffffff ffffffff ffffffff     ................
  421210:	ffffffff ffffffff ffffffff ffffffff     ................
  421220:	ffffffff ffffffff ffffffff ffffffff     ................
  421230:	ffffffff ffffffff ffffffff ffffffff     ................
  421240:	ffffffff ffffffff ffffffff ffffffff     ................
  421250:	ffffffff ffffffff ffffffff ffffffff     ................
  421260:	ffffffff ffffffff ffffffff ffffffff     ................
  421270:	ffffffff ffffffff ffffffff ffffffff     ................
  421280:	ffffffff ffffffff ffffffff ffffffff     ................
  421290:	ffffffff ffffffff ffffffff ffffffff     ................
  4212a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4212b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4212c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4212d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4212e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4212f0:	ffffffff ffffffff ffffffff ffffffff     ................
  421300:	ffffffff ffffffff ffffffff ffffffff     ................
  421310:	ffffffff ffffffff ffffffff ffffffff     ................
  421320:	ffffffff ffffffff ffffffff ffffffff     ................
  421330:	ffffffff ffffffff ffffffff ffffffff     ................
  421340:	ffffffff ffffffff ffffffff ffffffff     ................
  421350:	ffffffff ffffffff ffffffff ffffffff     ................
  421360:	ffffffff ffffffff ffffffff ffffffff     ................
  421370:	ffffffff ffffffff ffffffff ffffffff     ................
  421380:	ffffffff ffffffff ffffffff ffffffff     ................
  421390:	ffffffff ffffffff ffffffff ffffffff     ................
  4213a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4213b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4213c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4213d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4213e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4213f0:	ffffffff ffffffff ffffffff ffffffff     ................
  421400:	ffffffff ffffffff ffffffff ffffffff     ................
  421410:	ffffffff ffffffff ffffffff ffffffff     ................
  421420:	ffffffff ffffffff ffffffff ffffffff     ................
  421430:	ffffffff ffffffff ffffffff ffffffff     ................
  421440:	ffffffff ffffffff ffffffff ffffffff     ................
  421450:	ffffffff ffffffff ffffffff ffffffff     ................
  421460:	ffffffff ffffffff ffffffff ffffffff     ................
  421470:	ffffffff ffffffff ffffffff ffffffff     ................
  421480:	ffffffff ffffffff ffffffff ffffffff     ................
  421490:	ffffffff ffffffff ffffffff ffffffff     ................
  4214a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4214b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4214c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4214d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4214e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4214f0:	ffffffff ffffffff ffffffff ffffffff     ................
  421500:	ffffffff ffffffff ffffffff ffffffff     ................
  421510:	ffffffff ffffffff ffffffff ffffffff     ................
  421520:	ffffffff ffffffff ffffffff ffffffff     ................
  421530:	ffffffff ffffffff ffffffff ffffffff     ................
  421540:	ffffffff ffffffff ffffffff ffffffff     ................
  421550:	ffffffff ffffffff ffffffff ffffffff     ................
  421560:	ffffffff ffffffff ffffffff ffffffff     ................
  421570:	ffffffff ffffffff ffffffff ffffffff     ................
  421580:	ffffffff ffffffff ffffffff ffffffff     ................
  421590:	ffffffff ffffffff ffffffff ffffffff     ................
  4215a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4215b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4215c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4215d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4215e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4215f0:	ffffffff ffffffff ffffffff ffffffff     ................
  421600:	ffffffff ffffffff ffffffff ffffffff     ................
  421610:	ffffffff ffffffff ff0000ff 00ff0000     ................
  421620:	0000ff00 ff0000ff ffffffff ffffffff     ................
  421630:	ffffffff ffffffff ffffffff ffffffff     ................
  421640:	ffffffff ffffffff ffffffff ffffffff     ................
  421650:	ffffffff ffffffff ffffffff ffffffff     ................
  421660:	ffffffff ffffffff ffffffff ffffffff     ................
  421670:	ffffffff ffffffff ffffffff ffffffff     ................
  421680:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  421690:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4216a0:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  4216b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4216c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4216d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4216e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4216f0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  421700:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421710:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421720:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  421730:	ffffffff ffffffff ffffffff ffffffff     ................
  421740:	ffffffff ffffffff ffffffff ffffffff     ................
  421750:	ffffffff ffffffff ffffffff ffffffff     ................
  421760:	ffffffff ffffffff ffffffff 00ff0000     ................
  421770:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421780:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  421790:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4217a0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  4217b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4217c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4217d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4217e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4217f0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421800:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421810:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  421820:	ffff0000 ffffffff ffffffff ffffffff     ................
  421830:	ffffffff ffffffff ffffffff ffffffff     ................
  421840:	ffffffff ffffffff ffffffff ffffffff     ................
  421850:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  421860:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421870:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  421880:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421890:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  4218a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4218b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4218c0:	ffffffff ffffffff 00ffffff 0000ff00     ................
  4218d0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4218e0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4218f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421900:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  421910:	00ff0000 0000ff00 ffffffff ffffffff     ................
  421920:	ffffffff ffffffff ffffffff ffffffff     ................
  421930:	ffffffff ffffffff ffffffff ffffffff     ................
  421940:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421950:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421960:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  421970:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421980:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421990:	ff0000ff ffffffff ffffffff ffffffff     ................
  4219a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4219b0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  4219c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4219d0:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  4219e0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  4219f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  421a00:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  421a10:	ffffffff ffffffff ffffffff ffffffff     ................
  421a20:	ffffffff ffffffff ffffffff ff0000ff     ................
  421a30:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421a40:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  421a50:	ffffffff ffffffff ffffffff ffffffff     ................
  421a60:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  421a70:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421a80:	ff0000ff ffff0000 ffffffff ffffffff     ................
  421a90:	ffffffff ffffffff ffffffff ffffffff     ................
  421aa0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  421ab0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  421ac0:	ffff0000 ffffffff ffffffff ffffffff     ................
  421ad0:	ffffffff ffffffff ffffffff 0000ffff     ................
  421ae0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  421af0:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  421b00:	ffffffff ffffffff ffffffff ffffffff     ................
  421b10:	ffffffff ffffffff 0000ffff ff0000ff     ................
  421b20:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421b30:	0000ff00 ff0000ff ffffffff ffffffff     ................
  421b40:	ffffffff ffffffff ffffffff ffffffff     ................
  421b50:	ffffffff ffffffff ff0000ff 00ff0000     ................
  421b60:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421b70:	ff0000ff ffff0000 ffffffff ffffffff     ................
  421b80:	ffffffff ffffffff ffffffff ffffffff     ................
  421b90:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  421ba0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  421bb0:	ffffffff ffffffff ffffffff ffffffff     ................
  421bc0:	ffffffff ffffffff ffffffff ffffffff     ................
  421bd0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  421be0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421bf0:	ffffff00 ffffffff ffffffff ffffffff     ................
  421c00:	ffffffff ffffffff 0000ffff ff0000ff     ................
  421c10:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421c20:	0000ff00 ffffffff ffffffff ffffffff     ................
  421c30:	ffffffff ffffffff ffffffff ffffffff     ................
  421c40:	ffffffff ffffffff ffffffff 00ff0000     ................
  421c50:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421c60:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  421c70:	ffffffff ffffffff ffffffff ffffffff     ................
  421c80:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  421c90:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  421ca0:	ffffffff ffffffff ffffffff ffffffff     ................
  421cb0:	ffffffff ffffffff ffffffff ffffffff     ................
  421cc0:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  421cd0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421ce0:	ffffff00 ffffffff ffffffff ffffffff     ................
  421cf0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  421d00:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421d10:	0000ff00 ffffffff ffffffff ffffffff     ................
  421d20:	ffffffff ffffffff ffffffff ffffffff     ................
  421d30:	ffffffff ffffffff ffffffff 00ff0000     ................
  421d40:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421d50:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  421d60:	ffffffff ffffffff ffffffff 00ffffff     ................
  421d70:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421d80:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  421d90:	ffffffff ffffffff ffffffff ffffffff     ................
  421da0:	ffffffff ffffffff ffffffff ffffffff     ................
  421db0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  421dc0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421dd0:	0000ff00 ffffffff ffffffff ffffffff     ................
  421de0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  421df0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421e00:	0000ff00 ffffffff ffffffff ffffffff     ................
  421e10:	ffffffff ffffffff ffffffff ffffffff     ................
  421e20:	ffffffff ffffffff ffffffff 00ffffff     ................
  421e30:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421e40:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  421e50:	ffffffff ffffffff ffffffff 00ffffff     ................
  421e60:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421e70:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  421e80:	ffffffff ffffffff ffffffff ffffffff     ................
  421e90:	ffffffff ffffffff ffffffff ffffffff     ................
  421ea0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  421eb0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421ec0:	0000ff00 ffffffff ffffffff ffffffff     ................
  421ed0:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  421ee0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421ef0:	0000ff00 ffffffff ffffffff ffffffff     ................
  421f00:	ffffffff ffffffff ffffffff ffffffff     ................
  421f10:	ffffffff ffffffff ffffffff 00ffffff     ................
  421f20:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  421f30:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  421f40:	ffffffff ffffffff ffffffff ffffffff     ................
  421f50:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  421f60:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  421f70:	ffffffff ffffffff ffffffff ffffffff     ................
  421f80:	ffffffff ffffffff ffffffff ffffffff     ................
  421f90:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  421fa0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421fb0:	0000ff00 ffffffff ffffffff ffffffff     ................
  421fc0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  421fd0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  421fe0:	0000ff00 ffffffff ffffffff ffffffff     ................
  421ff0:	ffffffff ffffffff ffffffff ffffffff     ................
  422000:	ffffffff ffffffff ffffffff 00ff0000     ................
  422010:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422020:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  422030:	ffffffff ffffffff ffffffff ffffffff     ................
  422040:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  422050:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422060:	ffffffff ffffffff ffffffff ffffffff     ................
  422070:	ffffffff ffffffff ffffffff ffffffff     ................
  422080:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  422090:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4220a0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  4220b0:	ffffffff ffffffff 0000ffff ff0000ff     ................
  4220c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4220d0:	0000ff00 ff0000ff ffffffff ffffffff     ................
  4220e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4220f0:	ffffffff ffffffff ffffffff 00ff0000     ................
  422100:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422110:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422120:	ffffffff ffffffff ffffffff ffffffff     ................
  422130:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  422140:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422150:	ffff0000 ffffffff ffffffff ffffffff     ................
  422160:	ffffffff ffffffff ffffffff ffffffff     ................
  422170:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422180:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422190:	0000ff00 ff0000ff ffffffff ffffffff     ................
  4221a0:	ffffffff ffffffff ffffffff ff0000ff     ................
  4221b0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4221c0:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  4221d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4221e0:	ffffffff 0000ffff ff0000ff 00ff0000     ................
  4221f0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422200:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422210:	ffffffff ffffffff ffffffff ffffffff     ................
  422220:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  422230:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422240:	00ff0000 0000ff00 ffffffff ffffffff     ................
  422250:	ffffffff ffffffff 00ffffff 0000ff00     ................
  422260:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422270:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422280:	0000ff00 ff0000ff ffffffff ffffffff     ................
  422290:	ffffffff ffffffff ffffffff ffffffff     ................
  4222a0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4222b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4222c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4222d0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4222e0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4222f0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422300:	ffffffff ffffffff ffffffff ffffffff     ................
  422310:	ffffffff ffffffff 00ffffff 0000ff00     ................
  422320:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422330:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422340:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422350:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422360:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422370:	0000ff00 ff0000ff ffffffff ffffffff     ................
  422380:	ffffffff ffffffff ffffffff ffffffff     ................
  422390:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  4223a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4223b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4223c0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  4223d0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4223e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4223f0:	ffffffff ffffffff ffffffff ffffffff     ................
  422400:	ffffffff ffffffff ffffffff 0000ffff     ................
  422410:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422420:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422430:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422440:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422450:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422460:	0000ff00 ffffffff ffffffff ffffffff     ................
  422470:	ffffffff ffffffff ffffffff ffffffff     ................
  422480:	ffffffff ffffffff ff0000ff 00ff0000     ................
  422490:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4224a0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4224b0:	00ff0000 0000ff00 ff0000ff 00ffffff     ................
  4224c0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4224d0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  4224e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4224f0:	ffffffff ffffffff ffffffff ffffffff     ................
  422500:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  422510:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422520:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422530:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  422540:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422550:	0000ff00 ffffffff ffffffff ffffffff     ................
  422560:	ffffffff ffffffff ffffffff ffffffff     ................
  422570:	ffffffff ffffffff ffffffff ffffffff     ................
  422580:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  422590:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4225a0:	ffff0000 ffffffff ffffffff 00ffffff     ................
  4225b0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4225c0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  4225d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4225e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4225f0:	ffffffff ffffffff ffffffff ffffffff     ................
  422600:	ffffffff ffffffff ff0000ff ffff0000     ................
  422610:	ffffffff ffffffff ffffffff ffffffff     ................
  422620:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  422630:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422640:	0000ff00 ffffffff ffffffff ffffffff     ................
  422650:	ffffffff ffffffff ffffffff ffffffff     ................
  422660:	ffffffff ffffffff ffffffff ffffffff     ................
  422670:	ffffffff ffffffff ffffffff ffffffff     ................
  422680:	ffffffff ffffffff ffffffff ffffffff     ................
  422690:	ffffffff ffffffff ffffffff 00ffffff     ................
  4226a0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4226b0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  4226c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4226d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4226e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4226f0:	ffffffff ffffffff ffffffff ffffffff     ................
  422700:	ffffffff ffffffff ffffffff ffffffff     ................
  422710:	ffffffff 00ffffff 0000ff00 ff0000ff     ................
  422720:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422730:	0000ff00 ffffffff ffffffff ffffffff     ................
  422740:	ffffffff ffffffff ffffffff ffffffff     ................
  422750:	ffffffff ffffffff ffffffff ffffffff     ................
  422760:	ffffffff ffffffff ffffffff ffffffff     ................
  422770:	ffffffff ffffffff ffffffff ffffffff     ................
  422780:	ffffffff ffffffff ffffffff 00ffffff     ................
  422790:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  4227a0:	ff0000ff 00ff0000 0000ff00 ffffffff     ................
  4227b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4227c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4227d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4227e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4227f0:	ffffffff ffffffff ffffffff ffffffff     ................
  422800:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  422810:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422820:	ffffff00 ffffffff ffffffff ffffffff     ................
  422830:	ffffffff ffffffff ffffffff ffffffff     ................
  422840:	ffffffff ffffffff ffffffff 00ff0000     ................
  422850:	0000ff00 ff0000ff ffffffff ffffffff     ................
  422860:	ffffffff ffffffff ffffffff ffffffff     ................
  422870:	ffffffff ffffffff ffffffff 00ff0000     ................
  422880:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422890:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  4228a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4228b0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  4228c0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4228d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4228e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4228f0:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  422900:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422910:	ffffff00 ffffffff ffffffff ffffffff     ................
  422920:	ffffffff ffffffff ffffffff ff0000ff     ................
  422930:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422940:	0000ff00 ff0000ff ffffffff ffffffff     ................
  422950:	ffffffff ffffffff ffffffff ffffffff     ................
  422960:	ffffffff ffffffff ff0000ff 00ff0000     ................
  422970:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422980:	ff0000ff ffff0000 ffffffff ffffffff     ................
  422990:	ffffffff ffffffff ffffffff ffffffff     ................
  4229a0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  4229b0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4229c0:	ffff0000 ffffffff ffffffff ffffffff     ................
  4229d0:	ffffffff ffffffff ffffffff 0000ffff     ................
  4229e0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  4229f0:	00ff0000 0000ff00 ff0000ff ffff0000     ................
  422a00:	ffffffff ffffffff ffffffff ffffffff     ................
  422a10:	ffffffff ffffffff ffffffff ff0000ff     ................
  422a20:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422a30:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  422a40:	ffffffff ffffffff ffffffff ffffffff     ................
  422a50:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  422a60:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422a70:	ff0000ff ffffffff ffffffff ffffffff     ................
  422a80:	ffffffff ffffffff ffffffff ffffffff     ................
  422a90:	ffffffff ffffffff 00ff0000 0000ff00     ................
  422aa0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422ab0:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  422ac0:	ffffffff ff0000ff 00ff0000 0000ff00     ................
  422ad0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422ae0:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  422af0:	ffffffff ffffffff ffffffff ffffffff     ................
  422b00:	ffffffff ffffffff ffffffff ffffffff     ................
  422b10:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422b20:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422b30:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422b40:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422b50:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422b60:	ffffffff ffffffff ffffffff ffffffff     ................
  422b70:	ffffffff ffffffff ffffffff ffffffff     ................
  422b80:	ffffffff ffffffff 00ffffff 0000ff00     ................
  422b90:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422ba0:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422bb0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422bc0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422bd0:	00ff0000 0000ff00 ffffffff ffffffff     ................
  422be0:	ffffffff ffffffff ffffffff ffffffff     ................
  422bf0:	ffffffff ffffffff ffffffff ffffffff     ................
  422c00:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  422c10:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422c20:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422c30:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422c40:	0000ff00 ff0000ff 00ff0000 ffffff00     ................
  422c50:	ffffffff ffffffff ffffffff ffffffff     ................
  422c60:	ffffffff ffffffff ffffffff ffffffff     ................
  422c70:	ffffffff ffffffff ffffffff 0000ffff     ................
  422c80:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422c90:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422ca0:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422cb0:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422cc0:	ffff0000 ffffffff ffffffff ffffffff     ................
  422cd0:	ffffffff ffffffff ffffffff ffffffff     ................
  422ce0:	ffffffff ffffffff ffffffff ffffffff     ................
  422cf0:	ffffffff ffffffff ff0000ff 00ff0000     ................
  422d00:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422d10:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422d20:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422d30:	0000ff00 ffffffff ffffffff ffffffff     ................
  422d40:	ffffffff ffffffff ffffffff ffffffff     ................
  422d50:	ffffffff ffffffff ffffffff ffffffff     ................
  422d60:	ffffffff ffffffff ffffffff ffffffff     ................
  422d70:	ffffffff 00ff0000 0000ff00 ff0000ff     ................
  422d80:	00ff0000 0000ff00 ff0000ff 00ff0000     ................
  422d90:	0000ff00 ff0000ff 00ff0000 0000ff00     ................
  422da0:	ff0000ff 00ff0000 ffffff00 ffffffff     ................
  422db0:	ffffffff ffffffff ffffffff ffffffff     ................
  422dc0:	ffffffff ffffffff ffffffff ffffffff     ................
  422dd0:	ffffffff ffffffff ffffffff ffffffff     ................
  422de0:	ffffffff ffffffff ffffffff ffffffff     ................
  422df0:	0000ffff ff0000ff 00ff0000 0000ff00     ................
  422e00:	ff0000ff 00ff0000 0000ff00 ff0000ff     ................
  422e10:	00ff0000 0000ff00 ff0000ff ffffffff     ................
  422e20:	ffffffff ffffffff ffffffff ffffffff     ................
  422e30:	ffffffff ffffffff ffffffff ffffffff     ................
  422e40:	ffffffff ffffffff ffffffff ffffffff     ................
  422e50:	ffffffff ffffffff ffffffff ffffffff     ................
  422e60:	ffffffff ffffffff ffffffff ffffffff     ................
  422e70:	00ffffff 0000ff00 ff0000ff 00ff0000     ................
  422e80:	0000ff00 ff0000ff ffff0000 ffffffff     ................
  422e90:	ffffffff ffffffff ffffffff ffffffff     ................
  422ea0:	ffffffff ffffffff ffffffff ffffffff     ................
  422eb0:	ffffffff ffffffff ffffffff ffffffff     ................
  422ec0:	ffffffff ffffffff ffffffff ffffffff     ................
  422ed0:	ffffffff ffffffff ffffffff ffffffff     ................
  422ee0:	ffffffff ffffffff ffffffff ffffffff     ................
  422ef0:	ffffffff ffffffff ffffffff ffffffff     ................
  422f00:	ffffffff ffffffff ffffffff ffffffff     ................
  422f10:	ffffffff ffffffff ffffffff ffffffff     ................
  422f20:	ffffffff ffffffff ffffffff ffffffff     ................
  422f30:	ffffffff ffffffff ffffffff ffffffff     ................
  422f40:	ffffffff ffffffff ffffffff ffffffff     ................
  422f50:	ffffffff ffffffff ffffffff ffffffff     ................
  422f60:	ffffffff ffffffff ffffffff ffffffff     ................
  422f70:	ffffffff ffffffff ffffffff ffffffff     ................
  422f80:	ffffffff ffffffff ffffffff ffffffff     ................
  422f90:	ffffffff ffffffff ffffffff ffffffff     ................
  422fa0:	ffffffff ffffffff ffffffff ffffffff     ................
  422fb0:	ffffffff ffffffff ffffffff ffffffff     ................
  422fc0:	ffffffff ffffffff ffffffff ffffffff     ................
  422fd0:	ffffffff ffffffff ffffffff ffffffff     ................
  422fe0:	ffffffff ffffffff ffffffff ffffffff     ................
  422ff0:	ffffffff ffffffff ffffffff ffffffff     ................
  423000:	ffffffff ffffffff ffffffff ffffffff     ................
  423010:	ffffffff ffffffff ffffffff ffffffff     ................
  423020:	ffffffff ffffffff ffffffff ffffffff     ................
  423030:	ffffffff ffffffff ffffffff ffffffff     ................
  423040:	ffffffff ffffffff ffffffff ffffffff     ................
  423050:	ffffffff ffffffff ffffffff ffffffff     ................
  423060:	ffffffff ffffffff ffffffff ffffffff     ................
  423070:	ffffffff ffffffff ffffffff ffffffff     ................
  423080:	ffffffff ffffffff ffffffff ffffffff     ................
  423090:	ffffffff ffffffff ffffffff ffffffff     ................
  4230a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4230b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4230c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4230d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4230e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4230f0:	ffffffff ffffffff ffffffff ffffffff     ................
  423100:	ffffffff ffffffff ffffffff ffffffff     ................
  423110:	ffffffff ffffffff ffffffff ffffffff     ................
  423120:	ffffffff ffffffff ffffffff ffffffff     ................
  423130:	ffffffff ffffffff ffffffff ffffffff     ................
  423140:	ffffffff ffffffff ffffffff ffffffff     ................
  423150:	ffffffff ffffffff ffffffff ffffffff     ................
  423160:	ffffffff ffffffff ffffffff ffffffff     ................
  423170:	ffffffff ffffffff ffffffff ffffffff     ................
  423180:	ffffffff ffffffff ffffffff ffffffff     ................
  423190:	ffffffff ffffffff ffffffff ffffffff     ................
  4231a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4231b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4231c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4231d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4231e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4231f0:	ffffffff ffffffff ffffffff ffffffff     ................
  423200:	ffffffff ffffffff ffffffff ffffffff     ................
  423210:	ffffffff ffffffff ffffffff ffffffff     ................
  423220:	ffffffff ffffffff ffffffff ffffffff     ................
  423230:	ffffffff ffffffff ffffffff ffffffff     ................
  423240:	ffffffff ffffffff ffffffff ffffffff     ................
  423250:	ffffffff ffffffff ffffffff ffffffff     ................
  423260:	ffffffff ffffffff ffffffff ffffffff     ................
  423270:	ffffffff ffffffff ffffffff ffffffff     ................
  423280:	ffffffff ffffffff ffffffff ffffffff     ................
  423290:	ffffffff ffffffff ffffffff ffffffff     ................
  4232a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4232b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4232c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4232d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4232e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4232f0:	ffffffff ffffffff ffffffff ffffffff     ................
  423300:	ffffffff ffffffff ffffffff ffffffff     ................
  423310:	ffffffff ffffffff ffffffff ffffffff     ................
  423320:	ffffffff ffffffff ffffffff ffffffff     ................
  423330:	ffffffff ffffffff ffffffff ffffffff     ................
  423340:	ffffffff ffffffff ffffffff ffffffff     ................
  423350:	ffffffff ffffffff ffffffff ffffffff     ................
  423360:	ffffffff ffffffff ffffffff ffffffff     ................
  423370:	ffffffff ffffffff ffffffff ffffffff     ................
  423380:	ffffffff ffffffff ffffffff ffffffff     ................
  423390:	ffffffff ffffffff ffffffff ffffffff     ................
  4233a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4233b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4233c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4233d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4233e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4233f0:	ffffffff ffffffff ffffffff ffffffff     ................
  423400:	ffffffff ffffffff ffffffff ffffffff     ................
  423410:	ffffffff ffffffff ffffffff ffffffff     ................
  423420:	ffffffff ffffffff ffffffff ffffffff     ................
  423430:	ffffffff ffffffff ffffffff ffffffff     ................
  423440:	ffffffff ffffffff ffffffff ffffffff     ................
  423450:	ffffffff ffffffff ffffffff ffffffff     ................
  423460:	ffffffff ffffffff ffffffff ffffffff     ................
  423470:	ffffffff ffffffff ffffffff ffffffff     ................
  423480:	ffffffff ffffffff ffffffff ffffffff     ................
  423490:	ffffffff ffffffff ffffffff ffffffff     ................
  4234a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4234b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4234c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4234d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4234e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4234f0:	ffffffff ffffffff ffffffff ffffffff     ................
  423500:	ffffffff ffffffff ffffffff ffffffff     ................
  423510:	ffffffff ffffffff ffffffff ffffffff     ................
  423520:	ffffffff ffffffff ffffffff ffffffff     ................
  423530:	ffffffff ffffffff ffffffff ffffffff     ................
  423540:	ffffffff ffffffff ffffffff ffffffff     ................
  423550:	ffffffff ffffffff ffffffff ffffffff     ................
  423560:	ffffffff ffffffff ffffffff ffffffff     ................
  423570:	ffffffff ffffffff ffffffff ffffffff     ................
  423580:	ffffffff ffffffff ffffffff ffffffff     ................
  423590:	ffffffff ffffffff ffffffff ffffffff     ................
  4235a0:	ffffffff ffffffff ffffffff ffffffff     ................
  4235b0:	ffffffff ffffffff ffffffff ffffffff     ................
  4235c0:	ffffffff ffffffff ffffffff ffffffff     ................
  4235d0:	ffffffff ffffffff ffffffff ffffffff     ................
  4235e0:	ffffffff ffffffff ffffffff ffffffff     ................
  4235f0:	ffffffff ffffffff ffffffff ffffffff     ................
  423600:	ffffffff ffffffff ffffffff ffffffff     ................
  423610:	ffffffff ffffffff ffffffff ffffffff     ................
  423620:	ffffffff ffffffff ffffffff ffffffff     ................
  423630:	ffffffff ffffffff ffffffff ffffffff     ................
  423640:	00636461 6c696146 74206465 7263206f     adc.Failed to cr
  423650:	65746165 73657420 64612074 61742063     eate test adc ta
  423660:	0a0d6b73 00000000 0074786d 6c696146     sk......mxt.Fail
  423670:	74206465 7263206f 65746165 73657420     ed to create tes
  423680:	656c2074 61742064 0a0d6b73 00000000     t led task......
  423690:	0064636c 63756f54 6d652068 3a78203a     lcd.Touch em: x:
  4236a0:	79206425 0a64253a 00000000 64343025     %d y:%d.....%04d
  4236b0:	00000000 63617473 766f206b 6c667265     ....stack overfl
  4236c0:	2520776f 73252078 00000a0d              ow %x %s....

004236cc <_global_impure_ptr>:
  4236cc:	20400018 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  4236dc:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  4236ec:	46454443 00000000 33323130 37363534     CDEF....01234567
  4236fc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  42370c:	0000296c 00000030                       l)..0...

00423714 <blanks.7223>:
  423714:	20202020 20202020 20202020 20202020                     

00423724 <zeroes.7224>:
  423724:	30303030 30303030 30303030 30303030     0000000000000000

00423734 <blanks.7217>:
  423734:	20202020 20202020 20202020 20202020                     

00423744 <zeroes.7218>:
  423744:	30303030 30303030 30303030 30303030     0000000000000000
  423754:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  423764:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  423774:	00000000                                ....

00423778 <__mprec_bigtens>:
  423778:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  423788:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  423798:	7f73bf3c 75154fdd                       <.s..O.u

004237a0 <__mprec_tens>:
  4237a0:	00000000 3ff00000 00000000 40240000     .......?......$@
  4237b0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  4237c0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4237d0:	00000000 412e8480 00000000 416312d0     .......A......cA
  4237e0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4237f0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  423800:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  423810:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  423820:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  423830:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  423840:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  423850:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  423860:	79d99db4 44ea7843                       ...yCx.D

00423868 <p05.6055>:
  423868:	00000005 00000019 0000007d              ........}...

00423874 <_ctype_>:
  423874:	20202000 20202020 28282020 20282828     .         ((((( 
  423884:	20202020 20202020 20202020 20202020                     
  423894:	10108820 10101010 10101010 10101010      ...............
  4238a4:	04040410 04040404 10040404 10101010     ................
  4238b4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4238c4:	01010101 01010101 01010101 10101010     ................
  4238d4:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4238e4:	02020202 02020202 02020202 10101010     ................
  4238f4:	00000020 00000000 00000000 00000000      ...............
	...

00423978 <_init>:
  423978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  42397a:	bf00      	nop
  42397c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  42397e:	bc08      	pop	{r3}
  423980:	469e      	mov	lr, r3
  423982:	4770      	bx	lr

00423984 <__init_array_start>:
  423984:	00407455 	.word	0x00407455

00423988 <__frame_dummy_init_array_entry>:
  423988:	0040018d                                ..@.

0042398c <_fini>:
  42398c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  42398e:	bf00      	nop
  423990:	bcf8      	pop	{r3, r4, r5, r6, r7}
  423992:	bc08      	pop	{r3}
  423994:	469e      	mov	lr, r3
  423996:	4770      	bx	lr

00423998 <__fini_array_start>:
  423998:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <_impure_ptr>:
20400014:	0018 2040                                   ..@ 

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__malloc_av_>:
	...
20400448:	0440 2040 0440 2040 0448 2040 0448 2040     @.@ @.@ H.@ H.@ 
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 

20400848 <__malloc_sbrk_base>:
20400848:	ffff ffff                                   ....

2040084c <__malloc_trim_threshold>:
2040084c:	0000 0002                                   ....

20400850 <__atexit_recursive_mutex>:
20400850:	c884 2040                                   ..@ 

20400854 <__global_locale>:
20400854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	9be1 0040 8e79 0040 0000 0000 3874 0042     ..@.y.@.....t8B.
20400944:	3770 0042 3664 0042 3664 0042 3664 0042     p7B.d6B.d6B.d6B.
20400954:	3664 0042 3664 0042 3664 0042 3664 0042     d6B.d6B.d6B.d6B.
20400964:	3664 0042 3664 0042 ffff ffff ffff ffff     d6B.d6B.........
20400974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
