---
title: "Smart Indentation for Verilog"
layout: screencast 
pager: false
date: 2016-01-15
comments: false
videoid: 3y3d6y8r3l
tags:
  - Verilog
  - SystemVerilog
  - indent
  - editor
---
<br/>
You can find more info in the [manual](/manual/editor#smart-indentation-1).
