{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1546931469964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1546931469967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  8 16:11:09 2019 " "Processing started: Tue Jan  8 16:11:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1546931469967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931469967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Machine -c Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Machine -c Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931469967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1546931470178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1546931470178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/017/a0171595/FPGA/Mission1/celectgate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/017/a0171595/FPGA/Mission1/celectgate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 celectgate " "Found entity 1: celectgate" {  } { { "../Mission1/celectgate.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/celectgate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/017/a0171595/FPGA/Mission1/carry_lookahead.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/017/a0171595/FPGA/Mission1/carry_lookahead.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead " "Found entity 1: carry_lookahead" {  } { { "../Mission1/carry_lookahead.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/carry_lookahead.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/017/a0171595/FPGA/Mission1/16bit_xor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/017/a0171595/FPGA/Mission1/16bit_xor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_xor " "Found entity 1: 16bit_xor" {  } { { "../Mission1/16bit_xor.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_xor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/017/a0171595/FPGA/Mission1/switchingVCC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/017/a0171595/FPGA/Mission1/switchingVCC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 switchingVCC " "Found entity 1: switchingVCC" {  } { { "../Mission1/switchingVCC.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/switchingVCC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/017/a0171595/FPGA/Mission1/16bit_fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/017/a0171595/FPGA/Mission1/16bit_fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_fulladder " "Found entity 1: 16bit_fulladder" {  } { { "../Mission1/16bit_fulladder.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/017/a0171595/FPGA/Mission1/16bit_flipsign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/017/a0171595/FPGA/Mission1/16bit_flipsign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_flipsign " "Found entity 1: 16bit_flipsign" {  } { { "../Mission1/16bit_flipsign.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_flipsign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/017/a0171595/FPGA/Mission1/4bit_to_16out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/017/a0171595/FPGA/Mission1/4bit_to_16out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_to_16out " "Found entity 1: 4bit_to_16out" {  } { { "../Mission1/4bit_to_16out.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/4bit_to_16out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/017/a0171595/FPGA/Mission1/2bit_BCLA.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/017/a0171595/FPGA/Mission1/2bit_BCLA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2bit_BCLA " "Found entity 1: 2bit_BCLA" {  } { { "../Mission1/2bit_BCLA.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/2bit_BCLA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/017/a0171595/FPGA/Mission1/16bit_or.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/017/a0171595/FPGA/Mission1/16bit_or.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_or " "Found entity 1: 16bit_or" {  } { { "../Mission1/16bit_or.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/017/a0171595/FPGA/Mission1/16bit_and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/017/a0171595/FPGA/Mission1/16bit_and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_and " "Found entity 1: 16bit_and" {  } { { "../Mission1/16bit_and.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/16bit_and.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Mission1/ALU.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/017/a0171595/FPGA/Mission1/simplemultiplexor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/017/a0171595/FPGA/Mission1/simplemultiplexor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simplemultiplexor " "Found entity 1: simplemultiplexor" {  } { { "../Mission1/simplemultiplexor.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission1/simplemultiplexor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Machine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Machine " "Found entity 1: Machine" {  } { { "Machine.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission2/Machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission2/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_register_1part.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_register_1part.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_register_1part " "Found entity 1: 16bit_register_1part" {  } { { "16bit_register_1part.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission2/16bit_register_1part.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_convayer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file select_convayer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select_convayer " "Found entity 1: select_convayer" {  } { { "select_convayer.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission2/select_convayer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5bit_switch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5bit_switch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5bit_switch " "Found entity 1: 5bit_switch" {  } { { "5bit_switch.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission2/5bit_switch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commandor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file commandor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 commandor " "Found entity 1: commandor" {  } { { "commandor.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission2/commandor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5bit_multiplexor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5bit_multiplexor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5bit_multiplexor " "Found entity 1: 5bit_multiplexor" {  } { { "5bit_multiplexor.bdf" "" { Schematic "/export/home/017/a0171595/FPGA/Mission2/5bit_multiplexor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1546931478464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931478464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register " "Elaborating entity \"register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1546931478533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplemultiplexor simplemultiplexor:inst109 " "Elaborating entity \"simplemultiplexor\" for hierarchy \"simplemultiplexor:inst109\"" {  } { { "register.bdf" "inst109" { Schematic "/export/home/017/a0171595/FPGA/Mission2/register.bdf" { { 1560 232 328 1728 "inst109" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546931478543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_or simplemultiplexor:inst109\|16bit_or:inst35 " "Elaborating entity \"16bit_or\" for hierarchy \"simplemultiplexor:inst109\|16bit_or:inst35\"" {  } { { "../Mission1/simplemultiplexor.bdf" "inst35" { Schematic "/export/home/017/a0171595/FPGA/Mission1/simplemultiplexor.bdf" { { 128 800 960 224 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546931478547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_and simplemultiplexor:inst109\|16bit_and:inst18 " "Elaborating entity \"16bit_and\" for hierarchy \"simplemultiplexor:inst109\|16bit_and:inst18\"" {  } { { "../Mission1/simplemultiplexor.bdf" "inst18" { Schematic "/export/home/017/a0171595/FPGA/Mission1/simplemultiplexor.bdf" { { 48 496 656 144 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546931478551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_register_1part 16bit_register_1part:inst0 " "Elaborating entity \"16bit_register_1part\" for hierarchy \"16bit_register_1part:inst0\"" {  } { { "register.bdf" "inst0" { Schematic "/export/home/017/a0171595/FPGA/Mission2/register.bdf" { { 96 56 240 192 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546931478561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_convayer select_convayer:inst111 " "Elaborating entity \"select_convayer\" for hierarchy \"select_convayer:inst111\"" {  } { { "register.bdf" "inst111" { Schematic "/export/home/017/a0171595/FPGA/Mission2/register.bdf" { { -144 -24 72 -24 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546931478565 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1546931479510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1546931480230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1546931480230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1270 " "Implemented 1270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1546931480407 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1546931480407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1206 " "Implemented 1206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1546931480407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1546931480407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "979 " "Peak virtual memory: 979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1546931480449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  8 16:11:20 2019 " "Processing ended: Tue Jan  8 16:11:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1546931480449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1546931480449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1546931480449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1546931480449 ""}
