

================================================================
== Vitis HLS Report for 'csr_vmul'
================================================================
* Date:           Mon Mar 10 23:41:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        csr_vmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min    |    max    | min |    max   |   Type  |
    +---------+----------+-----------+-----------+-----+----------+---------+
    |        7|  31470599|  70.000 ns|  0.315 sec|    8|  31470600|       no|
    +---------+----------+-----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+----------+------------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles)  |  Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |    max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+----------+------------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_41_1   |        0|  31470592|  13 ~ 30733|          -|          -|  0 ~ 1024|        no|
        | + VITIS_LOOP_47_2  |        0|     30720|          30|          -|          -|  0 ~ 1024|        no|
        +--------------------+---------+----------+------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 45 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 44 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 14 
44 --> 3 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [csr_vmul.cpp:41]   --->   Operation 50 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%out_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_values" [csr_vmul.cpp:3]   --->   Operation 51 'read' 'out_values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%vector_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %vector_values" [csr_vmul.cpp:3]   --->   Operation 52 'read' 'vector_values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%matrix_values_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_values" [csr_vmul.cpp:3]   --->   Operation 53 'read' 'matrix_values_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%matrix_col_indices_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_col_indices" [csr_vmul.cpp:3]   --->   Operation 54 'read' 'matrix_col_indices_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%matrix_row_pointers_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %matrix_row_pointers" [csr_vmul.cpp:3]   --->   Operation 55 'read' 'matrix_row_pointers_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%matrix_row_count_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %matrix_row_count" [csr_vmul.cpp:38]   --->   Operation 56 'read' 'matrix_row_count_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %out_count, i32 %matrix_row_count_read" [csr_vmul.cpp:38]   --->   Operation 57 'write' 'write_ln38' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (2.55ns)   --->   "%icmp_ln41 = icmp_sgt  i32 %matrix_row_count_read, i32 0" [csr_vmul.cpp:41]   --->   Operation 58 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %matrix_row_count_read" [csr_vmul.cpp:41]   --->   Operation 59 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_values_read, i32 2, i32 63" [csr_vmul.cpp:41]   --->   Operation 60 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %trunc_ln" [csr_vmul.cpp:41]   --->   Operation 61 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln41" [csr_vmul.cpp:41]   --->   Operation 62 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.73ns)   --->   "%empty = select i1 %icmp_ln41, i31 %trunc_ln41, i31 0" [csr_vmul.cpp:41]   --->   Operation 63 'select' 'empty' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln41 = store i31 0, i31 %row" [csr_vmul.cpp:41]   --->   Operation 64 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [csr_vmul.cpp:3]   --->   Operation 65 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_row_count"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_row_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_row_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_col_count"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_col_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_col_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %matrix_non_zero_count"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_non_zero_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrix_non_zero_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_row_pointers, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_row_pointers, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_col_indices, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_9, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_col_indices, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_values, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %matrix_values, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector_values, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_11, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vector_values, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %vector_count"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vector_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_values, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_18, void @empty_13, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_values, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_count"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_count, void @empty_0, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_count, void @empty_4, i32 4294967295, i32 4294967295, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i31 %empty" [csr_vmul.cpp:41]   --->   Operation 94 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln41" [csr_vmul.cpp:41]   --->   Operation 95 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln41 = br void %VITIS_LOOP_47_2" [csr_vmul.cpp:41]   --->   Operation 96 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%row_1 = load i31 %row"   --->   Operation 97 'load' 'row_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i31 %row_1" [csr_vmul.cpp:41]   --->   Operation 98 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.55ns)   --->   "%icmp_ln41_1 = icmp_slt  i32 %zext_ln41_1, i32 %matrix_row_count_read" [csr_vmul.cpp:41]   --->   Operation 99 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.52ns)   --->   "%indvars_iv_next7 = add i31 %row_1, i31 1"   --->   Operation 100 'add' 'indvars_iv_next7' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_1, void %for.end22.loopexit, void %VITIS_LOOP_47_2.split" [csr_vmul.cpp:41]   --->   Operation 101 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln47_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %row_1, i2 0" [csr_vmul.cpp:47]   --->   Operation 102 'bitconcatenate' 'shl_ln47_1' <Predicate = (icmp_ln41_1)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i33 %shl_ln47_1" [csr_vmul.cpp:47]   --->   Operation 103 'zext' 'zext_ln47' <Predicate = (icmp_ln41_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.52ns)   --->   "%add_ln47 = add i64 %zext_ln47, i64 %matrix_row_pointers_read" [csr_vmul.cpp:47]   --->   Operation 104 'add' 'add_ln47' <Predicate = (icmp_ln41_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln47, i32 2, i32 63" [csr_vmul.cpp:47]   --->   Operation 105 'partselect' 'trunc_ln1' <Predicate = (icmp_ln41_1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i62 %trunc_ln1" [csr_vmul.cpp:47]   --->   Operation 106 'sext' 'sext_ln47_1' <Predicate = (icmp_ln41_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln47_1" [csr_vmul.cpp:47]   --->   Operation 107 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln41_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 108 [8/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 108 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 109 [7/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 109 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 110 [6/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 110 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 111 [5/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 111 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 112 [4/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 112 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 113 [3/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 113 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 114 [2/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 114 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 115 [1/8] (7.30ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 2" [csr_vmul.cpp:47]   --->   Operation 115 'readreq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 116 [1/1] (7.30ns)   --->   "%i = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [csr_vmul.cpp:47]   --->   Operation 116 'read' 'i' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [csr_vmul.cpp:43]   --->   Operation 117 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1024, i64 512" [csr_vmul.cpp:42]   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [csr_vmul.cpp:41]   --->   Operation 119 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (7.30ns)   --->   "%gmem_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [csr_vmul.cpp:47]   --->   Operation 120 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i32 %i" [csr_vmul.cpp:47]   --->   Operation 121 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%wide_trip_count = sext i32 %gmem_addr_1_read_1" [csr_vmul.cpp:47]   --->   Operation 122 'sext' 'wide_trip_count' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %i, i2 0" [csr_vmul.cpp:47]   --->   Operation 123 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln47_4 = sext i34 %shl_ln" [csr_vmul.cpp:47]   --->   Operation 124 'sext' 'sext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (3.52ns)   --->   "%add_ln47_1 = add i64 %sext_ln47_4, i64 %matrix_values_read" [csr_vmul.cpp:47]   --->   Operation 125 'add' 'add_ln47_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln47_1, i32 2, i32 63" [csr_vmul.cpp:47]   --->   Operation 126 'partselect' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln47_2 = sext i62 %trunc_ln47_1" [csr_vmul.cpp:47]   --->   Operation 127 'sext' 'sext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (3.52ns)   --->   "%add_ln47_2 = add i64 %sext_ln47_4, i64 %matrix_col_indices_read" [csr_vmul.cpp:47]   --->   Operation 128 'add' 'add_ln47_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln47_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln47_2, i32 2, i32 63" [csr_vmul.cpp:47]   --->   Operation 129 'partselect' 'trunc_ln47_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln47_3 = sext i62 %trunc_ln47_2" [csr_vmul.cpp:47]   --->   Operation 130 'sext' 'sext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (1.58ns)   --->   "%br_ln47 = br void %for.inc" [csr_vmul.cpp:47]   --->   Operation 131 'br' 'br_ln47' <Predicate = true> <Delay = 1.58>

State 14 <SV = 13> <Delay = 5.10>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%indvar = phi i64 0, void %VITIS_LOOP_47_2.split, i64 %add_ln47_4, void %for.inc.split" [csr_vmul.cpp:47]   --->   Operation 132 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%i_1 = phi i64 %sext_ln47, void %VITIS_LOOP_47_2.split, i64 %add_ln47_3, void %for.inc.split" [csr_vmul.cpp:47]   --->   Operation 133 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%sum = phi i32 0, void %VITIS_LOOP_47_2.split, i32 %sum_1, void %for.inc.split"   --->   Operation 134 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (3.52ns)   --->   "%icmp_ln47 = icmp_slt  i64 %i_1, i64 %wide_trip_count" [csr_vmul.cpp:47]   --->   Operation 135 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (3.52ns)   --->   "%add_ln47_4 = add i64 %indvar, i64 1" [csr_vmul.cpp:47]   --->   Operation 136 'add' 'add_ln47_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc20.loopexit, void %for.inc.split" [csr_vmul.cpp:47]   --->   Operation 137 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (3.52ns)   --->   "%add_ln51 = add i64 %indvar, i64 %sext_ln47_2" [csr_vmul.cpp:51]   --->   Operation 138 'add' 'add_ln51' <Predicate = (icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %add_ln51" [csr_vmul.cpp:51]   --->   Operation 139 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (3.52ns)   --->   "%add_ln51_1 = add i64 %indvar, i64 %sext_ln47_3" [csr_vmul.cpp:51]   --->   Operation 140 'add' 'add_ln51_1' <Predicate = (icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %add_ln51_1" [csr_vmul.cpp:51]   --->   Operation 141 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (3.52ns)   --->   "%add_ln47_3 = add i64 %i_1, i64 1" [csr_vmul.cpp:47]   --->   Operation 142 'add' 'add_ln47_3' <Predicate = (icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln41 = store i31 %indvars_iv_next7, i31 %row" [csr_vmul.cpp:41]   --->   Operation 143 'store' 'store_ln41' <Predicate = (!icmp_ln47)> <Delay = 1.58>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 144 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 145 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 146 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 146 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 147 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 148 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 148 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 149 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 149 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 150 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 150 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 151 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 152 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 152 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 153 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 154 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 154 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 155 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 156 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 156 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 157 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i64 1" [csr_vmul.cpp:51]   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 158 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 158 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 159 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [csr_vmul.cpp:51]   --->   Operation 159 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 160 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i64 1" [csr_vmul.cpp:51]   --->   Operation 160 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 161 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [csr_vmul.cpp:51]   --->   Operation 161 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.52>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %gmem_addr_3_read, i2 0" [csr_vmul.cpp:51]   --->   Operation 162 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i34 %shl_ln1" [csr_vmul.cpp:51]   --->   Operation 163 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (3.52ns)   --->   "%add_ln51_2 = add i64 %sext_ln51, i64 %vector_values_read" [csr_vmul.cpp:51]   --->   Operation 164 'add' 'add_ln51_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln51_2, i32 2, i32 63" [csr_vmul.cpp:51]   --->   Operation 165 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln51_1 = sext i62 %trunc_ln2" [csr_vmul.cpp:51]   --->   Operation 166 'sext' 'sext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln51_1" [csr_vmul.cpp:51]   --->   Operation 167 'getelementptr' 'gmem_addr_4' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 168 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 168 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 169 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 169 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 170 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 170 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 171 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 171 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 172 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 172 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 173 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 173 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 174 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 174 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 175 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i64 1" [csr_vmul.cpp:51]   --->   Operation 175 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 176 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [csr_vmul.cpp:51]   --->   Operation 176 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 5.70>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %gmem_addr_2_read" [csr_vmul.cpp:51]   --->   Operation 177 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %gmem_addr_4_read" [csr_vmul.cpp:51]   --->   Operation 178 'bitcast' 'bitcast_ln51_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 179 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln51, i32 %bitcast_ln51_1" [csr_vmul.cpp:51]   --->   Operation 179 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.70>
ST_36 : Operation 180 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln51, i32 %bitcast_ln51_1" [csr_vmul.cpp:51]   --->   Operation 180 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.70>
ST_37 : Operation 181 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln51, i32 %bitcast_ln51_1" [csr_vmul.cpp:51]   --->   Operation 181 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.70>
ST_38 : Operation 182 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln51, i32 %bitcast_ln51_1" [csr_vmul.cpp:51]   --->   Operation 182 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 183 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [csr_vmul.cpp:51]   --->   Operation 183 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 184 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [csr_vmul.cpp:51]   --->   Operation 184 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 185 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [csr_vmul.cpp:51]   --->   Operation 185 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 186 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [csr_vmul.cpp:51]   --->   Operation 186 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1024, i64 512" [csr_vmul.cpp:48]   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [csr_vmul.cpp:47]   --->   Operation 188 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 189 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul" [csr_vmul.cpp:51]   --->   Operation 189 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [csr_vmul.cpp:47]   --->   Operation 190 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>

State 44 <SV = 14> <Delay = 7.30>
ST_44 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %sum" [csr_vmul.cpp:54]   --->   Operation 191 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 192 [1/1] (7.30ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %bitcast_ln54, i4 15" [csr_vmul.cpp:54]   --->   Operation 192 'write' 'write_ln54' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln41 = br void %VITIS_LOOP_47_2" [csr_vmul.cpp:41]   --->   Operation 193 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>

State 45 <SV = 3> <Delay = 7.30>
ST_45 : Operation 194 [5/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [csr_vmul.cpp:56]   --->   Operation 194 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 4> <Delay = 7.30>
ST_46 : Operation 195 [4/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [csr_vmul.cpp:56]   --->   Operation 195 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 5> <Delay = 7.30>
ST_47 : Operation 196 [3/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [csr_vmul.cpp:56]   --->   Operation 196 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 6> <Delay = 7.30>
ST_48 : Operation 197 [2/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [csr_vmul.cpp:56]   --->   Operation 197 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 7> <Delay = 7.30>
ST_49 : Operation 198 [1/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [csr_vmul.cpp:56]   --->   Operation 198 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [csr_vmul.cpp:56]   --->   Operation 199 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.285ns
The critical path consists of the following:
	s_axi read operation ('matrix_row_count_read', csr_vmul.cpp:38) on port 'matrix_row_count' (csr_vmul.cpp:38) [47]  (1.000 ns)
	'icmp' operation 1 bit ('icmp_ln41', csr_vmul.cpp:41) [49]  (2.552 ns)
	'select' operation 31 bit ('empty', csr_vmul.cpp:41) [54]  (0.733 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_25', csr_vmul.cpp:41) on port 'gmem' (csr_vmul.cpp:41) [56]  (7.300 ns)

 <State 3>: 3.520ns
The critical path consists of the following:
	'load' operation 31 bit ('row') on local variable 'row', csr_vmul.cpp:41 [60]  (0.000 ns)
	'add' operation 64 bit ('add_ln47', csr_vmul.cpp:47) [71]  (3.520 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_26', csr_vmul.cpp:47) on port 'gmem' (csr_vmul.cpp:47) [75]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_26', csr_vmul.cpp:47) on port 'gmem' (csr_vmul.cpp:47) [75]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_26', csr_vmul.cpp:47) on port 'gmem' (csr_vmul.cpp:47) [75]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_26', csr_vmul.cpp:47) on port 'gmem' (csr_vmul.cpp:47) [75]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_26', csr_vmul.cpp:47) on port 'gmem' (csr_vmul.cpp:47) [75]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_26', csr_vmul.cpp:47) on port 'gmem' (csr_vmul.cpp:47) [75]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_26', csr_vmul.cpp:47) on port 'gmem' (csr_vmul.cpp:47) [75]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_26', csr_vmul.cpp:47) on port 'gmem' (csr_vmul.cpp:47) [75]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('i', csr_vmul.cpp:47) on port 'gmem' (csr_vmul.cpp:47) [76]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_1', csr_vmul.cpp:47) on port 'gmem' (csr_vmul.cpp:47) [77]  (7.300 ns)

 <State 14>: 5.108ns
The critical path consists of the following:
	'phi' operation 64 bit ('indvar', csr_vmul.cpp:47) with incoming values : ('add_ln47_4', csr_vmul.cpp:47) [90]  (0.000 ns)
	'add' operation 64 bit ('add_ln51', csr_vmul.cpp:51) [99]  (3.520 ns)
	blocking operation 1.588 ns on control path)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [101]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [101]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [101]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [101]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [101]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [101]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [101]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [101]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [102]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [107]  (7.300 ns)

 <State 25>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln51_2', csr_vmul.cpp:51) [110]  (3.520 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [114]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [114]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [114]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [114]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [114]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [114]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [114]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [114]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', csr_vmul.cpp:51) on port 'gmem' (csr_vmul.cpp:51) [115]  (7.300 ns)

 <State 35>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', csr_vmul.cpp:51) [117]  (5.702 ns)

 <State 36>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', csr_vmul.cpp:51) [117]  (5.702 ns)

 <State 37>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', csr_vmul.cpp:51) [117]  (5.702 ns)

 <State 38>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', csr_vmul.cpp:51) [117]  (5.702 ns)

 <State 39>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', csr_vmul.cpp:51) [118]  (7.256 ns)

 <State 40>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', csr_vmul.cpp:51) [118]  (7.256 ns)

 <State 41>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', csr_vmul.cpp:51) [118]  (7.256 ns)

 <State 42>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', csr_vmul.cpp:51) [118]  (7.256 ns)

 <State 43>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum', csr_vmul.cpp:51) [118]  (7.256 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln54', csr_vmul.cpp:54) on port 'gmem' (csr_vmul.cpp:54) [123]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', csr_vmul.cpp:56) on port 'gmem' (csr_vmul.cpp:56) [127]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', csr_vmul.cpp:56) on port 'gmem' (csr_vmul.cpp:56) [127]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', csr_vmul.cpp:56) on port 'gmem' (csr_vmul.cpp:56) [127]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', csr_vmul.cpp:56) on port 'gmem' (csr_vmul.cpp:56) [127]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_27', csr_vmul.cpp:56) on port 'gmem' (csr_vmul.cpp:56) [127]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
