m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Digital_Logic_Design/Pratice/Homework 1/simulation/modelsim
vbcd_counter
Z1 !s110 1647522559
!i10b 1
!s100 :O;M`U8O7WijIf?Da2<V02
InPnU1Vbo6glnWPG>fK3C13
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1647519867
8D:/Digital_Logic_Design/Pratice/Homework 1/bcd_counter.v
FD:/Digital_Logic_Design/Pratice/Homework 1/bcd_counter.v
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1647522559.000000
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/bcd_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/bcd_counter.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work {+incdir+D:/Digital_Logic_Design/Pratice/Homework 1}
Z8 tCvgOpt 0
vClock_Counter
R1
!i10b 1
!s100 dz5UPLUENXOG]>aR1beE93
IhQbA`[CA`d3>D?a=ENSz_2
R2
R0
R3
8D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v
FD:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v
L0 3
R4
r1
!s85 0
31
R5
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/Clock_Counter.v|
!i113 1
R6
R7
R8
n@clock_@counter
vedge_detect
R1
!i10b 1
!s100 4gcD@dCnd<o99[hE]RmB22
I=6Dz0[UGb]XzQgdY_9CEc0
R2
R0
w1647496879
8D:/Digital_Logic_Design/Pratice/Homework 1/edge_detect.v
FD:/Digital_Logic_Design/Pratice/Homework 1/edge_detect.v
L0 2
R4
r1
!s85 0
31
R5
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/edge_detect.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/edge_detect.v|
!i113 1
R6
R7
R8
vlab1
R1
!i10b 1
!s100 an=f06gP=Cn7zeK4J13P82
IV3lE_Qk[ADFOiKl0:Y>f22
R2
R0
w1647519512
8D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v
FD:/Digital_Logic_Design/Pratice/Homework 1/lab1.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/lab1.v|
!i113 1
R6
R7
R8
vlab1_tb
R1
!i10b 1
!s100 Rlb:8MNmY0dF^?8XdOOQ=1
Iz2Qf8fiCL:iWD0T3_0AXO2
R2
R0
w1647520505
8D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v
FD:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v
L0 3
R4
r1
!s85 0
31
R5
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/lab1_tb.v|
!i113 1
R6
R7
R8
vmod_1sec
R1
!i10b 1
!s100 SgDMK7=a1]oLBD=>CJ8d32
IRaO18W<PmCKV``g:J;n:P2
R2
R0
w1647520139
8D:/Digital_Logic_Design/Pratice/Homework 1/mod_1sec.v
FD:/Digital_Logic_Design/Pratice/Homework 1/mod_1sec.v
L0 1
R4
r1
!s85 0
31
R5
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/mod_1sec.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/mod_1sec.v|
!i113 1
R6
R7
R8
vSEG_HEX
R1
!i10b 1
!s100 f5kd8lG]B2F:zhk]E?XVd3
IQb:SPk]ifk2Vmci;>_:]:3
R2
R0
w1647430599
8D:/Digital_Logic_Design/Pratice/Homework 1/SEG_HEX.v
FD:/Digital_Logic_Design/Pratice/Homework 1/SEG_HEX.v
L0 44
R4
r1
!s85 0
31
R5
!s107 D:/Digital_Logic_Design/Pratice/Homework 1/SEG_HEX.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Digital_Logic_Design/Pratice/Homework 1|D:/Digital_Logic_Design/Pratice/Homework 1/SEG_HEX.v|
!i113 1
R6
R7
R8
n@s@e@g_@h@e@x
