Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  5 00:50:01 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2012042324) to (Rev. 2012050045)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  4 23:27:15 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2012041743) to (Rev. 2012042324)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  4 17:44:06 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2012040016) to (Rev. 2012041743)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  4 00:17:49 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2012031926) to (Rev. 2012040016)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec  3 19:27:10 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2012022256) to (Rev. 2012031926)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  2 23:00:22 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2012022041) to (Rev. 2012022256)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  2 20:44:01 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2012021750) to (Rev. 2012022041)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  2 17:50:41 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2012021545) to (Rev. 2012021750)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  2 15:46:22 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2012021346) to (Rev. 2012021545)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  2 13:47:49 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2012020158) to (Rev. 2012021346)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  2 01:58:47 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2012011815) to (Rev. 2012020158)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec  1 18:17:55 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2011241523) to (Rev. 2012011815)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 24 15:24:07 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2011240207) to (Rev. 2011241523)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'custom_backward_backward_lite_0_0'.


-Upgrade has removed interface 's_axi_AXILiteS'

-Upgrade has added interface 'out_stream' (xilinx.com:interface:axis:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'custom_backward_backward_lite_0_0'. These changes may impact your design.


-Upgrade has removed port 's_axi_AXILiteS_ARADDR'

-Upgrade has removed port 's_axi_AXILiteS_ARREADY'

-Upgrade has removed port 's_axi_AXILiteS_ARVALID'

-Upgrade has removed port 's_axi_AXILiteS_AWADDR'

-Upgrade has removed port 's_axi_AXILiteS_AWREADY'

-Upgrade has removed port 's_axi_AXILiteS_AWVALID'

-Upgrade has removed port 's_axi_AXILiteS_BREADY'

-Upgrade has removed port 's_axi_AXILiteS_BRESP'

-Upgrade has removed port 's_axi_AXILiteS_BVALID'

-Upgrade has removed port 's_axi_AXILiteS_RDATA'

-Upgrade has removed port 's_axi_AXILiteS_RREADY'

-Upgrade has removed port 's_axi_AXILiteS_RRESP'

-Upgrade has removed port 's_axi_AXILiteS_RVALID'

-Upgrade has removed port 's_axi_AXILiteS_WDATA'

-Upgrade has removed port 's_axi_AXILiteS_WREADY'

-Upgrade has removed port 's_axi_AXILiteS_WSTRB'

-Upgrade has removed port 's_axi_AXILiteS_WVALID'

-Upgrade has added port 'out_stream_TDATA'

-Upgrade has added port 'out_stream_TLAST'

-Upgrade has added port 'out_stream_TREADY'

-Upgrade has added port 'out_stream_TVALID'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 24 02:10:31 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2011210506) to (Rev. 2011240207)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 21 05:27:56 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2011182038) to (Rev. 2011210506)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 18 20:39:29 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2011180848) to (Rev. 2011182038)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 18 08:50:17 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2011180821) to (Rev. 2011180848)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 18 08:22:30 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2011111243) to (Rev. 2011180821)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 11 12:45:44 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 2011061641) to (Rev. 2011111243)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'custom_backward_backward_lite_0_0'. These changes may impact your design.


-Upgraded port 's_axi_AXILiteS_ARADDR' width 8 differs from original width 6

-Upgraded port 's_axi_AXILiteS_AWADDR' width 8 differs from original width 6







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  6 17:40:34 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_equation_matrix_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_equation_matrix_0_0 (xilinx.com:hls:equation_matrix:1.0) from (Rev. 2011061605) to (Rev. 2011061739)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  6 16:42:31 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 1901312213) to (Rev. 2011061641)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  6 16:14:03 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_rst_ps7_0_100M_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_rst_ps7_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  6 16:14:03 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 19)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  6 16:14:03 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_equation_matrix_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_equation_matrix_0_0 (xilinx.com:hls:equation_matrix:1.0) from (Rev. 1901292152) to (Rev. 2011061605)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  6 16:14:03 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_backward_lite_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_backward_lite_0_0 (xilinx.com:hls:backward_lite:1.0) from (Rev. 1901291323) to (Rev. 1901312213)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  6 16:14:03 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_axi_interconnect_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_axi_interconnect_0_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 19)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  6 16:14:03 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_axi_dma_1_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_axi_dma_1_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 18) to (Rev. 19)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  6 16:14:02 2020
| Host         : hrlit1092 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'custom_backward_axi_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of custom_backward_axi_dma_0_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 18) to (Rev. 19)

