WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2501919 heartbeat IPC: 3.997 cumulative IPC: 3.997 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5009155 heartbeat IPC: 3.988 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6264171 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6264171 cumulative IPC: 3.991 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 10628905 heartbeat IPC: 1.779 cumulative IPC: 1.146 (Simulation time: 00 hr 01 min 05 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_585.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000003 cycles: 17078034 heartbeat IPC: 1.551 cumulative IPC: 1.387 (Simulation time: 00 hr 01 min 36 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 23350225 heartbeat IPC: 1.594 cumulative IPC: 1.463 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 30788902 heartbeat IPC: 1.344 cumulative IPC: 1.427 (Simulation time: 00 hr 02 min 43 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_585.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 37865587 heartbeat IPC: 1.413 cumulative IPC: 1.424 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 44200677 heartbeat IPC: 1.579 cumulative IPC: 1.45 (Simulation time: 00 hr 03 min 48 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 50939764 heartbeat IPC: 1.484 cumulative IPC: 1.455 (Simulation time: 00 hr 04 min 21 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_585.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 58625729 heartbeat IPC: 1.301 cumulative IPC: 1.432 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 65208915 heartbeat IPC: 1.519 cumulative IPC: 1.442 (Simulation time: 00 hr 05 min 29 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 71535819 heartbeat IPC: 1.581 cumulative IPC: 1.455 (Simulation time: 00 hr 06 min 01 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 69228852 cumulative IPC: 1.444 (Simulation time: 00 hr 06 min 20 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 69228852 cumulative IPC: 1.444 (Simulation time: 00 hr 06 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_585.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.444 instructions: 100000001 cycles: 69228852
CPU 0 Branch Prediction Accuracy: 89.51% MPKI: 22.12 Average ROB Occupancy at Mispredict: 22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 10.3
BRANCH_CONDITIONAL: 11.9
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00033
BRANCH_RETURN: 6e-05

L1D TOTAL        ACCESS:   20817771 HIT:   16440047 MISS:    4377724
L1D LOAD         ACCESS:   11624824 HIT:   11106213 MISS:     518611
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    9189586 HIT:    5330870 MISS:    3858716
L1D TRANSLATION  ACCESS:       3361 HIT:       2964 MISS:        397
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 21.73 cycles
L1I TOTAL        ACCESS:      10168 HIT:       9934 MISS:        234
L1I LOAD         ACCESS:      10168 HIT:       9934 MISS:        234
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 121.8 cycles
L2C TOTAL        ACCESS:     632845 HIT:     216395 MISS:     416450
L2C LOAD         ACCESS:     198248 HIT:      25913 MISS:     172335
L2C RFO          ACCESS:     218619 HIT:        625 MISS:     217994
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     215581 HIT:     189606 MISS:      25975
L2C TRANSLATION  ACCESS:        397 HIT:        251 MISS:        146
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 269.6 cycles
LLC TOTAL        ACCESS:     605693 HIT:     167758 MISS:     437935
LLC LOAD         ACCESS:     172335 HIT:      50124 MISS:     122211
LLC RFO          ACCESS:     217994 HIT:      37458 MISS:     180536
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     215218 HIT:      80146 MISS:     135072
LLC TRANSLATION  ACCESS:        146 HIT:         30 MISS:        116
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 237.8 cycles
cpu0_DTLB TOTAL        ACCESS:   17305881 HIT:   17277825 MISS:      28056
cpu0_DTLB LOAD         ACCESS:   17305881 HIT:   17277825 MISS:      28056
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.887 cycles
cpu0_ITLB TOTAL        ACCESS:       8996 HIT:       8343 MISS:        653
cpu0_ITLB LOAD         ACCESS:       8996 HIT:       8343 MISS:        653
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 6.196 cycles
cpu0_STLB TOTAL        ACCESS:       7328 HIT:       3971 MISS:       3357
cpu0_STLB LOAD         ACCESS:       7328 HIT:       3971 MISS:       3357
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 89.84 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     105771
  ROW_BUFFER_MISS:     197092
 AVG DBUS CONGESTED CYCLE: 3.96
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      27159
  FULL:     153043
