INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.ip_user_files/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.ip_user_files/bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.ip_user_files/bd/system/ip/system_blk_mem_gen_1_0/sim/system_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.ip_user_files/bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.ip_user_files/bd/system/ip/system_adc_to_bram_0_0/sim/system_adc_to_bram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_adc_to_bram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_11SE3QO
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_ps7_0_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/hdl/system_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.srcs/sources_1/new/adc_to_bram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adc_to_bram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aidan/Portfolio/FPGA Designs/BRAM_Test_2/BRAM_Test_2.ip_user_files/bd/system/ip/system_rst_ps7_0_125M_0/sim/system_rst_ps7_0_125M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_rst_ps7_0_125M_0'
