=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (2, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 112 --> 9 (28 --> 2, 84 --> 7 )
[LOG] Average clause size reduction: 18.6667 --> 1.5 (14 --> 1, 21 --> 1.75 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 3 (44 --> 2, 22 --> 1 )
[LOG] Average clause size reduction: 13.2 --> 0.6 (14.6667 --> 0.666667, 11 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 83 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (3, 4, 7, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1064 --> 41 (140 --> 3, 210 --> 7, 426 --> 19, 288 --> 12 )
[LOG] Average clause size reduction: 56 --> 2.15789 (46.6667 --> 1, 52.5 --> 1.75, 60.8571 --> 2.71429, 57.6 --> 2.4 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (3, 3, 4, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 493 --> 18 (108 --> 3, 108 --> 5, 165 --> 7, 112 --> 3 )
[LOG] Average clause size reduction: 37.9231 --> 1.38462 (36 --> 1, 36 --> 1.66667, 41.25 --> 1.75, 37.3333 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 73
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 47 new AND gates.
[LOG] Size before ABC: 117 AND gates.
[LOG] Size after ABC: 43 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 22 (2, 4, 2, 9, 2, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1815 --> 44 (112 --> 1, 336 --> 8, 113 --> 1, 912 --> 28, 110 --> 1, 232 --> 5 )
[LOG] Average clause size reduction: 82.5 --> 2 (56 --> 0.5, 84 --> 2, 56.5 --> 0.5, 101.333 --> 3.11111, 55 --> 0.5, 77.3333 --> 1.66667 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 162 12 2 1 146
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 48 new AND gates.
[LOG] Size before ABC: 79 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (3, 4, 3, 4, 5, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1494 --> 35 (172 --> 2, 258 --> 6, 174 --> 3, 264 --> 8, 356 --> 10, 270 --> 6 )
[LOG] Average clause size reduction: 64.9565 --> 1.52174 (57.3333 --> 0.666667, 64.5 --> 1.5, 58 --> 1, 66 --> 2, 71.2 --> 2, 67.5 --> 1.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 137 12 2 1 121
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (2, 6, 3, 3, 2, 4, 2, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2656 --> 41 (154 --> 1, 770 --> 17, 310 --> 3, 312 --> 6, 157 --> 1, 474 --> 8, 159 --> 1, 320 --> 4 )
[LOG] Average clause size reduction: 106.24 --> 1.64 (77 --> 0.5, 128.333 --> 2.83333, 103.333 --> 1, 104 --> 2, 78.5 --> 0.5, 118.5 --> 2, 79.5 --> 0.5, 106.667 --> 1.33333 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 61 new AND gates.
[LOG] Size before ABC: 93 AND gates.
[LOG] Size after ABC: 56 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 22 (2, 3, 2, 2, 2, 5, 4, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1695 --> 25 (118 --> 1, 236 --> 3, 119 --> 1, 120 --> 1, 121 --> 1, 488 --> 10, 369 --> 7, 124 --> 1 )
[LOG] Average clause size reduction: 77.0455 --> 1.13636 (59 --> 0.5, 78.6667 --> 1, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 97.6 --> 2, 92.25 --> 1.75, 62 --> 0.5 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 183 16 2 1 162
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 88 new AND gates.
[LOG] Size before ABC: 204 AND gates.
[LOG] Size after ABC: 84 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 37 (3, 6, 3, 2, 3, 4, 2, 8, 3, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5381 --> 77 (392 --> 7, 980 --> 21, 384 --> 9, 198 --> 1, 398 --> 5, 600 --> 6, 201 --> 2, 1414 --> 18, 406 --> 3, 408 --> 5 )
[LOG] Average clause size reduction: 145.432 --> 2.08108 (130.667 --> 2.33333, 163.333 --> 3.5, 128 --> 3, 99 --> 0.5, 132.667 --> 1.66667, 150 --> 1.5, 100.5 --> 1, 176.75 --> 2.25, 135.333 --> 1, 136 --> 1.66667 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 291 20 2 1 263
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 144 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (3, 3, 4, 5, 4, 5, 2, 8, 3, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4413 --> 62 (300 --> 2, 300 --> 4, 453 --> 5, 608 --> 9, 459 --> 5, 616 --> 12, 155 --> 1, 1050 --> 20, 314 --> 3, 158 --> 1 )
[LOG] Average clause size reduction: 113.154 --> 1.58974 (100 --> 0.666667, 100 --> 1.33333, 113.25 --> 1.25, 121.6 --> 1.8, 114.75 --> 1.25, 123.2 --> 2.4, 77.5 --> 0.5, 131.25 --> 2.5, 104.667 --> 1, 79 --> 0.5 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 211
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 51 (3, 4, 5, 5, 2, 2, 2, 7, 9, 5, 4, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9477 --> 113 (476 --> 3, 714 --> 9, 956 --> 10, 960 --> 13, 241 --> 1, 242 --> 1, 243 --> 1, 1464 --> 17, 1960 --> 29, 984 --> 18, 741 --> 7, 496 --> 4 )
[LOG] Average clause size reduction: 185.824 --> 2.21569 (158.667 --> 1, 178.5 --> 2.25, 191.2 --> 2, 192 --> 2.6, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 209.143 --> 2.42857, 217.778 --> 3.22222, 196.8 --> 3.6, 185.25 --> 1.75, 165.333 --> 1.33333 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 311
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 103 new AND gates.
[LOG] Size before ABC: 172 AND gates.
[LOG] Size after ABC: 92 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 45 (4, 5, 3, 6, 5, 2, 3, 6, 4, 2, 2, 3 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6132 --> 67 (546 --> 3, 728 --> 8, 366 --> 2, 920 --> 13, 740 --> 12, 186 --> 1, 374 --> 4, 940 --> 14, 567 --> 6, 190 --> 1, 191 --> 1, 384 --> 2 )
[LOG] Average clause size reduction: 136.267 --> 1.48889 (136.5 --> 0.75, 145.6 --> 1.6, 122 --> 0.666667, 153.333 --> 2.16667, 148 --> 2.4, 93 --> 0.5, 124.667 --> 1.33333, 156.667 --> 2.33333, 141.75 --> 1.5, 95 --> 0.5, 95.5 --> 0.5, 128 --> 0.666667 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 287 24 2 1 260
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 285 AND gates.
[LOG] Size after ABC: 126 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 53 (3, 2, 4, 4, 7, 4, 5, 3, 4, 2, 4, 3, 6, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11129 --> 97 (560 --> 3, 280 --> 1, 843 --> 5, 846 --> 9, 1698 --> 14, 852 --> 8, 1140 --> 11, 572 --> 3, 861 --> 6, 288 --> 1, 867 --> 13, 580 --> 5, 1455 --> 17, 287 --> 1 )
[LOG] Average clause size reduction: 209.981 --> 1.83019 (186.667 --> 1, 140 --> 0.5, 210.75 --> 1.25, 211.5 --> 2.25, 242.571 --> 2, 213 --> 2, 228 --> 2.2, 190.667 --> 1, 215.25 --> 1.5, 144 --> 0.5, 216.75 --> 3.25, 193.333 --> 1.66667, 242.5 --> 2.83333, 143.5 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 421 28 2 1 386
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 121 new AND gates.
[LOG] Size before ABC: 218 AND gates.
[LOG] Size after ABC: 113 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 59 (2, 5, 4, 4, 4, 5, 3, 6, 6, 2, 6, 3, 7, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9890 --> 98 (214 --> 1, 856 --> 12, 645 --> 4, 648 --> 5, 651 --> 6, 872 --> 7, 438 --> 3, 1100 --> 11, 1105 --> 12, 222 --> 1, 1115 --> 14, 448 --> 3, 1350 --> 18, 226 --> 1 )
[LOG] Average clause size reduction: 167.627 --> 1.66102 (107 --> 0.5, 171.2 --> 2.4, 161.25 --> 1, 162 --> 1.25, 162.75 --> 1.5, 174.4 --> 1.4, 146 --> 1, 183.333 --> 1.83333, 184.167 --> 2, 111 --> 0.5, 185.833 --> 2.33333, 149.333 --> 1, 192.857 --> 2.57143, 113 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 342 28 2 1 306
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 158 new AND gates.
[LOG] Size before ABC: 343 AND gates.
[LOG] Size after ABC: 150 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 64 (3, 5, 5, 5, 4, 4, 2, 2, 4, 3, 7, 8, 4, 2, 3, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15745 --> 132 (644 --> 4, 1288 --> 9, 1292 --> 8, 1296 --> 13, 960 --> 9, 978 --> 6, 327 --> 1, 328 --> 1, 987 --> 12, 660 --> 4, 1986 --> 18, 2324 --> 27, 999 --> 8, 334 --> 1, 670 --> 6, 672 --> 5 )
[LOG] Average clause size reduction: 246.016 --> 2.0625 (214.667 --> 1.33333, 257.6 --> 1.8, 258.4 --> 1.6, 259.2 --> 2.6, 240 --> 2.25, 244.5 --> 1.5, 163.5 --> 0.5, 164 --> 0.5, 246.75 --> 3, 220 --> 1.33333, 283.714 --> 2.57143, 290.5 --> 3.375, 249.75 --> 2, 167 --> 0.5, 223.333 --> 2, 224 --> 1.66667 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 489 32 2 1 447
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 133 new AND gates.
[LOG] Size before ABC: 268 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 69 (4, 5, 2, 5, 4, 2, 2, 2, 8, 6, 3, 5, 6, 4, 9, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13402 --> 125 (738 --> 3, 984 --> 8, 247 --> 1, 992 --> 7, 747 --> 6, 250 --> 1, 251 --> 1, 252 --> 1, 1771 --> 21, 1270 --> 16, 500 --> 4, 1024 --> 8, 1285 --> 17, 759 --> 5, 2072 --> 25, 260 --> 1 )
[LOG] Average clause size reduction: 194.232 --> 1.81159 (184.5 --> 0.75, 196.8 --> 1.6, 123.5 --> 0.5, 198.4 --> 1.4, 186.75 --> 1.5, 125 --> 0.5, 125.5 --> 0.5, 126 --> 0.5, 221.375 --> 2.625, 211.667 --> 2.66667, 166.667 --> 1.33333, 204.8 --> 1.6, 214.167 --> 2.83333, 189.75 --> 1.25, 230.222 --> 2.77778, 130 --> 0.5 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 346
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 370 AND gates.
[LOG] Size after ABC: 139 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 66 (3, 2, 3, 5, 4, 8, 2, 2, 4, 5, 2, 4, 3, 7, 3, 2, 2, 5 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17835 --> 126 (728 --> 4, 364 --> 1, 730 --> 3, 1464 --> 11, 1101 --> 7, 2576 --> 24, 369 --> 2, 370 --> 1, 1113 --> 7, 1488 --> 12, 373 --> 1, 1122 --> 9, 750 --> 3, 2256 --> 20, 754 --> 5, 378 --> 1, 379 --> 2, 1520 --> 13 )
[LOG] Average clause size reduction: 270.227 --> 1.90909 (242.667 --> 1.33333, 182 --> 0.5, 243.333 --> 1, 292.8 --> 2.2, 275.25 --> 1.75, 322 --> 3, 184.5 --> 1, 185 --> 0.5, 278.25 --> 1.75, 297.6 --> 2.4, 186.5 --> 0.5, 280.5 --> 2.25, 250 --> 1, 322.286 --> 2.85714, 251.333 --> 1.66667, 189 --> 0.5, 189.5 --> 1, 304 --> 2.6 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 522 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 174 new AND gates.
[LOG] Size before ABC: 306 AND gates.
[LOG] Size after ABC: 162 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 81 (3, 5, 4, 3, 4, 4, 7, 2, 8, 6, 4, 2, 9, 3, 3, 7, 5, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17992 --> 140 (556 --> 2, 1112 --> 9, 837 --> 6, 560 --> 3, 843 --> 4, 846 --> 5, 1698 --> 16, 284 --> 1, 1995 --> 19, 1430 --> 12, 861 --> 5, 288 --> 1, 2312 --> 24, 570 --> 4, 582 --> 3, 1752 --> 17, 1172 --> 8, 294 --> 1 )
[LOG] Average clause size reduction: 222.123 --> 1.7284 (185.333 --> 0.666667, 222.4 --> 1.8, 209.25 --> 1.5, 186.667 --> 1, 210.75 --> 1, 211.5 --> 1.25, 242.571 --> 2.28571, 142 --> 0.5, 249.375 --> 2.375, 238.333 --> 2, 215.25 --> 1.25, 144 --> 0.5, 256.889 --> 2.66667, 190 --> 1.33333, 194 --> 1, 250.286 --> 2.42857, 234.4 --> 1.6, 147 --> 0.5 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 459 36 2 1 415
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 179 new AND gates.
[LOG] Size before ABC: 472 AND gates.
[LOG] Size after ABC: 173 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 87 (2, 2, 8, 4, 4, 8, 3, 3, 2, 4, 3, 6, 3, 5, 6, 3, 5, 7, 6, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27788 --> 195 (406 --> 1, 406 --> 2, 2849 --> 24, 1224 --> 8, 1212 --> 7, 2870 --> 26, 812 --> 4, 824 --> 4, 413 --> 1, 1242 --> 10, 830 --> 4, 2080 --> 18, 834 --> 4, 1672 --> 10, 2095 --> 16, 840 --> 5, 1684 --> 14, 2532 --> 18, 2115 --> 16, 848 --> 3 )
[LOG] Average clause size reduction: 319.402 --> 2.24138 (203 --> 0.5, 203 --> 1, 356.125 --> 3, 306 --> 2, 303 --> 1.75, 358.75 --> 3.25, 270.667 --> 1.33333, 274.667 --> 1.33333, 206.5 --> 0.5, 310.5 --> 2.5, 276.667 --> 1.33333, 346.667 --> 3, 278 --> 1.33333, 334.4 --> 2, 349.167 --> 2.66667, 280 --> 1.66667, 336.8 --> 2.8, 361.714 --> 2.57143, 352.5 --> 2.66667, 282.667 --> 1 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 600 40 2 1 544
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 178 new AND gates.
[LOG] Size before ABC: 313 AND gates.
[LOG] Size after ABC: 172 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 76 (3, 4, 5, 3, 4, 2, 6, 2, 5, 5, 2, 4, 5, 4, 5, 3, 7, 2, 2, 3 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17830 --> 130 (620 --> 2, 930 --> 7, 1244 --> 8, 624 --> 6, 939 --> 6, 314 --> 1, 1575 --> 12, 316 --> 1, 1268 --> 10, 1272 --> 14, 319 --> 1, 960 --> 7, 1284 --> 8, 966 --> 6, 1292 --> 8, 648 --> 2, 1950 --> 26, 326 --> 1, 327 --> 1, 656 --> 3 )
[LOG] Average clause size reduction: 234.605 --> 1.71053 (206.667 --> 0.666667, 232.5 --> 1.75, 248.8 --> 1.6, 208 --> 2, 234.75 --> 1.5, 157 --> 0.5, 262.5 --> 2, 158 --> 0.5, 253.6 --> 2, 254.4 --> 2.8, 159.5 --> 0.5, 240 --> 1.75, 256.8 --> 1.6, 241.5 --> 1.5, 258.4 --> 1.6, 216 --> 0.666667, 278.571 --> 3.71429, 163 --> 0.5, 163.5 --> 0.5, 218.667 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 503 40 2 1 447
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.76 sec (Real time) / 1.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.84 sec (Real time) / 6.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.40 sec (Real time) / 4.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1167.13 sec (Real time) / 1159.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1898.17 sec (Real time) / 1887.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.16 sec (Real time) / 1.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.24 sec (Real time) / 9966.27 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.09 sec (Real time) / 2.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.24 sec (Real time) / 9966.53 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1040.27 sec (Real time) / 1034.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9970.26 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (5, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 256 --> 14 (256 --> 14, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 36.5714 --> 2 (51.2 --> 2.8, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (5, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 132 --> 12 (132 --> 12, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.8571 --> 1.71429 (26.4 --> 2.4, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 7 (72 --> 7, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 1.4 (24 --> 2.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 289 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 43 (37, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5472 --> 233 (5472 --> 233, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 127.256 --> 5.4186 (147.892 --> 6.2973, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 254 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 41 (35, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2482 --> 213 (2482 --> 213, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.5366 --> 5.19512 (70.9143 --> 6.08571, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 235 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 43 (37, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2736 --> 222 (2736 --> 222, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 63.6279 --> 5.16279 (73.9459 --> 6, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.2 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5259 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0.08/0 sec, 0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 527 (517, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.1/0 sec (0.05/0.05 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 123840 --> 5175 (123840 --> 5175, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.991 --> 9.81973 (239.536 --> 10.0097, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.17 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5383 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/0 sec (0.06/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 539 (529, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59664 --> 5314 (59664 --> 5314, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.694 --> 9.859 (112.786 --> 10.0454, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.16 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5302 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0.05/0 sec, 0.04/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 535 (525, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.08/0 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 60784 --> 5269 (60784 --> 5269, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.615 --> 9.8486 (115.779 --> 10.0362, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.05/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 30.1 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114811 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 29.6/30 sec (2.78/3 sec, 18.06/18 sec, 5.86/6 sec, 0.66/1 sec, 0.35/0 sec, 0.23/0 sec, 0.2/1 sec, 0.19/0 sec, 0.19/0 sec, 0.18/0 sec, 0.18/0 sec, 0.18/1 sec, 0.18/0 sec, 0.18/0 sec, 0.18/0 sec )
[LOG] Nr of iterations: 8208 (8194, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 25.67/28 sec (1.33/1.33 sec, 17.89/17.89 sec, 5.66/5.66 sec, 0.47/0.47 sec, 0.17/0.17 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.22/0 sec (1.22/1.22 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2687304 --> 114709 (2687304 --> 114709, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9753 (327.96 --> 13.9991, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 30.1 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 30.32 sec (Real time) / 30.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 44.59 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 115064 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 44.12/44 sec (1.82/2 sec, 34.64/34 sec, 4.87/5 sec, 0.49/1 sec, 0.43/0 sec, 0.22/0 sec, 0.2/1 sec, 0.19/0 sec, 0.18/0 sec, 0.18/0 sec, 0.18/0 sec, 0.18/1 sec, 0.18/0 sec, 0.18/0 sec, 0.18/0 sec )
[LOG] Nr of iterations: 8225 (8211, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 40.73/41 sec (0.89/0.89 sec, 34.48/34.48 sec, 4.67/4.67 sec, 0.3/0.3 sec, 0.25/0.25 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.71/0 sec (0.71/0.71 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1256130 --> 114973 (1256130 --> 114973, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.721 --> 13.9785 (152.981 --> 14.0023, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 44.59 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
Synthesis time: 44.82 sec (Real time) / 44.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 27.11 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 115175 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 26.54/25 sec (1.87/2 sec, 18.43/18 sec, 3.29/3 sec, 0.82/1 sec, 0.29/1 sec, 0.23/0 sec, 0.19/0 sec, 0.18/0 sec, 0.18/0 sec, 0.18/0 sec, 0.18/0 sec, 0.18/0 sec, 0.18/0 sec, 0.17/0 sec, 0.17/0 sec )
[LOG] Nr of iterations: 8235 (8221, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 23.27/22 sec (0.95/0.95 sec, 18.26/18.26 sec, 3.09/3.09 sec, 0.67/0.67 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.73/1 sec (0.73/0.73 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1282320 --> 115124 (1282320 --> 115124, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.716 --> 13.9798 (155.981 --> 14.0036, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 27.11 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.32 sec (Real time) / 27.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 44.01 sec CPU time.
[LOG] Relation determinization time: 44 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 43.46/44 sec (1.44/2 sec, 35.64/35 sec, 3.5/4 sec, 0.74/1 sec, 0.32/0 sec, 0.22/0 sec, 0.2/0 sec, 0.19/1 sec, 0.18/0 sec, 0.18/0 sec, 0.17/0 sec, 0.17/0 sec, 0.17/1 sec, 0.17/0 sec, 0.17/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 40.51/41 sec (0.81/0.81 sec, 35.48/35.48 sec, 3.32/3.32 sec, 0.61/0.61 sec, 0.15/0.15 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.47/0 sec (0.47/0.47 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 44.01 sec CPU time.
[LOG] Overall execution time: 44 sec real time.
Synthesis time: 44.24 sec (Real time) / 43.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 5117.42 sec CPU time.
[LOG] Relation determinization time: 5118 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 525370 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5112.57/5110 sec (15.56/15 sec, 4932.88/4933 sec, 125.76/125 sec, 25.96/26 sec, 3.94/4 sec, 1.32/1 sec, 0.83/1 sec, 0.7/0 sec, 0.68/0 sec, 0.63/0 sec, 0.63/0 sec, 0.62/0 sec, 0.62/1 sec, 0.61/1 sec, 0.62/1 sec, 0.61/1 sec, 0.6/1 sec )
[LOG] Nr of iterations: 32842 (32826, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 5094.97/5095 sec (7.34/7.34 sec, 4932.18/4932.18 sec, 125.1/125.1 sec, 25.35/25.35 sec, 3.36/3.36 sec, 0.75/0.75 sec, 0.27/0.27 sec, 0.13/0.13 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 7.17/7 sec (7.17/7.17 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5777200 --> 525297 (5777200 --> 525297, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9947 (175.995 --> 16.0025, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 5117.42 sec CPU time.
[LOG] Overall execution time: 5118 sec real time.
Synthesis time: 5118.17 sec (Real time) / 5113.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1301.03 sec CPU time.
[LOG] Relation determinization time: 1301 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1295.93/1296 sec (13.11/13 sec, 1115.93/1116 sec, 132.09/132 sec, 21.23/21 sec, 4.97/5 sec, 1.42/2 sec, 0.82/1 sec, 0.71/1 sec, 0.67/1 sec, 0.65/1 sec, 0.62/1 sec, 0.62/1 sec, 0.62/1 sec, 0.62/0 sec, 0.62/0 sec, 0.62/0 sec, 0.61/0 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1280.01/1278 sec (6.63/6.63 sec, 1115.25/1115.25 sec, 131.42/131.42 sec, 20.6/20.6 sec, 4.37/4.37 sec, 0.84/0.84 sec, 0.24/0.24 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 5.59/7 sec (5.59/5.59 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1301.03 sec CPU time.
[LOG] Overall execution time: 1301 sec real time.
Synthesis time: 1301.44 sec (Real time) / 1299.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.36 sec (Real time) / 9992.45 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.36 sec (Real time) / 9994.09 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.37 sec (Real time) / 9994.10 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9995.24 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9996.32 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9995.68 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (3, 2, 2, 3 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 153 --> 6 (50 --> 2, 26 --> 1, 27 --> 1, 50 --> 2 )
[LOG] Average clause size reduction: 15.3 --> 0.6 (16.6667 --> 0.666667, 13 --> 0.5, 13.5 --> 0.5, 16.6667 --> 0.666667 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 103 new AND gates.
[LOG] Size before ABC: 265 AND gates.
[LOG] Size after ABC: 99 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 51 (8, 3, 6, 2, 2, 18, 2, 10 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5592 --> 168 (959 --> 21, 274 --> 7, 665 --> 18, 124 --> 1, 136 --> 1, 2108 --> 90, 120 --> 1, 1206 --> 29 )
[LOG] Average clause size reduction: 109.647 --> 3.29412 (119.875 --> 2.625, 91.3333 --> 2.33333, 110.833 --> 3, 62 --> 0.5, 68 --> 0.5, 117.111 --> 5, 60 --> 0.5, 120.6 --> 2.9 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 243 8 0 1 231
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 172 new AND gates.
[LOG] Size before ABC: 403 AND gates.
[LOG] Size after ABC: 169 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 54 (7, 3, 2, 12, 3, 4, 4, 5, 5, 9 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 9828 --> 220 (1368 --> 30, 450 --> 11, 223 --> 1, 2453 --> 51, 436 --> 9, 681 --> 19, 681 --> 18, 844 --> 15, 828 --> 22, 1864 --> 44 )
[LOG] Average clause size reduction: 182 --> 4.07407 (195.429 --> 4.28571, 150 --> 3.66667, 111.5 --> 0.5, 204.417 --> 4.25, 145.333 --> 3, 170.25 --> 4.75, 170.25 --> 4.5, 168.8 --> 3, 165.6 --> 4.4, 207.111 --> 4.88889 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 406 10 0 1 389
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 331 new AND gates.
[LOG] Size before ABC: 1261 AND gates.
[LOG] Size after ABC: 329 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 147 (8, 15, 6, 18, 16, 5, 11, 4, 27, 18, 2, 17 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 44603 --> 978 (2366 --> 38, 4760 --> 136, 1650 --> 26, 5746 --> 92, 4920 --> 114, 1284 --> 22, 3180 --> 67, 942 --> 14, 8398 --> 255, 5695 --> 125, 302 --> 1, 5360 --> 88 )
[LOG] Average clause size reduction: 303.422 --> 6.65306 (295.75 --> 4.75, 317.333 --> 9.06667, 275 --> 4.33333, 319.222 --> 5.11111, 307.5 --> 7.125, 256.8 --> 4.4, 289.091 --> 6.09091, 235.5 --> 3.5, 311.037 --> 9.44444, 316.389 --> 6.94444, 151 --> 0.5, 315.294 --> 5.17647 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.98 sec (Real time) / 0.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 675 12 0 1 653
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 880 new AND gates.
[LOG] Size before ABC: 1988 AND gates.
[LOG] Size after ABC: 878 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 179 (6, 17, 2, 17, 2, 26, 5, 7, 22, 30, 23, 13, 3, 6 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 76144 --> 1577 (2375 --> 36, 7600 --> 118, 470 --> 1, 7600 --> 110, 465 --> 1, 11850 --> 286, 1884 --> 35, 2850 --> 59, 9639 --> 223, 13108 --> 291, 9944 --> 290, 5340 --> 99, 864 --> 10, 2155 --> 18 )
[LOG] Average clause size reduction: 425.385 --> 8.81006 (395.833 --> 6, 447.059 --> 6.94118, 235 --> 0.5, 447.059 --> 6.47059, 232.5 --> 0.5, 455.769 --> 11, 376.8 --> 7, 407.143 --> 8.42857, 438.136 --> 10.1364, 436.933 --> 9.7, 432.348 --> 12.6087, 410.769 --> 7.61538, 288 --> 3.33333, 359.167 --> 3 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.98 sec (Real time) / 1.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.43 sec (Real time) / 6.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 1361 14 0 1 1335
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.2 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1869 new AND gates.
[LOG] Size before ABC: 3109 AND gates.
[LOG] Size after ABC: 1865 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 251 (5, 29, 14, 21, 19, 8, 30, 20, 8, 20, 4, 3, 10, 34, 20, 6 )
[LOG] Total clause computation time: 0.09/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 142804 --> 2560 (2512 --> 22, 17584 --> 246, 8047 --> 65, 12480 --> 210, 10998 --> 160, 4361 --> 65, 17487 --> 330, 11856 --> 235, 4340 --> 114, 11533 --> 280, 1809 --> 20, 1228 --> 13, 5643 --> 77, 19107 --> 419, 10944 --> 276, 2875 --> 28 )
[LOG] Average clause size reduction: 568.94 --> 10.1992 (502.4 --> 4.4, 606.345 --> 8.48276, 574.786 --> 4.64286, 594.286 --> 10, 578.842 --> 8.42105, 545.125 --> 8.125, 582.9 --> 11, 592.8 --> 11.75, 542.5 --> 14.25, 576.65 --> 14, 452.25 --> 5, 409.333 --> 4.33333, 564.3 --> 7.7, 561.971 --> 12.3235, 547.2 --> 13.8, 479.167 --> 4.66667 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.91 sec (Real time) / 0.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.01 sec (Real time) / 10.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 66.16 sec (Real time) / 66.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 2501 16 0 1 2473
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1777 new AND gates.
[LOG] Size before ABC: 3087 AND gates.
[LOG] Size after ABC: 1777 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.2/0 sec (0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 222 (7, 3, 43, 3, 4, 6, 9, 14, 7, 5, 17, 7, 5, 15, 5, 39, 8, 25 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 157888 --> 2387 (4704 --> 24, 1566 --> 14, 32970 --> 382, 1562 --> 12, 2337 --> 20, 3865 --> 69, 6192 --> 99, 10140 --> 204, 4650 --> 78, 3116 --> 39, 12064 --> 247, 4560 --> 54, 2992 --> 40, 10906 --> 169, 3104 --> 46, 28766 --> 534, 5530 --> 57, 18864 --> 299 )
[LOG] Average clause size reduction: 711.207 --> 10.7523 (672 --> 3.42857, 522 --> 4.66667, 766.744 --> 8.88372, 520.667 --> 4, 584.25 --> 5, 644.167 --> 11.5, 688 --> 11, 724.286 --> 14.5714, 664.286 --> 11.1429, 623.2 --> 7.8, 709.647 --> 14.5294, 651.429 --> 7.71429, 598.4 --> 8, 727.067 --> 11.2667, 620.8 --> 9.2, 737.59 --> 13.6923, 691.25 --> 7.125, 754.56 --> 11.96 )
[LOG] Overall execution time: 0.23 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.99 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.03 sec (Real time) / 17.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1661.48 sec (Real time) / 1661.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 2572 18 0 1 2536
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2867 new AND gates.
[LOG] Size before ABC: 6291 AND gates.
[LOG] Size after ABC: 2864 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 0.41/0 sec (0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.03/0 sec, 0/0 sec, 0.01/0 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 369 (5, 26, 21, 42, 14, 8, 9, 50, 23, 2, 3, 28, 16, 9, 11, 27, 19, 17, 18, 21 )
[LOG] Total clause computation time: 0.12/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.13/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 339074 --> 5392 (3968 --> 45, 24800 --> 334, 19900 --> 215, 40344 --> 536, 12740 --> 166, 6846 --> 82, 7968 --> 114, 48608 --> 834, 21318 --> 396, 993 --> 1, 1924 --> 20, 26325 --> 484, 14880 --> 252, 7904 --> 132, 9510 --> 203, 24596 --> 524, 16758 --> 266, 15632 --> 307, 15640 --> 234, 18420 --> 247 )
[LOG] Average clause size reduction: 918.9 --> 14.6125 (793.6 --> 9, 953.846 --> 12.8462, 947.619 --> 10.2381, 960.571 --> 12.7619, 910 --> 11.8571, 855.75 --> 10.25, 885.333 --> 12.6667, 972.16 --> 16.68, 926.87 --> 17.2174, 496.5 --> 0.5, 641.333 --> 6.66667, 940.179 --> 17.2857, 930 --> 15.75, 878.222 --> 14.6667, 864.545 --> 18.4545, 910.963 --> 19.4074, 882 --> 14, 919.529 --> 18.0588, 868.889 --> 13, 877.143 --> 11.7619 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.02 sec (Real time) / 1.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 72.58 sec (Real time) / 71.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4260.77 sec (Real time) / 4260.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 3868 20 0 1 3831
=====================  mult11.aag =====================
[LOG] Relation determinization time: 0.53 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 3759 new AND gates.
[LOG] Size before ABC: 6185 AND gates.
[LOG] Size after ABC: 3758 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.52/1 sec (0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.04/0 sec, 0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.07/1 sec, 0.02/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 348 (5, 9, 30, 23, 27, 8, 15, 3, 16, 3, 12, 18, 2, 31, 6, 16, 6, 6, 15, 58, 6, 33 )
[LOG] Total clause computation time: 0.22/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.13/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 364341 --> 5150 (4560 --> 18, 9120 --> 103, 33060 --> 355, 24992 --> 252, 29614 --> 326, 7945 --> 106, 15946 --> 253, 2280 --> 6, 16995 --> 255, 2284 --> 25, 12562 --> 210, 19346 --> 311, 1110 --> 1, 33900 --> 613, 5650 --> 75, 16845 --> 302, 5435 --> 97, 5700 --> 65, 15232 --> 235, 61788 --> 1028, 5385 --> 39, 34592 --> 475 )
[LOG] Average clause size reduction: 1046.96 --> 14.7989 (912 --> 3.6, 1013.33 --> 11.4444, 1102 --> 11.8333, 1086.61 --> 10.9565, 1096.81 --> 12.0741, 993.125 --> 13.25, 1063.07 --> 16.8667, 760 --> 2, 1062.19 --> 15.9375, 761.333 --> 8.33333, 1046.83 --> 17.5, 1074.78 --> 17.2778, 555 --> 0.5, 1093.55 --> 19.7742, 941.667 --> 12.5, 1052.81 --> 18.875, 905.833 --> 16.1667, 950 --> 10.8333, 1015.47 --> 15.6667, 1065.31 --> 17.7241, 897.5 --> 6.5, 1048.24 --> 14.3939 )
[LOG] Overall execution time: 0.53 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.25 sec (Real time) / 1.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 4909 22 0 1 4866
=====================  mult12.aag =====================
[LOG] Relation determinization time: 0.82 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 4845 new AND gates.
[LOG] Size before ABC: 9276 AND gates.
[LOG] Size after ABC: 4844 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 0.78/1 sec (0.02/0 sec, 0.02/0 sec, 0.01/1 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.04/0 sec, 0.02/0 sec, 0.1/0 sec, 0.02/0 sec, 0.07/0 sec, 0.07/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 454 (18, 24, 4, 12, 20, 4, 5, 26, 13, 23, 25, 26, 12, 19, 15, 7, 63, 6, 43, 35, 18, 5, 17, 14 )
[LOG] Total clause computation time: 0.36/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.18/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 602650 --> 7977 (24055 --> 107, 32545 --> 303, 4233 --> 18, 15521 --> 155, 26695 --> 247, 4203 --> 23, 5608 --> 42, 35150 --> 468, 16764 --> 223, 31218 --> 425, 33984 --> 499, 34825 --> 530, 15609 --> 238, 24624 --> 373, 19110 --> 291, 8166 --> 117, 87606 --> 1485, 7050 --> 85, 58968 --> 931, 47362 --> 664, 23562 --> 310, 5560 --> 28, 22240 --> 253, 17992 --> 162 )
[LOG] Average clause size reduction: 1327.42 --> 17.5705 (1336.39 --> 5.94444, 1356.04 --> 12.625, 1058.25 --> 4.5, 1293.42 --> 12.9167, 1334.75 --> 12.35, 1050.75 --> 5.75, 1121.6 --> 8.4, 1351.92 --> 18, 1289.54 --> 17.1538, 1357.3 --> 18.4783, 1359.36 --> 19.96, 1339.42 --> 20.3846, 1300.75 --> 19.8333, 1296 --> 19.6316, 1274 --> 19.4, 1166.57 --> 16.7143, 1390.57 --> 23.5714, 1175 --> 14.1667, 1371.35 --> 21.6512, 1353.2 --> 18.9714, 1309 --> 17.2222, 1112 --> 5.6, 1308.24 --> 14.8824, 1285.14 --> 11.5714 )
[LOG] Overall execution time: 0.83 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.76 sec (Real time) / 3.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 6271 24 0 1 6224
=====================  mult13.aag =====================
[LOG] Relation determinization time: 0.85 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 4889 new AND gates.
[LOG] Size before ABC: 8911 AND gates.
[LOG] Size after ABC: 4886 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 0.8/1 sec (0.01/0 sec, 0.05/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.05/1 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.08/0 sec, 0.05/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.07/0 sec, 0.09/0 sec, 0.04/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 422 (9, 45, 4, 8, 19, 4, 40, 13, 8, 5, 5, 4, 22, 6, 8, 16, 12, 41, 22, 11, 6, 2, 42, 49, 11, 10 )
[LOG] Total clause computation time: 0.35/0 sec (0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.2/1 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 612832 --> 7473 (12512 --> 62, 68684 --> 554, 4671 --> 15, 10962 --> 107, 27936 --> 321, 4644 --> 33, 60645 --> 726, 18576 --> 255, 10801 --> 96, 6204 --> 70, 6156 --> 71, 4641 --> 49, 32739 --> 517, 7760 --> 105, 10892 --> 138, 23355 --> 324, 16841 --> 248, 62120 --> 954, 32172 --> 444, 15280 --> 209, 7600 --> 98, 1545 --> 1, 63673 --> 851, 73968 --> 947, 15090 --> 140, 13365 --> 138 )
[LOG] Average clause size reduction: 1452.21 --> 17.7085 (1390.22 --> 6.88889, 1526.31 --> 12.3111, 1167.75 --> 3.75, 1370.25 --> 13.375, 1470.32 --> 16.8947, 1161 --> 8.25, 1516.12 --> 18.15, 1428.92 --> 19.6154, 1350.12 --> 12, 1240.8 --> 14, 1231.2 --> 14.2, 1160.25 --> 12.25, 1488.14 --> 23.5, 1293.33 --> 17.5, 1361.5 --> 17.25, 1459.69 --> 20.25, 1403.42 --> 20.6667, 1515.12 --> 23.2683, 1462.36 --> 20.1818, 1389.09 --> 19, 1266.67 --> 16.3333, 772.5 --> 0.5, 1516.02 --> 20.2619, 1509.55 --> 19.3265, 1371.82 --> 12.7273, 1336.5 --> 13.8 )
[LOG] Overall execution time: 0.86 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.65 sec (Real time) / 3.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 6458 26 0 1 6409
=====================  mult14.aag =====================
[LOG] Relation determinization time: 1.66 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 9290 new AND gates.
[LOG] Size before ABC: 15549 AND gates.
[LOG] Size after ABC: 9289 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 1.58/2 sec (0.01/0 sec, 0.03/0 sec, 0.01/0 sec, 0.05/0 sec, 0.02/0 sec, 0.11/0 sec, 0.04/0 sec, 0.07/0 sec, 0.03/0 sec, 0.08/1 sec, 0.03/0 sec, 0.02/0 sec, 0.07/0 sec, 0.07/0 sec, 0.09/0 sec, 0.05/0 sec, 0.05/0 sec, 0.1/0 sec, 0.04/0 sec, 0.03/0 sec, 0.08/0 sec, 0.09/0 sec, 0.06/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/1 sec, 0.12/0 sec, 0.1/0 sec )
[LOG] Nr of iterations: 648 (5, 18, 8, 28, 8, 79, 15, 44, 11, 36, 13, 2, 39, 35, 38, 18, 12, 43, 10, 4, 22, 33, 20, 10, 7, 3, 52, 35 )
[LOG] Total clause computation time: 0.65/2 sec (0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.07/0.07 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.44/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 1151956 --> 13789 (7584 --> 9, 32232 --> 226, 13293 --> 81, 51084 --> 492, 13167 --> 146, 146952 --> 1573, 26278 --> 263, 81313 --> 971, 18630 --> 231, 65415 --> 816, 22680 --> 311, 1862 --> 1, 70186 --> 1022, 63138 --> 943, 68968 --> 1042, 31450 --> 431, 20581 --> 286, 76482 --> 1171, 16362 --> 222, 5466 --> 30, 39039 --> 507, 57888 --> 824, 35910 --> 432, 16218 --> 154, 11076 --> 97, 3696 --> 2, 94248 --> 983, 60758 --> 523 )
[LOG] Average clause size reduction: 1777.71 --> 21.2793 (1516.8 --> 1.8, 1790.67 --> 12.5556, 1661.62 --> 10.125, 1824.43 --> 17.5714, 1645.88 --> 18.25, 1860.15 --> 19.9114, 1751.87 --> 17.5333, 1848.02 --> 22.0682, 1693.64 --> 21, 1817.08 --> 22.6667, 1744.62 --> 23.9231, 931 --> 0.5, 1799.64 --> 26.2051, 1803.94 --> 26.9429, 1814.95 --> 27.4211, 1747.22 --> 23.9444, 1715.08 --> 23.8333, 1778.65 --> 27.2326, 1636.2 --> 22.2, 1366.5 --> 7.5, 1774.5 --> 23.0455, 1754.18 --> 24.9697, 1795.5 --> 21.6, 1621.8 --> 15.4, 1582.29 --> 13.8571, 1232 --> 0.666667, 1812.46 --> 18.9038, 1735.94 --> 14.9429 )
[LOG] Overall execution time: 1.67 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.39 sec (Real time) / 7.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 11193 28 0 1 11138
=====================  mult15.aag =====================
[LOG] Relation determinization time: 1.55 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 8070 new AND gates.
[LOG] Size before ABC: 13738 AND gates.
[LOG] Size after ABC: 8068 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 1.44/1 sec (0.01/0 sec, 0.01/0 sec, 0.04/0 sec, 0.08/0 sec, 0.12/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.1/0 sec, 0.02/0 sec, 0.08/0 sec, 0.05/0 sec, 0.04/1 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.11/0 sec, 0.05/0 sec, 0.07/0 sec, 0.1/0 sec, 0.1/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 552 (6, 6, 26, 48, 74, 12, 10, 8, 7, 6, 7, 3, 21, 13, 15, 49, 5, 30, 16, 6, 2, 9, 4, 8, 37, 13, 23, 33, 39, 16 )
[LOG] Total clause computation time: 0.5/1 sec (0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.43/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0/0 sec )
[LOG] Total clause size reduction: 1062479 --> 11834 (10270 --> 94, 10270 --> 34, 51450 --> 370, 96350 --> 816, 149504 --> 1445, 22330 --> 207, 18405 --> 179, 14238 --> 136, 12180 --> 122, 10110 --> 133, 12300 --> 145, 4068 --> 36, 40580 --> 599, 24588 --> 369, 28686 --> 361, 96720 --> 1374, 8044 --> 96, 58464 --> 878, 30765 --> 439, 10050 --> 89, 2051 --> 1, 16384 --> 157, 6144 --> 37, 14343 --> 195, 73188 --> 942, 24552 --> 286, 45012 --> 504, 62752 --> 732, 77976 --> 808, 30705 --> 250 )
[LOG] Average clause size reduction: 1924.78 --> 21.4384 (1711.67 --> 15.6667, 1711.67 --> 5.66667, 1978.85 --> 14.2308, 2007.29 --> 17, 2020.32 --> 19.527, 1860.83 --> 17.25, 1840.5 --> 17.9, 1779.75 --> 17, 1740 --> 17.4286, 1685 --> 22.1667, 1757.14 --> 20.7143, 1356 --> 12, 1932.38 --> 28.5238, 1891.38 --> 28.3846, 1912.4 --> 24.0667, 1973.88 --> 28.0408, 1608.8 --> 19.2, 1948.8 --> 29.2667, 1922.81 --> 27.4375, 1675 --> 14.8333, 1025.5 --> 0.5, 1820.44 --> 17.4444, 1536 --> 9.25, 1792.88 --> 24.375, 1978.05 --> 25.4595, 1888.62 --> 22, 1957.04 --> 21.913, 1901.58 --> 22.1818, 1999.38 --> 20.7179, 1919.06 --> 15.625 )
[LOG] Overall execution time: 1.56 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.17 sec (Real time) / 6.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 10131 30 0 1 10073
=====================  mult16.aag =====================
[LOG] Relation determinization time: 2.6 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 13981 new AND gates.
[LOG] Size before ABC: 19540 AND gates.
[LOG] Size after ABC: 13980 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 2.43/2 sec (0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.06/0 sec, 0.21/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.06/1 sec, 0.14/0 sec, 0.03/0 sec, 0.12/0 sec, 0.04/0 sec, 0.14/0 sec, 0.12/0 sec, 0.05/0 sec, 0.05/0 sec, 0.08/0 sec, 0.06/0 sec, 0.07/0 sec, 0.04/1 sec, 0.05/0 sec, 0.11/0 sec, 0.09/0 sec, 0.05/0 sec, 0.21/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.13/0 sec, 0.15/0 sec )
[LOG] Nr of iterations: 700 (8, 15, 6, 15, 25, 102, 10, 9, 7, 18, 56, 2, 46, 10, 55, 42, 11, 7, 18, 10, 14, 5, 6, 26, 24, 7, 59, 3, 2, 2, 36, 44 )
[LOG] Total clause computation time: 0.84/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0/0 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 0.74/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0/0 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.11/0.11 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 1663500 --> 17201 (17535 --> 50, 35028 --> 196, 12520 --> 86, 34958 --> 244, 60096 --> 491, 251389 --> 2466, 22536 --> 176, 19880 --> 187, 15042 --> 118, 42177 --> 473, 137720 --> 1620, 2500 --> 1, 112725 --> 1478, 22473 --> 216, 135054 --> 1567, 102541 --> 1229, 24460 --> 347, 14634 --> 130, 42432 --> 507, 22473 --> 296, 32487 --> 371, 9984 --> 59, 12480 --> 81, 61150 --> 766, 56143 --> 707, 14988 --> 155, 144362 --> 1594, 4970 --> 3, 2471 --> 1, 2439 --> 1, 86310 --> 710, 107543 --> 875 )
[LOG] Average clause size reduction: 2376.43 --> 24.5729 (2191.88 --> 6.25, 2335.2 --> 13.0667, 2086.67 --> 14.3333, 2330.53 --> 16.2667, 2403.84 --> 19.64, 2464.6 --> 24.1765, 2253.6 --> 17.6, 2208.89 --> 20.7778, 2148.86 --> 16.8571, 2343.17 --> 26.2778, 2459.29 --> 28.9286, 1250 --> 0.5, 2450.54 --> 32.1304, 2247.3 --> 21.6, 2455.53 --> 28.4909, 2441.45 --> 29.2619, 2223.64 --> 31.5455, 2090.57 --> 18.5714, 2357.33 --> 28.1667, 2247.3 --> 29.6, 2320.5 --> 26.5, 1996.8 --> 11.8, 2080 --> 13.5, 2351.92 --> 29.4615, 2339.29 --> 29.4583, 2141.14 --> 22.1429, 2446.81 --> 27.0169, 1656.67 --> 1, 1235.5 --> 0.5, 1219.5 --> 0.5, 2397.5 --> 19.7222, 2444.16 --> 19.8864 )
[LOG] Overall execution time: 2.62 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.91 sec (Real time) / 13.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 16494 32 0 1 16431
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Average clause size reduction: 9 --> 0 (0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 6.5 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0 )
[LOG] Average clause size reduction: 15.8333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0 )
[LOG] Average clause size reduction: 12 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0 )
[LOG] Average clause size reduction: 26.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0 )
[LOG] Average clause size reduction: 18.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0 )
[LOG] Average clause size reduction: 39.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0 )
[LOG] Average clause size reduction: 26.4 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0 )
[LOG] Average clause size reduction: 53.9167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0 )
[LOG] Average clause size reduction: 34.5833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0 )
[LOG] Average clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0 )
[LOG] Average clause size reduction: 83.4375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0 )
[LOG] Average clause size reduction: 51.5625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0 )
[LOG] Average clause size reduction: 98.6111 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0 )
[LOG] Overall execution time: 0.13 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0 )
[LOG] Average clause size reduction: 60.2222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0 )
[LOG] Average clause size reduction: 113.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0 )
[LOG] Overall execution time: 0.2 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0 )
[LOG] Average clause size reduction: 68.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.27/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0 )
[LOG] Average clause size reduction: 129.409 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0 )
[LOG] Overall execution time: 0.34 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0 )
[LOG] Average clause size reduction: 77.7273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.46 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.43/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0 )
[LOG] Average clause size reduction: 144.958 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0 )
[LOG] Overall execution time: 0.48 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.21 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0 )
[LOG] Average clause size reduction: 86.5417 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0 )
[LOG] Overall execution time: 0.23 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.62 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.57/1 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0 )
[LOG] Average clause size reduction: 160.577 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0 )
[LOG] Overall execution time: 0.66 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.84 sec (Real time) / 0.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.31 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/1 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0 )
[LOG] Average clause size reduction: 95.3846 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0 )
[LOG] Overall execution time: 0.33 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 811 new AND gates.
[LOG] Size before ABC: 1050 AND gates.
[LOG] Size after ABC: 811 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 123 (32, 42, 21, 10, 15, 3 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 14220 --> 947 (4278 --> 207, 5084 --> 295, 2200 --> 232, 972 --> 125, 1484 --> 80, 202 --> 8 )
[LOG] Average clause size reduction: 115.61 --> 7.69919 (133.688 --> 6.46875, 121.048 --> 7.02381, 104.762 --> 11.0476, 97.2 --> 12.5, 98.9333 --> 5.33333, 67.3333 --> 2.66667 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.26 sec (Real time) / 1.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 977 5 21 1 945
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.36 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3473 new AND gates.
[LOG] Size before ABC: 4360 AND gates.
[LOG] Size after ABC: 3473 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.3/0 sec (0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.11/0 sec, 0/0 sec )
[LOG] Nr of iterations: 390 (80, 61, 53, 41, 61, 86, 8 )
[LOG] Total clause computation time: 0.2/0 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec )
[LOG] Total clause size reduction: 56356 --> 4222 (13983 --> 842, 9780 --> 518, 7540 --> 495, 5360 --> 381, 7860 --> 659, 10965 --> 1302, 868 --> 25 )
[LOG] Average clause size reduction: 144.503 --> 10.8256 (174.787 --> 10.525, 160.328 --> 8.4918, 142.264 --> 9.33962, 130.732 --> 9.29268, 128.852 --> 10.8033, 127.5 --> 15.1395, 108.5 --> 3.125 )
[LOG] Overall execution time: 0.36 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.16 sec (Real time) / 0.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.17 sec (Real time) / 1.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.26 sec (Real time) / 9.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 3679 6 24 1 3642
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 12362 new AND gates.
[LOG] Size before ABC: 16912 AND gates.
[LOG] Size after ABC: 12362 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 1.86/2 sec (0.16/0 sec, 0.13/0 sec, 0.07/0 sec, 0.08/1 sec, 0.11/0 sec, 0.08/0 sec, 0.45/0 sec, 0.74/1 sec, 0.04/0 sec )
[LOG] Nr of iterations: 1166 (228, 132, 48, 60, 79, 86, 183, 342, 8 )
[LOG] Total clause computation time: 1.34/1 sec (0.1/0.1 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.37/0.37 sec, 0.57/0.57 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.39/1 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.16/0.16 sec, 0/0 sec )
[LOG] Total clause size reduction: 194680 --> 16740 (49032 --> 3190, 26462 --> 1345, 8413 --> 477, 9617 --> 572, 12012 --> 837, 12495 --> 1329, 26572 --> 2974, 49104 --> 5956, 973 --> 60 )
[LOG] Average clause size reduction: 166.964 --> 14.3568 (215.053 --> 13.9912, 200.47 --> 10.1894, 175.271 --> 9.9375, 160.283 --> 9.53333, 152.051 --> 10.5949, 145.291 --> 15.4535, 145.202 --> 16.2514, 143.579 --> 17.4152, 121.625 --> 7.5 )
[LOG] Overall execution time: 2 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.63 sec (Real time) / 5.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.21 sec (Real time) / 2.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 116.35 sec (Real time) / 116.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 12607 7 27 1 12564
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 4.55 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 18357 new AND gates.
[LOG] Size before ABC: 25107 AND gates.
[LOG] Size after ABC: 18357 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 4.19/4 sec (0.24/0 sec, 0.43/0 sec, 0.21/1 sec, 0.19/0 sec, 0.19/0 sec, 0.21/0 sec, 0.27/0 sec, 0.6/1 sec, 1.8/2 sec, 0.05/0 sec )
[LOG] Nr of iterations: 1705 (186, 240, 116, 93, 72, 89, 168, 281, 454, 6 )
[LOG] Total clause computation time: 3.06/4 sec (0.19/0.19 sec, 0.29/0.29 sec, 0.14/0.14 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.19/0.19 sec, 0.46/0.46 sec, 1.38/1.38 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.95/0 sec (0.03/0.03 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.39/0.39 sec, 0/0 sec )
[LOG] Total clause size reduction: 328896 --> 24898 (48655 --> 2164, 59033 --> 2808, 24495 --> 1439, 18492 --> 1216, 13277 --> 839, 15488 --> 1457, 27889 --> 2409, 46480 --> 4265, 74292 --> 8257, 795 --> 44 )
[LOG] Average clause size reduction: 192.901 --> 14.6029 (261.586 --> 11.6344, 245.971 --> 11.7, 211.164 --> 12.4052, 198.839 --> 13.0753, 184.403 --> 11.6528, 174.022 --> 16.3708, 166.006 --> 14.3393, 165.409 --> 15.1779, 163.639 --> 18.1872, 132.5 --> 7.33333 )
[LOG] Overall execution time: 4.55 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.46 sec (Real time) / 9.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.81 sec (Real time) / 2.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 226.91 sec (Real time) / 226.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 18647 8 30 1 18599
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 30.72 sec CPU time.
[LOG] Relation determinization time: 140 sec real time.
[LOG] Final circuit size: 62093 new AND gates.
[LOG] Size before ABC: 99188 AND gates.
[LOG] Size after ABC: 62093 AND gates.
[LOG] Time for optimizing with ABC: 109 seconds.
[LOG] Total time for all control signals: 29.96/30 sec (0.02/0 sec, 0.02/0 sec, 0.68/1 sec, 0.14/0 sec, 0.3/0 sec, 0.17/1 sec, 0.37/0 sec, 2.14/2 sec, 3.74/4 sec, 4.79/5 sec, 10.26/10 sec, 7.33/7 sec )
[LOG] Nr of iterations: 5349 (18, 22, 345, 66, 136, 76, 161, 862, 1203, 857, 1161, 442 )
[LOG] Total clause computation time: 22.35/23 sec (0/0 sec, 0.01/0.01 sec, 0.35/0.35 sec, 0.11/0.11 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.27/0.27 sec, 1.48/1.48 sec, 2.37/2.37 sec, 3.73/3.73 sec, 7.65/7.65 sec, 6.06/6.06 sec )
[LOG] Total clause minimization time: 7.03/7 sec (0.01/0.01 sec, 0/0 sec, 0.32/0.32 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.62/0.62 sec, 1.31/1.31 sec, 0.95/0.95 sec, 2.48/2.48 sec, 1.11/1.11 sec )
[LOG] Total clause size reduction: 1024080 --> 98918 (5576 --> 140, 6426 --> 216, 90128 --> 4384, 16055 --> 994, 31590 --> 2519, 16425 --> 1027, 33440 --> 3265, 170478 --> 15621, 223572 --> 21946, 150656 --> 16457, 203000 --> 24194, 76734 --> 8155 )
[LOG] Average clause size reduction: 191.453 --> 18.4928 (309.778 --> 7.77778, 292.091 --> 9.81818, 261.241 --> 12.7072, 243.258 --> 15.0606, 232.279 --> 18.5221, 216.118 --> 13.5132, 207.702 --> 20.2795, 197.77 --> 18.1218, 185.845 --> 18.2427, 175.795 --> 19.203, 174.849 --> 20.8389, 173.606 --> 18.4502 )
[LOG] Overall execution time: 30.73 sec CPU time.
[LOG] Overall execution time: 140 sec real time.
Synthesis time: 139.85 sec (Real time) / 137.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.37 sec (Real time) / 9.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2972.84 sec (Real time) / 2971.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 62431 9 33 1 62377
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 99.2 sec CPU time.
[LOG] Relation determinization time: 119 sec real time.
[LOG] Final circuit size: 146815 new AND gates.
[LOG] Size before ABC: 222473 AND gates.
[LOG] Size after ABC: 146815 AND gates.
[LOG] Time for optimizing with ABC: 19 seconds.
[LOG] Total time for all control signals: 97.89/98 sec (0.02/0 sec, 0.06/0 sec, 1.28/1 sec, 0.34/1 sec, 0.22/0 sec, 0.27/0 sec, 0.2/0 sec, 0.28/1 sec, 5.02/5 sec, 6.44/6 sec, 31.92/32 sec, 30.05/30 sec, 21.79/22 sec )
[LOG] Nr of iterations: 10327 (23, 48, 510, 51, 61, 92, 51, 54, 1807, 1786, 3439, 1915, 490 )
[LOG] Total clause computation time: 68/67 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.74/0.74 sec, 0.3/0.3 sec, 0.17/0.17 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.25/0.25 sec, 2.91/2.91 sec, 3.79/3.79 sec, 21.59/21.59 sec, 20.39/20.39 sec, 17.46/17.46 sec )
[LOG] Total clause minimization time: 28.64/30 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.53/0.53 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 2.05/2.05 sec, 2.53/2.53 sec, 10.06/10.06 sec, 9.34/9.34 sec, 3.96/3.96 sec )
[LOG] Total clause size reduction: 2110798 --> 222161 (8162 --> 248, 16215 --> 596, 146592 --> 6822, 13900 --> 551, 15840 --> 719, 22750 --> 1002, 11850 --> 474, 12084 --> 735, 390096 --> 36866, 360570 --> 33993, 656658 --> 90289, 363660 --> 40379, 92421 --> 9487 )
[LOG] Average clause size reduction: 204.396 --> 21.5126 (354.87 --> 10.7826, 337.812 --> 12.4167, 287.435 --> 13.3765, 272.549 --> 10.8039, 259.672 --> 11.7869, 247.283 --> 10.8913, 232.353 --> 9.29412, 223.778 --> 13.6111, 215.88 --> 20.4018, 201.887 --> 19.033, 190.944 --> 26.2544, 189.901 --> 21.0856, 188.614 --> 19.3612 )
[LOG] Overall execution time: 99.2 sec CPU time.
[LOG] Overall execution time: 119 sec real time.
Synthesis time: 118.43 sec (Real time) / 115.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 23.76 sec (Real time) / 23.55 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.06 sec (Real time) / 9997.18 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 147196 10 35 1 147138
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 218.94 sec CPU time.
[LOG] Relation determinization time: 249 sec real time.
[LOG] Final circuit size: 218974 new AND gates.
[LOG] Size before ABC: 340043 AND gates.
[LOG] Size after ABC: 218974 AND gates.
[LOG] Time for optimizing with ABC: 30 seconds.
[LOG] Total time for all control signals: 217.02/217 sec (0.05/0 sec, 0.03/0 sec, 1.44/1 sec, 0.56/1 sec, 0.51/0 sec, 0.64/1 sec, 0.73/1 sec, 0.29/0 sec, 7.07/7 sec, 1.27/1 sec, 41.74/42 sec, 31.82/32 sec, 74.2/74 sec, 56.67/57 sec )
[LOG] Nr of iterations: 14753 (38, 19, 690, 184, 51, 136, 242, 52, 1926, 134, 5579, 1507, 3247, 948 )
[LOG] Total clause computation time: 144.05/140 sec (0.03/0.03 sec, 0.01/0.01 sec, 1.01/1.01 sec, 0.37/0.37 sec, 0.44/0.44 sec, 0.52/0.52 sec, 0.46/0.46 sec, 0.19/0.19 sec, 4.23/4.23 sec, 1.04/1.04 sec, 23.85/23.85 sec, 21.58/21.58 sec, 46.09/46.09 sec, 44.23/44.23 sec )
[LOG] Total clause minimization time: 70.73/75 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.41/0.41 sec, 0.15/0.15 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.23/0.23 sec, 0.05/0.05 sec, 2.72/2.72 sec, 0.12/0.12 sec, 17.54/17.54 sec, 9.86/9.86 sec, 27.6/27.6 sec, 11.91/11.91 sec )
[LOG] Total clause size reduction: 3270207 --> 339693 (15281 --> 433, 6894 --> 297, 217724 --> 9606, 55998 --> 3881, 14600 --> 555, 37125 --> 2906, 63142 --> 4828, 12648 --> 603, 454300 --> 40920, 30191 --> 1963, 1204848 --> 146850, 307224 --> 32258, 658938 --> 73994, 191294 --> 20599 )
[LOG] Average clause size reduction: 221.664 --> 23.0254 (402.132 --> 11.3947, 362.842 --> 15.6316, 315.542 --> 13.9217, 304.337 --> 21.0924, 286.275 --> 10.8824, 272.978 --> 21.3676, 260.917 --> 19.9504, 243.231 --> 11.5962, 235.877 --> 21.2461, 225.306 --> 14.6493, 215.961 --> 26.3219, 203.865 --> 21.4054, 202.937 --> 22.7884, 201.787 --> 21.7289 )
[LOG] Overall execution time: 218.94 sec CPU time.
[LOG] Overall execution time: 249 sec real time.
Synthesis time: 248.89 sec (Real time) / 243.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 37.96 sec (Real time) / 37.58 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.07 sec (Real time) / 9997.47 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 219397 11 37 1 219335
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 316.6 sec CPU time.
[LOG] Relation determinization time: 350 sec real time.
[LOG] Final circuit size: 238283 new AND gates.
[LOG] Size before ABC: 362955 AND gates.
[LOG] Size after ABC: 238283 AND gates.
[LOG] Time for optimizing with ABC: 33 seconds.
[LOG] Total time for all control signals: 312.6/312 sec (0.07/0 sec, 0.05/0 sec, 3.39/3 sec, 1.32/2 sec, 0.73/0 sec, 1.51/2 sec, 0.59/0 sec, 0.78/0 sec, 11.13/11 sec, 0.77/1 sec, 32.25/32 sec, 4.33/5 sec, 19.87/20 sec, 37.86/38 sec, 197.95/198 sec )
[LOG] Nr of iterations: 15077 (22, 7, 597, 43, 45, 273, 41, 65, 1865, 38, 3397, 238, 1195, 1479, 5772 )
[LOG] Total clause computation time: 196.09/197 sec (0.01/0.01 sec, 0.01/0.01 sec, 2.33/2.33 sec, 1.21/1.21 sec, 0.65/0.65 sec, 0.93/0.93 sec, 0.48/0.48 sec, 0.69/0.69 sec, 6.49/6.49 sec, 0.57/0.57 sec, 19.1/19.1 sec, 2.88/2.88 sec, 13.32/13.32 sec, 25.75/25.75 sec, 121.67/121.67 sec )
[LOG] Total clause minimization time: 113.98/112 sec (0.03/0.03 sec, 0/0 sec, 1.02/1.02 sec, 0.07/0.07 sec, 0.02/0.02 sec, 0.52/0.52 sec, 0.05/0.05 sec, 0.04/0.04 sec, 4.53/4.53 sec, 0.09/0.09 sec, 12.91/12.91 sec, 1.18/1.18 sec, 6.24/6.24 sec, 11.72/11.72 sec, 75.56/75.56 sec )
[LOG] Total clause size reduction: 3750013 --> 362562 (9723 --> 264, 2574 --> 73, 215752 --> 8258, 14700 --> 603, 14916 --> 530, 87312 --> 5415, 12320 --> 444, 18688 --> 789, 523784 --> 41296, 9879 --> 633, 862584 --> 71898, 57354 --> 4288, 273426 --> 27230, 336984 --> 33835, 1310017 --> 167006 )
[LOG] Average clause size reduction: 248.724 --> 24.0474 (441.955 --> 12, 367.714 --> 10.4286, 361.394 --> 13.8325, 341.86 --> 14.0233, 331.467 --> 11.7778, 319.824 --> 19.8352, 300.488 --> 10.8293, 287.508 --> 12.1385, 280.849 --> 22.1426, 259.974 --> 16.6579, 253.925 --> 21.1651, 240.983 --> 18.0168, 228.808 --> 22.7866, 227.846 --> 22.8769, 226.961 --> 28.9338 )
[LOG] Overall execution time: 316.61 sec CPU time.
[LOG] Overall execution time: 350 sec real time.
Synthesis time: 349.90 sec (Real time) / 343.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 37.89 sec (Real time) / 37.57 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.08 sec (Real time) / 9997.11 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 238756 12 40 1 238689
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 1104.14 sec CPU time.
[LOG] Relation determinization time: 1188 sec real time.
[LOG] Final circuit size: 543179 new AND gates.
[LOG] Size before ABC: 858502 AND gates.
[LOG] Size after ABC: 543179 AND gates.
[LOG] Time for optimizing with ABC: 83 seconds.
[LOG] Total time for all control signals: 1098.99/1101 sec (0.06/0 sec, 0.07/0 sec, 6.69/6 sec, 0.78/1 sec, 0.99/1 sec, 1.1/1 sec, 1.49/2 sec, 1.26/1 sec, 47.67/48 sec, 8.04/8 sec, 203.78/204 sec, 44.27/44 sec, 50.82/51 sec, 120.51/121 sec, 163.76/164 sec, 295.36/296 sec, 152.34/153 sec )
[LOG] Nr of iterations: 29323 (41, 33, 2629, 126, 146, 168, 262, 196, 5979, 422, 8745, 1321, 1305, 1339, 1909, 3596, 1106 )
[LOG] Total clause computation time: 762.22/748 sec (0.04/0.04 sec, 0.04/0.04 sec, 3.83/3.83 sec, 0.51/0.51 sec, 0.7/0.7 sec, 0.72/0.72 sec, 1.06/1.06 sec, 0.87/0.87 sec, 26.67/26.67 sec, 5.03/5.03 sec, 114.34/114.34 sec, 25.74/25.74 sec, 29.71/29.71 sec, 98.02/98.02 sec, 123.87/123.87 sec, 208.43/208.43 sec, 122.64/122.64 sec )
[LOG] Total clause minimization time: 328.82/345 sec (0.01/0.01 sec, 0.01/0.01 sec, 2.77/2.77 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.26/0.26 sec, 0.29/0.29 sec, 0.25/0.25 sec, 20.61/20.61 sec, 2.57/2.57 sec, 88.54/88.54 sec, 17.69/17.69 sec, 20.35/20.35 sec, 21.69/21.69 sec, 39.02/39.02 sec, 85.86/85.86 sec, 28.59/28.59 sec )
[LOG] Total clause size reduction: 8782332 --> 858050 (21040 --> 596, 15616 --> 424, 1106388 --> 67843, 50375 --> 1487, 55825 --> 2173, 61289 --> 2975, 92133 --> 5202, 65325 --> 4272, 1936872 --> 190510, 130510 --> 10877, 2588224 --> 279403, 366960 --> 40291, 349472 --> 39645, 329148 --> 31794, 467460 --> 52389, 877180 --> 101086, 268515 --> 27083 )
[LOG] Average clause size reduction: 299.503 --> 29.262 (513.171 --> 14.5366, 473.212 --> 12.8485, 420.84 --> 25.8056, 399.802 --> 11.8016, 382.363 --> 14.8836, 364.815 --> 17.7083, 351.653 --> 19.855, 333.291 --> 21.7959, 323.946 --> 31.8632, 309.265 --> 25.7749, 295.966 --> 31.95, 277.79 --> 30.5004, 267.795 --> 30.3793, 245.816 --> 23.7446, 244.872 --> 27.4432, 243.932 --> 28.1107, 242.78 --> 24.4873 )
[LOG] Overall execution time: 1104.14 sec CPU time.
[LOG] Overall execution time: 1188 sec real time.
Synthesis time: 1187.55 sec (Real time) / 1173.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 96.00 sec (Real time) / 95.22 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.12 sec (Real time) / 9997.11 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 543715 13 43 1 543642
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 2227.25 sec CPU time.
[LOG] Relation determinization time: 2311 sec real time.
[LOG] Final circuit size: 808525 new AND gates.
[LOG] Size before ABC: 1258563 AND gates.
[LOG] Size after ABC: 808525 AND gates.
[LOG] Time for optimizing with ABC: 84 seconds.
[LOG] Total time for all control signals: 2219.82/2220 sec (0.1/0 sec, 0.05/0 sec, 6.93/7 sec, 0.58/1 sec, 0.65/0 sec, 1.09/1 sec, 1.31/2 sec, 1.66/1 sec, 47.43/48 sec, 5.18/5 sec, 277.83/278 sec, 64.33/64 sec, 72.7/72 sec, 77.88/78 sec, 407.79/408 sec, 288.13/288 sec, 699.64/700 sec, 266.54/267 sec )
[LOG] Nr of iterations: 41899 (60, 14, 2228, 65, 77, 259, 264, 306, 5633, 285, 12942, 1356, 1514, 1519, 5410, 2142, 6621, 1204 )
[LOG] Total clause computation time: 1475.19/1486 sec (0.08/0.08 sec, 0.03/0.03 sec, 3.96/3.96 sec, 0.4/0.4 sec, 0.46/0.46 sec, 0.64/0.64 sec, 0.84/0.84 sec, 1.2/1.2 sec, 26.72/26.72 sec, 3.29/3.29 sec, 148.12/148.12 sec, 35.99/35.99 sec, 42.53/42.53 sec, 44.25/44.25 sec, 265.49/265.49 sec, 225.31/225.31 sec, 457.44/457.44 sec, 218.44/218.44 sec )
[LOG] Total clause minimization time: 732.77/724 sec (0/0 sec, 0/0 sec, 2.89/2.89 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.33/0.33 sec, 0.36/0.36 sec, 0.34/0.34 sec, 20.31/20.31 sec, 1.52/1.52 sec, 128.5/128.5 sec, 27.21/27.21 sec, 29.19/29.19 sec, 32.6/32.6 sec, 141.04/141.04 sec, 61.48/61.48 sec, 240.43/240.43 sec, 46.4/46.4 sec )
[LOG] Total clause size reduction: 13019475 --> 1258080 (33099 --> 792, 6747 --> 204, 1002150 --> 56532, 27840 --> 1208, 31996 --> 888, 103716 --> 5386, 101781 --> 5803, 112850 --> 7151, 1999360 --> 169080, 97128 --> 7380, 4231707 --> 431609, 418695 --> 43678, 444822 --> 43919, 429594 --> 48083, 1406340 --> 149126, 554519 --> 58555, 1707960 --> 196705, 309171 --> 31981 )
[LOG] Average clause size reduction: 310.735 --> 30.0265 (551.65 --> 13.2, 481.929 --> 14.5714, 449.798 --> 25.3734, 428.308 --> 18.5846, 415.532 --> 11.5325, 400.448 --> 20.7954, 385.534 --> 21.9811, 368.791 --> 23.3693, 354.937 --> 30.016, 340.8 --> 25.8947, 326.975 --> 33.3495, 308.772 --> 32.2109, 293.806 --> 29.0086, 282.814 --> 31.6544, 259.952 --> 27.5649, 258.879 --> 27.3366, 257.961 --> 29.7093, 256.787 --> 26.5623 )
[LOG] Overall execution time: 2227.26 sec CPU time.
[LOG] Overall execution time: 2311 sec real time.
Synthesis time: 2310.96 sec (Real time) / 2296.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 117.96 sec (Real time) / 116.43 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9996.31 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 809096 14 45 1 809019
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 1631.53 sec CPU time.
[LOG] Relation determinization time: 1735 sec real time.
[LOG] Final circuit size: 614649 new AND gates.
[LOG] Size before ABC: 955014 AND gates.
[LOG] Size after ABC: 614649 AND gates.
[LOG] Time for optimizing with ABC: 97 seconds.
[LOG] Total time for all control signals: 1624.28/1624 sec (1.28/2 sec, 4.81/5 sec, 0.04/0 sec, 2.99/3 sec, 20.79/20 sec, 12.26/13 sec, 9.23/9 sec, 15.13/15 sec, 10.59/11 sec, 37.54/37 sec, 45.27/46 sec, 57.09/57 sec, 67.93/68 sec, 75.22/75 sec, 71.55/71 sec, 80.99/81 sec, 713.88/714 sec, 172.1/172 sec, 225.59/225 sec )
[LOG] Nr of iterations: 33797 (45, 16, 5, 941, 4168, 1084, 605, 1061, 554, 2013, 1901, 2164, 2126, 1979, 1870, 1764, 9890, 712, 899 )
[LOG] Total clause computation time: 1105.02/1097 sec (1.2/1.2 sec, 4.76/4.76 sec, 0.02/0.02 sec, 2.05/2.05 sec, 11.8/11.8 sec, 7.97/7.97 sec, 6.3/6.3 sec, 9.69/9.69 sec, 7.02/7.02 sec, 22.88/22.88 sec, 28.89/28.89 sec, 34.3/34.3 sec, 40.6/40.6 sec, 45.49/45.49 sec, 42.6/42.6 sec, 49.98/49.98 sec, 445.25/445.25 sec, 149.7/149.7 sec, 194.52/194.52 sec )
[LOG] Total clause minimization time: 508.42/518 sec (0.05/0.05 sec, 0.03/0.03 sec, 0/0 sec, 0.9/0.9 sec, 8.8/8.8 sec, 4.03/4.03 sec, 2.59/2.59 sec, 5.07/5.07 sec, 3.18/3.18 sec, 14.15/14.15 sec, 15.76/15.76 sec, 22.09/22.09 sec, 26.49/26.49 sec, 28.95/28.95 sec, 28.09/28.09 sec, 30.12/30.12 sec, 267.22/267.22 sec, 21.15/21.15 sec, 29.75/29.75 sec )
[LOG] Total clause size reduction: 11432254 --> 954563 (23496 --> 844, 7995 --> 203, 2112 --> 28, 472820 --> 18646, 2016828 --> 118762, 449445 --> 33249, 244016 --> 18697, 413400 --> 32963, 207375 --> 16162, 726332 --> 67500, 657400 --> 55086, 720279 --> 66343, 675750 --> 70290, 597356 --> 63376, 538272 --> 54870, 491877 --> 54496, 2749142 --> 237117, 194103 --> 22723, 244256 --> 23208 )
[LOG] Average clause size reduction: 338.262 --> 28.244 (522.133 --> 18.7556, 499.688 --> 12.6875, 422.4 --> 5.6, 502.465 --> 19.8151, 483.884 --> 28.4938, 414.617 --> 30.6725, 403.332 --> 30.9041, 389.632 --> 31.0679, 374.323 --> 29.1733, 360.821 --> 33.532, 345.818 --> 28.9774, 332.846 --> 30.6576, 317.85 --> 33.0621, 301.847 --> 32.0243, 287.846 --> 29.3422, 278.842 --> 30.8934, 277.972 --> 23.9754, 272.617 --> 31.9143, 271.697 --> 25.8154 )
[LOG] Overall execution time: 1631.55 sec CPU time.
[LOG] Overall execution time: 1735 sec real time.
Synthesis time: 1735.34 sec (Real time) / 1713.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 133.59 sec (Real time) / 132.70 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.14 sec (Real time) / 9996.62 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 615261 15 47 1 615180
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 2108.21 sec CPU time.
[LOG] Relation determinization time: 2202 sec real time.
[LOG] Final circuit size: 890097 new AND gates.
[LOG] Size before ABC: 1382562 AND gates.
[LOG] Size after ABC: 890097 AND gates.
[LOG] Time for optimizing with ABC: 94 seconds.
[LOG] Total time for all control signals: 2100.25/2101 sec (0.92/1 sec, 1.01/1 sec, 0.07/0 sec, 2.55/2 sec, 5.52/6 sec, 9.29/9 sec, 5.48/6 sec, 4.76/4 sec, 4.02/4 sec, 25.5/26 sec, 50.68/51 sec, 42.68/42 sec, 71.16/72 sec, 99.14/99 sec, 129.55/130 sec, 130.88/131 sec, 410.7/411 sec, 458.17/458 sec, 152.55/153 sec, 495.62/495 sec )
[LOG] Nr of iterations: 44500 (10, 25, 41, 915, 1410, 2037, 707, 516, 357, 2399, 3105, 1928, 2903, 3371, 3650, 2895, 6934, 6959, 581, 3757 )
[LOG] Total clause computation time: 1384.67/1411 sec (0.9/0.9 sec, 0.98/0.98 sec, 0.04/0.04 sec, 1.6/1.6 sec, 3.74/3.74 sec, 5.79/5.79 sec, 3.54/3.54 sec, 3.03/3.03 sec, 2.67/2.67 sec, 15.36/15.36 sec, 30.41/30.41 sec, 25.07/25.07 sec, 42.6/42.6 sec, 58.32/58.32 sec, 75.85/75.85 sec, 77.88/77.88 sec, 268.74/268.74 sec, 276.55/276.55 sec, 134.43/134.43 sec, 357.17/357.17 sec )
[LOG] Total clause minimization time: 702.44/676 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.91/0.91 sec, 1.69/1.69 sec, 3.33/3.33 sec, 1.72/1.72 sec, 1.48/1.48 sec, 1.08/1.08 sec, 9.7/9.7 sec, 19.65/19.65 sec, 16.93/16.93 sec, 27.79/27.79 sec, 39.88/39.88 sec, 52.74/52.74 sec, 51.94/51.94 sec, 140.55/140.55 sec, 179.85/179.85 sec, 16.52/16.52 sec, 136.66/136.66 sec )
[LOG] Total clause size reduction: 15111826 --> 1382090 (5058 --> 51, 13464 --> 337, 22200 --> 527, 486248 --> 16901, 728453 --> 29243, 901948 --> 66995, 303580 --> 20564, 214755 --> 15760, 142756 --> 7958, 928026 --> 81699, 1157792 --> 96866, 695647 --> 53555, 1001190 --> 89653, 1122210 --> 113598, 1156733 --> 124282, 876882 --> 93912, 2093766 --> 181803, 2024778 --> 231531, 165880 --> 13324, 1070460 --> 143531 )
[LOG] Average clause size reduction: 339.592 --> 31.0582 (505.8 --> 5.1, 538.56 --> 13.48, 541.463 --> 12.8537, 531.419 --> 18.471, 516.633 --> 20.7397, 442.783 --> 32.8891, 429.392 --> 29.0863, 416.192 --> 30.5426, 399.877 --> 22.2913, 386.839 --> 34.0554, 372.88 --> 31.1968, 360.813 --> 27.7775, 344.881 --> 30.8829, 332.901 --> 33.6986, 316.913 --> 34.0499, 302.895 --> 32.4394, 301.956 --> 26.2191, 290.958 --> 33.2707, 285.508 --> 22.9329, 284.924 --> 38.2036 )
[LOG] Overall execution time: 2108.23 sec CPU time.
[LOG] Overall execution time: 2202 sec real time.
Synthesis time: 2202.21 sec (Real time) / 2187.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 133.49 sec (Real time) / 131.86 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.20 sec (Real time) / 9996.48 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 890743 16 49 1 890658
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 7447.59 sec CPU time.
[LOG] Relation determinization time: 7655 sec real time.
[LOG] Final circuit size: 1634359 new AND gates.
[LOG] Size before ABC: 2632682 AND gates.
[LOG] Size after ABC: 1634359 AND gates.
[LOG] Time for optimizing with ABC: 206 seconds.
[LOG] Total time for all control signals: 7432/7432 sec (0.16/0 sec, 0.04/0 sec, 0.13/0 sec, 4.82/5 sec, 9.77/10 sec, 6.95/7 sec, 8.33/8 sec, 10.55/11 sec, 19.38/19 sec, 75.55/76 sec, 49.17/49 sec, 50.61/51 sec, 36.52/36 sec, 200.55/200 sec, 226.42/226 sec, 136.72/136 sec, 2310.76/2311 sec, 1464.82/1465 sec, 1597.36/1598 sec, 658.27/659 sec, 565.12/565 sec )
[LOG] Nr of iterations: 81024 (86, 6, 68, 1249, 1602, 1193, 1123, 1103, 1606, 4675, 1954, 1686, 1109, 5479, 5167, 2690, 27738, 11266, 9182, 1184, 858 )
[LOG] Total clause computation time: 4816.19/4788 sec (0.12/0.12 sec, 0.01/0.01 sec, 0.05/0.05 sec, 2.95/2.95 sec, 6.49/6.49 sec, 4.31/4.31 sec, 5.6/5.6 sec, 6.47/6.47 sec, 11.66/11.66 sec, 44.28/44.28 sec, 29.36/29.36 sec, 30.79/30.79 sec, 22.7/22.7 sec, 116.44/116.44 sec, 130.29/130.29 sec, 79.4/79.4 sec, 1407.36/1407.36 sec, 886.62/886.62 sec, 969.27/969.27 sec, 567.47/567.47 sec, 494.55/494.55 sec )
[LOG] Total clause minimization time: 2588.65/2615 sec (0.02/0.02 sec, 0/0 sec, 0.05/0.05 sec, 1.83/1.83 sec, 3.16/3.16 sec, 2.47/2.47 sec, 2.51/2.51 sec, 3.76/3.76 sec, 7.34/7.34 sec, 30.64/30.64 sec, 19.07/19.07 sec, 18.96/18.96 sec, 13.12/13.12 sec, 83.05/83.05 sec, 94.75/94.75 sec, 55.87/55.87 sec, 898.55/898.55 sec, 574.69/574.69 sec, 624.3/624.3 sec, 87.36/87.36 sec, 67.15/67.15 sec )
[LOG] Total clause size reduction: 28572572 --> 2632172 (51085 --> 1264, 3000 --> 26, 39865 --> 758, 708864 --> 30627, 886954 --> 35500, 563816 --> 38717, 517242 --> 35859, 492594 --> 36237, 693360 --> 53982, 1953732 --> 169844, 787059 --> 67854, 657150 --> 54981, 413284 --> 33321, 1977558 --> 197126, 1782270 --> 178552, 892748 --> 83063, 9180947 --> 783888, 3548475 --> 446162, 2809386 --> 328919, 356083 --> 30912, 257100 --> 24580 )
[LOG] Average clause size reduction: 352.643 --> 32.4863 (594.012 --> 14.6977, 500 --> 4.33333, 586.25 --> 11.1471, 567.545 --> 24.5212, 553.654 --> 22.1598, 472.604 --> 32.4535, 460.589 --> 31.9314, 446.595 --> 32.8531, 431.731 --> 33.6127, 417.911 --> 36.3303, 402.794 --> 34.7257, 389.769 --> 32.6103, 372.664 --> 30.046, 360.934 --> 35.9785, 344.933 --> 34.5562, 331.877 --> 30.8784, 330.988 --> 28.2604, 314.972 --> 39.6025, 305.967 --> 35.8222, 300.746 --> 26.1081, 299.65 --> 28.648 )
[LOG] Overall execution time: 7447.61 sec CPU time.
[LOG] Overall execution time: 7655 sec real time.
Synthesis time: 7655.00 sec (Real time) / 7626.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 153.72 sec (Real time) / 149.50 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.29 sec (Real time) / 9994.43 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1635050 17 51 1 1634961
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 9245.52 sec CPU time.
[LOG] Relation determinization time: 9533 sec real time.
[LOG] Final circuit size: 1973897 new AND gates.
[LOG] Size before ABC: 3190479 AND gates.
[LOG] Size after ABC: 1973897 AND gates.
[LOG] Time for optimizing with ABC: 287 seconds.
[LOG] Total time for all control signals: 9224.78/9227 sec (0.26/0 sec, 0.28/0 sec, 0.1/0 sec, 8.54/9 sec, 15.28/15 sec, 8.16/8 sec, 22.27/23 sec, 15.04/15 sec, 39.9/40 sec, 115.88/116 sec, 143.8/143 sec, 158.87/159 sec, 71.21/71 sec, 273.34/273 sec, 150.46/150 sec, 364.81/365 sec, 582.13/583 sec, 1319.75/1320 sec, 1102.72/1103 sec, 1256.2/1257 sec, 1442.04/1443 sec, 2133.74/2134 sec )
[LOG] Nr of iterations: 84806 (125, 136, 28, 1889, 2306, 912, 2126, 981, 2281, 4817, 4073, 3622, 1188, 5081, 2197, 5191, 5353, 13079, 8381, 8153, 5156, 7731 )
[LOG] Total clause computation time: 5937.96/5986 sec (0.11/0.11 sec, 0.16/0.16 sec, 0.05/0.05 sec, 5/5 sec, 9.6/9.6 sec, 5.31/5.31 sec, 13.15/13.15 sec, 9.41/9.41 sec, 23.48/23.48 sec, 67.79/67.79 sec, 82.52/82.52 sec, 93.12/93.12 sec, 42.91/42.91 sec, 161.03/161.03 sec, 90.73/90.73 sec, 209.87/209.87 sec, 386.13/386.13 sec, 763.29/763.29 sec, 645.74/645.74 sec, 769.5/769.5 sec, 1052.43/1052.43 sec, 1506.63/1506.63 sec )
[LOG] Total clause minimization time: 3253.6/3206 sec (0.12/0.12 sec, 0.09/0.09 sec, 0.02/0.02 sec, 3.43/3.43 sec, 5.48/5.48 sec, 2.6/2.6 sec, 8.77/8.77 sec, 5.22/5.22 sec, 15.88/15.88 sec, 47.17/47.17 sec, 60.16/60.16 sec, 64.59/64.59 sec, 27.2/27.2 sec, 110.85/110.85 sec, 58.06/58.06 sec, 153.07/153.07 sec, 193.8/193.8 sec, 553.02/553.02 sec, 453.29/453.29 sec, 482.71/482.71 sec, 385.46/385.46 sec, 622.61/622.61 sec )
[LOG] Total clause size reduction: 32137333 --> 3189939 (78864 --> 2699, 85725 --> 2843, 16983 --> 400, 1142240 --> 57135, 1355340 --> 53486, 459144 --> 28331, 1045500 --> 73519, 468440 --> 24329, 1053360 --> 79480, 2157568 --> 179115, 1763176 --> 151358, 1524441 --> 138073, 478361 --> 50209, 1986280 --> 192038, 821304 --> 87304, 1868400 --> 193178, 1921368 --> 166924, 4485754 --> 536337, 2765400 --> 348402, 2608640 --> 324434, 1623825 --> 200052, 2427220 --> 300293 )
[LOG] Average clause size reduction: 378.951 --> 37.6145 (630.912 --> 21.592, 630.331 --> 20.9044, 606.536 --> 14.2857, 604.68 --> 30.2462, 587.745 --> 23.1943, 503.447 --> 31.0647, 491.769 --> 34.5809, 477.513 --> 24.8002, 461.797 --> 34.8444, 447.907 --> 37.1839, 432.894 --> 37.1613, 420.884 --> 38.1207, 402.661 --> 42.2635, 390.923 --> 37.7953, 373.83 --> 39.7378, 359.931 --> 37.214, 358.933 --> 31.1833, 342.974 --> 41.0075, 329.961 --> 41.5705, 319.961 --> 39.7932, 314.939 --> 38.7998, 313.959 --> 38.8427 )
[LOG] Overall execution time: 9245.53 sec CPU time.
[LOG] Overall execution time: 9533 sec real time.
Synthesis time: 9533.07 sec (Real time) / 9496.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 225.96 sec (Real time) / 220.83 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.52 sec (Real time) / 9992.15 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1974629 18 53 1 1974536
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 9913.05 sec CPU time.
[LOG] Relation determinization time: 10227 sec real time.
[LOG] Final circuit size: 2173204 new AND gates.
[LOG] Size before ABC: 3477420 AND gates.
[LOG] Size after ABC: 2173204 AND gates.
[LOG] Time for optimizing with ABC: 314 seconds.
[LOG] Total time for all control signals: 9888.18/9888 sec (0.16/0 sec, 0.04/0 sec, 0.07/0 sec, 6.59/7 sec, 48.91/49 sec, 40.89/41 sec, 41.76/41 sec, 40.08/40 sec, 59.11/59 sec, 119.29/119 sec, 239/239 sec, 216.55/216 sec, 155.98/156 sec, 482.87/483 sec, 394.89/395 sec, 472.48/472 sec, 723.73/724 sec, 404.32/404 sec, 1569.62/1570 sec, 1137.88/1138 sec, 1107.01/1107 sec, 1516.85/1517 sec, 1110.1/1111 sec )
[LOG] Nr of iterations: 92721 (74, 11, 15, 1822, 6203, 2029, 1772, 1439, 2078, 3674, 5742, 4419, 2783, 7673, 5128, 5271, 5576, 3089, 11650, 7526, 6583, 6011, 2153 )
[LOG] Total clause computation time: 6351.5/6358 sec (0.11/0.11 sec, 0.02/0.02 sec, 0.02/0.02 sec, 3.78/3.78 sec, 26.66/26.66 sec, 23.87/23.87 sec, 24.07/24.07 sec, 23.4/23.4 sec, 34.63/34.63 sec, 70.74/70.74 sec, 138.74/138.74 sec, 127.57/127.57 sec, 93.24/93.24 sec, 284.32/284.32 sec, 232.49/232.49 sec, 282.01/282.01 sec, 479.1/479.1 sec, 252.68/252.68 sec, 925.71/925.71 sec, 685.32/685.32 sec, 666.5/666.5 sec, 1058.7/1058.7 sec, 917.82/917.82 sec )
[LOG] Total clause minimization time: 3494.49/3490 sec (0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 2.72/2.72 sec, 21.88/21.88 sec, 16.48/16.48 sec, 16.98/16.98 sec, 15.92/15.92 sec, 23.65/23.65 sec, 47.72/47.72 sec, 99.1/99.1 sec, 87.59/87.59 sec, 61.28/61.28 sec, 196.68/196.68 sec, 160.25/160.25 sec, 187.99/187.99 sec, 241.89/241.89 sec, 148.76/148.76 sec, 639.79/639.79 sec, 448.52/448.52 sec, 436.13/436.13 sec, 453.43/453.43 sec, 187.7/187.7 sec )
[LOG] Total clause size reduction: 38827561 --> 3476841 (49640 --> 933, 6790 --> 131, 9422 --> 227, 1181829 --> 39518, 3888654 --> 202328, 1084980 --> 74479, 922691 --> 62611, 730504 --> 49021, 1023961 --> 73166, 1759367 --> 132567, 2663824 --> 225183, 1996936 --> 164477, 1204606 --> 113189, 3214568 --> 307901, 2061054 --> 193055, 2050030 --> 199272, 2163100 --> 183011, 1148736 --> 93843, 4181991 --> 491713, 2588600 --> 290497, 2204970 --> 270116, 1983300 --> 240832, 708008 --> 68771 )
[LOG] Average clause size reduction: 418.757 --> 37.4979 (670.811 --> 12.6081, 617.273 --> 11.9091, 628.133 --> 15.1333, 648.644 --> 21.6894, 626.899 --> 32.6178, 534.736 --> 36.7072, 520.706 --> 35.3335, 507.647 --> 34.066, 492.763 --> 35.2098, 478.87 --> 36.0825, 463.919 --> 39.2168, 451.898 --> 37.2204, 432.844 --> 40.6716, 418.945 --> 40.1279, 401.922 --> 37.6472, 388.926 --> 37.8054, 387.93 --> 32.8212, 371.88 --> 30.3797, 358.969 --> 42.2071, 343.954 --> 38.5991, 334.949 --> 41.0324, 329.945 --> 40.0652, 328.847 --> 31.9419 )
[LOG] Overall execution time: 9913.06 sec CPU time.
[LOG] Overall execution time: 10227 sec real time.
Synthesis time: 10227.55 sec (Real time) / 10188.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 219.04 sec (Real time) / 213.31 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.35 sec (Real time) / 9992.70 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2173986 19 55 1 2173889
=====================  genbuf16c3y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9991.61 sec (User CPU time)
Timeout: 1
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1133 new AND gates.
[LOG] Size before ABC: 1432 AND gates.
[LOG] Size after ABC: 1133 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 159 (35, 33, 42, 6, 33, 10 )
[LOG] Total clause computation time: 0.03/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 18158 --> 1331 (4624 --> 261, 4096 --> 231, 4551 --> 494, 545 --> 31, 3424 --> 273, 918 --> 41 )
[LOG] Average clause size reduction: 114.201 --> 8.37107 (132.114 --> 7.45714, 124.121 --> 7, 108.357 --> 11.7619, 90.8333 --> 5.16667, 103.758 --> 8.27273, 91.8 --> 4.1 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.17 sec (Real time) / 2.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 1308 5 23 1 1274
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.28 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4602 new AND gates.
[LOG] Size before ABC: 6005 AND gates.
[LOG] Size after ABC: 4602 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.26/0 sec (0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.05/0 sec, 0.03/0 sec, 0.08/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 474 (67, 70, 93, 90, 56, 87, 11 )
[LOG] Total clause computation time: 0.07/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.12/0 sec (0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec )
[LOG] Total clause size reduction: 67036 --> 5872 (11418 --> 539, 11385 --> 535, 13248 --> 1502, 11748 --> 1454, 7095 --> 604, 10922 --> 1193, 1220 --> 45 )
[LOG] Average clause size reduction: 141.426 --> 12.3882 (170.418 --> 8.04478, 162.643 --> 7.64286, 142.452 --> 16.1505, 130.533 --> 16.1556, 126.696 --> 10.7857, 125.54 --> 13.7126, 110.909 --> 4.09091 )
[LOG] Overall execution time: 0.28 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.39 sec (Real time) / 1.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.24 sec (Real time) / 1.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.22 sec (Real time) / 17.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 4815 6 26 1 4776
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 4.19 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 33741 new AND gates.
[LOG] Size before ABC: 52019 AND gates.
[LOG] Size after ABC: 33741 AND gates.
[LOG] Time for optimizing with ABC: 21 seconds.
[LOG] Total time for all control signals: 4.03/4 sec (0.07/0 sec, 0.08/0 sec, 0.13/0 sec, 0.19/1 sec, 0.38/0 sec, 0.31/0 sec, 1.96/2 sec, 0.79/1 sec, 0.12/0 sec )
[LOG] Nr of iterations: 2746 (162, 145, 215, 256, 407, 296, 1041, 208, 16 )
[LOG] Total clause computation time: 2.69/3 sec (0.04/0.04 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.21/0.21 sec, 0.18/0.18 sec, 1.38/1.38 sec, 0.61/0.61 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 1.08/1 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.53/0.53 sec, 0.12/0.12 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 429216 --> 51854 (34454 --> 1582, 29664 --> 1410, 38092 --> 2554, 41310 --> 5004, 61712 --> 8509, 42775 --> 5004, 149760 --> 24483, 29394 --> 3126, 2055 --> 182 )
[LOG] Average clause size reduction: 156.306 --> 18.8835 (212.679 --> 9.76543, 204.579 --> 9.72414, 177.172 --> 11.8791, 161.367 --> 19.5469, 151.627 --> 20.9066, 144.51 --> 16.9054, 143.862 --> 23.5187, 141.317 --> 15.0288, 128.438 --> 11.375 )
[LOG] Overall execution time: 4.19 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 24.80 sec (Real time) / 23.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.88 sec (Real time) / 4.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 587.11 sec (Real time) / 586.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 33995 7 30 1 33949
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 31.25 sec CPU time.
[LOG] Relation determinization time: 192 sec real time.
[LOG] Final circuit size: 92698 new AND gates.
[LOG] Size before ABC: 149428 AND gates.
[LOG] Size after ABC: 92697 AND gates.
[LOG] Time for optimizing with ABC: 161 seconds.
[LOG] Total time for all control signals: 30.9/31 sec (0/0 sec, 0.02/0 sec, 0.27/1 sec, 0.33/0 sec, 0.41/0 sec, 0.31/1 sec, 1.24/1 sec, 1.5/1 sec, 6.29/7 sec, 20.53/20 sec )
[LOG] Nr of iterations: 8432 (2, 49, 576, 397, 388, 238, 673, 727, 2500, 2882 )
[LOG] Total clause computation time: 19.13/19 sec (0/0 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.2/0.2 sec, 0.24/0.24 sec, 0.2/0.2 sec, 0.71/0.71 sec, 0.95/0.95 sec, 4.11/4.11 sec, 12.59/12.59 sec )
[LOG] Total clause minimization time: 11.19/12 sec (0/0 sec, 0.01/0.01 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.14/0.14 sec, 0.06/0.06 sec, 0.48/0.48 sec, 0.46/0.46 sec, 2.06/2.06 sec, 7.72/7.72 sec )
[LOG] Total clause size reduction: 1420380 --> 149210 (286 --> 2, 13104 --> 417, 128225 --> 10426, 83952 --> 8189, 76626 --> 7683, 44556 --> 4219, 114240 --> 10096, 117612 --> 10936, 392343 --> 44786, 449436 --> 52456 )
[LOG] Average clause size reduction: 168.451 --> 17.6957 (143 --> 1, 267.429 --> 8.5102, 222.613 --> 18.1007, 211.466 --> 20.6272, 197.49 --> 19.8015, 187.21 --> 17.7269, 169.747 --> 15.0015, 161.777 --> 15.0426, 156.937 --> 17.9144, 155.946 --> 18.2012 )
[LOG] Overall execution time: 31.25 sec CPU time.
[LOG] Overall execution time: 192 sec real time.
Synthesis time: 191.73 sec (Real time) / 188.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.35 sec (Real time) / 11.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3221.42 sec (Real time) / 3220.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 92993 8 33 1 92943
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 1992.74 sec CPU time.
[LOG] Relation determinization time: 2057 sec real time.
[LOG] Final circuit size: 659958 new AND gates.
[LOG] Size before ABC: 1133542 AND gates.
[LOG] Size after ABC: 659958 AND gates.
[LOG] Time for optimizing with ABC: 64 seconds.
[LOG] Total time for all control signals: 1990.31/1990 sec (0/0 sec, 0.01/0 sec, 0.15/1 sec, 0.49/0 sec, 0.61/1 sec, 0.99/1 sec, 1.41/1 sec, 5.9/6 sec, 10.63/11 sec, 129.52/129 sec, 926.04/926 sec, 914.56/914 sec )
[LOG] Nr of iterations: 47010 (4, 20, 295, 682, 567, 743, 768, 1803, 2286, 12118, 18310, 9414 )
[LOG] Total clause computation time: 1196.25/1189 sec (0/0 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.27/0.27 sec, 0.34/0.34 sec, 0.55/0.55 sec, 0.8/0.8 sec, 3.77/3.77 sec, 6.62/6.62 sec, 82.4/82.4 sec, 526.34/526.34 sec, 575.06/575.06 sec )
[LOG] Total clause minimization time: 789.37/798 sec (0/0 sec, 0/0 sec, 0.06/0.06 sec, 0.21/0.21 sec, 0.24/0.24 sec, 0.37/0.37 sec, 0.54/0.54 sec, 2/2 sec, 3.82/3.82 sec, 46.41/46.41 sec, 397.86/397.86 sec, 337.86/337.86 sec )
[LOG] Total clause size reduction: 8089886 --> 1133300 (990 --> 27, 5947 --> 150, 75558 --> 3134, 164802 --> 14247, 129614 --> 11206, 158788 --> 16861, 156468 --> 17798, 335172 --> 31394, 406730 --> 40733, 2035656 --> 269617, 3057603 --> 514426, 1562558 --> 213707 )
[LOG] Average clause size reduction: 172.089 --> 24.1076 (247.5 --> 6.75, 297.35 --> 7.5, 256.129 --> 10.6237, 241.645 --> 20.89, 228.596 --> 19.7637, 213.712 --> 22.6931, 203.734 --> 23.1745, 185.897 --> 17.4121, 177.922 --> 17.8185, 167.986 --> 22.2493, 166.991 --> 28.0954, 165.982 --> 22.701 )
[LOG] Overall execution time: 1992.74 sec CPU time.
[LOG] Overall execution time: 2057 sec real time.
Synthesis time: 2056.92 sec (Real time) / 2046.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 103.06 sec (Real time) / 102.45 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.15 sec (Real time) / 9997.36 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 660298 9 37 1 660240
=====================  genbuf6b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.26 sec (Real time) / 9994.73 sec (User CPU time)
Timeout: 1
=====================  genbuf7b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.26 sec (Real time) / 9994.61 sec (User CPU time)
Timeout: 1
=====================  genbuf8b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9993.21 sec (User CPU time)
Timeout: 1
=====================  genbuf9b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.12 sec (Real time) / 9994.23 sec (User CPU time)
Timeout: 1
=====================  genbuf10b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9996.03 sec (User CPU time)
Timeout: 1
=====================  genbuf11b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9995.72 sec (User CPU time)
Timeout: 1
=====================  genbuf12b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.16 sec (Real time) / 9995.59 sec (User CPU time)
Timeout: 1
=====================  genbuf13b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9996.32 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.10 sec (Real time) / 9995.81 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9995.20 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.16 sec (Real time) / 9995.14 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1072 new AND gates.
[LOG] Size before ABC: 1298 AND gates.
[LOG] Size after ABC: 1072 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06/0 sec (0.02/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 153 (37, 43, 30, 10, 24, 9 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 17515 --> 1202 (4788 --> 204, 5250 --> 247, 3219 --> 422, 981 --> 111, 2461 --> 165, 816 --> 53 )
[LOG] Average clause size reduction: 114.477 --> 7.85621 (129.405 --> 5.51351, 122.093 --> 5.74419, 107.3 --> 14.0667, 98.1 --> 11.1, 102.542 --> 6.875, 90.6667 --> 5.88889 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.23 sec (Real time) / 2.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 1244 5 23 1 1210
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.33 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4823 new AND gates.
[LOG] Size before ABC: 6360 AND gates.
[LOG] Size after ABC: 4823 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.3/0 sec (0.02/0 sec, 0.04/0 sec, 0.04/0 sec, 0.06/0 sec, 0.04/0 sec, 0.08/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 516 (65, 105, 81, 96, 61, 98, 10 )
[LOG] Total clause computation time: 0.18/0 sec (0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 72020 --> 6233 (10688 --> 509, 16536 --> 1151, 11360 --> 1414, 12445 --> 1398, 7680 --> 589, 12222 --> 1089, 1089 --> 83 )
[LOG] Average clause size reduction: 139.574 --> 12.0795 (164.431 --> 7.83077, 157.486 --> 10.9619, 140.247 --> 17.4568, 129.635 --> 14.5625, 125.902 --> 9.65574, 124.714 --> 11.1122, 108.9 --> 8.3 )
[LOG] Overall execution time: 0.33 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.39 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.26 sec (Real time) / 1.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.71 sec (Real time) / 28.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 5030 6 26 1 4991
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 4.55 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 35343 new AND gates.
[LOG] Size before ABC: 54860 AND gates.
[LOG] Size after ABC: 35343 AND gates.
[LOG] Time for optimizing with ABC: 22 seconds.
[LOG] Total time for all control signals: 4.4/4 sec (0.09/0 sec, 0.1/0 sec, 0.18/0 sec, 0.26/0 sec, 0.2/0 sec, 0.31/1 sec, 1.92/2 sec, 1.26/1 sec, 0.08/0 sec )
[LOG] Nr of iterations: 2780 (180, 206, 211, 300, 171, 281, 1052, 372, 7 )
[LOG] Total clause computation time: 2.86/3 sec (0.04/0.04 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.2/0.2 sec, 1.2/1.2 sec, 1/1 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 1.24/1 sec (0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.65/0.65 sec, 0.19/0.19 sec, 0/0 sec )
[LOG] Total clause size reduction: 431464 --> 54704 (36874 --> 1801, 40590 --> 2048, 36750 --> 4165, 47840 --> 6909, 25670 --> 2328, 40320 --> 6501, 150293 --> 25218, 52311 --> 5705, 816 --> 29 )
[LOG] Average clause size reduction: 155.203 --> 19.6777 (204.856 --> 10.0056, 197.039 --> 9.94175, 174.171 --> 19.7393, 159.467 --> 23.03, 150.117 --> 13.614, 143.488 --> 23.1352, 142.864 --> 23.9715, 140.621 --> 15.336, 116.571 --> 4.14286 )
[LOG] Overall execution time: 4.55 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.49 sec (Real time) / 25.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.71 sec (Real time) / 4.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1019.75 sec (Real time) / 1019.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 35589 7 30 1 35543
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 19.99 sec CPU time.
[LOG] Relation determinization time: 144 sec real time.
[LOG] Final circuit size: 74778 new AND gates.
[LOG] Size before ABC: 118895 AND gates.
[LOG] Size after ABC: 74777 AND gates.
[LOG] Time for optimizing with ABC: 124 seconds.
[LOG] Total time for all control signals: 19.61/20 sec (0.01/0 sec, 0.02/0 sec, 0.82/1 sec, 0.31/0 sec, 0.47/1 sec, 0.39/0 sec, 2.35/2 sec, 3.98/4 sec, 5.6/6 sec, 5.66/6 sec )
[LOG] Nr of iterations: 5908 (2, 28, 1004, 191, 299, 220, 783, 1214, 1404, 763 )
[LOG] Total clause computation time: 12.79/15 sec (0/0 sec, 0.01/0.01 sec, 0.44/0.44 sec, 0.15/0.15 sec, 0.24/0.24 sec, 0.16/0.16 sec, 1.6/1.6 sec, 2.64/2.64 sec, 3.54/3.54 sec, 4.01/4.01 sec )
[LOG] Total clause minimization time: 6.23/5 sec (0/0 sec, 0.01/0.01 sec, 0.36/0.36 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.69/0.69 sec, 1.24/1.24 sec, 1.94/1.94 sec, 1.49/1.49 sec )
[LOG] Total clause size reduction: 1030534 --> 118686 (276 --> 2, 7101 --> 293, 219657 --> 22600, 39710 --> 4016, 58408 --> 6779, 40953 --> 5080, 132158 --> 13727, 195293 --> 28441, 218868 --> 25203, 118110 --> 12545 )
[LOG] Average clause size reduction: 174.43 --> 20.089 (138 --> 1, 253.607 --> 10.4643, 218.782 --> 22.51, 207.906 --> 21.0262, 195.344 --> 22.6722, 186.15 --> 23.0909, 168.784 --> 17.5313, 160.867 --> 23.4275, 155.889 --> 17.9509, 154.797 --> 16.4417 )
[LOG] Overall execution time: 19.99 sec CPU time.
[LOG] Overall execution time: 144 sec real time.
Synthesis time: 144.51 sec (Real time) / 141.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 9.83 sec (Real time) / 9.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6838.92 sec (Real time) / 6836.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 75063 8 33 1 75013
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 1911.47 sec CPU time.
[LOG] Relation determinization time: 1970 sec real time.
[LOG] Final circuit size: 636297 new AND gates.
[LOG] Size before ABC: 1077596 AND gates.
[LOG] Size after ABC: 636297 AND gates.
[LOG] Time for optimizing with ABC: 58 seconds.
[LOG] Total time for all control signals: 1908.77/1910 sec (0.03/0 sec, 0.04/0 sec, 3.04/3 sec, 1.17/2 sec, 1.33/1 sec, 1.44/1 sec, 1.95/2 sec, 19.45/20 sec, 62.77/63 sec, 225.78/225 sec, 660.56/661 sec, 931.21/932 sec )
[LOG] Nr of iterations: 44583 (16, 59, 2135, 378, 389, 378, 499, 3135, 5334, 9292, 12818, 10150 )
[LOG] Total clause computation time: 1184.45/1218 sec (0.03/0.03 sec, 0.03/0.03 sec, 1.8/1.8 sec, 0.66/0.66 sec, 0.68/0.68 sec, 0.88/0.88 sec, 1.15/1.15 sec, 12.37/12.37 sec, 37.56/37.56 sec, 142.87/142.87 sec, 401.61/401.61 sec, 584.81/584.81 sec )
[LOG] Total clause minimization time: 719.91/686 sec (0/0 sec, 0.01/0.01 sec, 1.18/1.18 sec, 0.43/0.43 sec, 0.55/0.55 sec, 0.45/0.45 sec, 0.68/0.68 sec, 6.88/6.88 sec, 24.81/24.81 sec, 82.2/82.2 sec, 257.73/257.73 sec, 344.99/344.99 sec )
[LOG] Total clause size reduction: 7884815 --> 1077336 (4800 --> 204, 17284 --> 474, 542036 --> 51221, 90480 --> 11410, 88464 --> 11689, 80678 --> 10920, 102090 --> 14065, 586058 --> 63472, 954607 --> 121033, 1570179 --> 218670, 2153256 --> 297675, 1694883 --> 276503 )
[LOG] Average clause size reduction: 176.857 --> 24.1647 (300 --> 12.75, 292.949 --> 8.0339, 253.881 --> 23.9911, 239.365 --> 30.1852, 227.414 --> 30.0488, 213.434 --> 28.8889, 204.589 --> 28.1864, 186.94 --> 20.2463, 178.966 --> 22.6909, 168.982 --> 23.5331, 167.987 --> 23.2232, 166.984 --> 27.2417 )
[LOG] Overall execution time: 1911.48 sec CPU time.
[LOG] Overall execution time: 1970 sec real time.
Synthesis time: 1970.39 sec (Real time) / 1960.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 82.24 sec (Real time) / 81.68 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.13 sec (Real time) / 9997.79 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 636627 9 37 1 636569
=====================  genbuf6f6y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.24 sec (Real time) / 9992.99 sec (User CPU time)
Timeout: 1
=====================  genbuf7f7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9991.94 sec (User CPU time)
Timeout: 1
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 39.79 sec CPU time.
[LOG] Relation determinization time: 241 sec real time.
[LOG] Final circuit size: 103466 new AND gates.
[LOG] Size before ABC: 177360 AND gates.
[LOG] Size after ABC: 103466 AND gates.
[LOG] Time for optimizing with ABC: 202 seconds.
[LOG] Total time for all control signals: 39.48/39 sec (0/0 sec, 0.02/0 sec, 0.03/0 sec, 0/0 sec, 0.07/0 sec, 0.02/0 sec, 3.44/3 sec, 35.9/36 sec )
[LOG] Nr of iterations: 9548 (16, 26, 68, 16, 100, 52, 5074, 4196 )
[LOG] Total clause computation time: 22.78/26 sec (0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 1.79/1.79 sec, 20.9/20.9 sec )
[LOG] Total clause minimization time: 16.3/13 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 1.52/1.52 sec, 14.74/14.74 sec )
[LOG] Total clause size reduction: 1156282 --> 177226 (2745 --> 142, 4525 --> 304, 11524 --> 720, 2175 --> 115, 13266 --> 1287, 6375 --> 494, 629052 --> 100420, 486620 --> 73744 )
[LOG] Average clause size reduction: 121.102 --> 18.5616 (171.562 --> 8.875, 174.038 --> 11.6923, 169.471 --> 10.5882, 135.938 --> 7.1875, 132.66 --> 12.87, 122.596 --> 9.5, 123.976 --> 19.7911, 115.972 --> 17.5748 )
[LOG] Overall execution time: 39.8 sec CPU time.
[LOG] Overall execution time: 241 sec real time.
Synthesis time: 241.19 sec (Real time) / 237.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.75 sec (Real time) / 10.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2451.58 sec (Real time) / 2450.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 103686 7 28 1 103643
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 6956.2 sec CPU time.
[LOG] Relation determinization time: 7088 sec real time.
[LOG] Final circuit size: 1174539 new AND gates.
[LOG] Size before ABC: 2054550 AND gates.
[LOG] Size after ABC: 1174539 AND gates.
[LOG] Time for optimizing with ABC: 131 seconds.
[LOG] Total time for all control signals: 6951.14/6951 sec (0.02/0 sec, 0.06/0 sec, 0.01/0 sec, 7.82/8 sec, 0.46/0 sec, 533.27/533 sec, 87.12/87 sec, 1375.89/1376 sec, 4048.72/4049 sec, 897.77/898 sec )
[LOG] Nr of iterations: 88568 (41, 33, 14, 10723, 18, 20963, 873, 20470, 32349, 3084 )
[LOG] Total clause computation time: 4356.56/4432 sec (0.02/0.02 sec, 0.06/0.06 sec, 0/0 sec, 4.47/4.47 sec, 0.09/0.09 sec, 308.16/308.16 sec, 68.1/68.1 sec, 822.91/822.91 sec, 2448.62/2448.62 sec, 704.13/704.13 sec )
[LOG] Total clause minimization time: 2583.61/2509 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 3.07/3.07 sec, 0.11/0.11 sec, 223.76/223.76 sec, 18.1/18.1 sec, 550.96/550.96 sec, 1596.52/1596.52 sec, 191.08/191.08 sec )
[LOG] Total clause size reduction: 14857398 --> 2054362 (9880 --> 395, 7840 --> 394, 2626 --> 43, 2508948 --> 213453, 3179 --> 153, 3689312 --> 453328, 143008 --> 18459, 3131757 --> 482682, 4916896 --> 811914, 443952 --> 73541 )
[LOG] Average clause size reduction: 167.751 --> 23.1953 (240.976 --> 9.63415, 237.576 --> 11.9394, 187.571 --> 3.07143, 233.978 --> 19.9061, 176.611 --> 8.5, 175.992 --> 21.6251, 163.812 --> 21.1443, 152.993 --> 23.58, 151.995 --> 25.0986, 143.953 --> 23.846 )
[LOG] Overall execution time: 6956.21 sec CPU time.
[LOG] Overall execution time: 7088 sec real time.
Synthesis time: 7088.03 sec (Real time) / 7067.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 90.16 sec (Real time) / 88.40 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.22 sec (Real time) / 9996.66 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 1174829 9 34 1 1174776
=====================  amba4c7y.aag =====================
Command terminated by signal 6
Synthesis time: 8076.52 sec (Real time) / 8070.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba5c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.18 sec (Real time) / 9993.85 sec (User CPU time)
Timeout: 1
=====================  amba6c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.17 sec (Real time) / 9992.87 sec (User CPU time)
Timeout: 1
=====================  amba7c5y.aag =====================
Command terminated by signal 6
Synthesis time: 5794.47 sec (Real time) / 5788.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.23 sec (Real time) / 9993.67 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Command terminated by signal 6
Synthesis time: 5336.70 sec (Real time) / 5332.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10c5y.aag =====================
Command terminated by signal 6
Synthesis time: 4648.74 sec (Real time) / 4644.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 87.18 sec CPU time.
[LOG] Relation determinization time: 109 sec real time.
[LOG] Final circuit size: 174125 new AND gates.
[LOG] Size before ABC: 289256 AND gates.
[LOG] Size after ABC: 174125 AND gates.
[LOG] Time for optimizing with ABC: 21 seconds.
[LOG] Total time for all control signals: 86.66/87 sec (0/0 sec, 0.04/0 sec, 0.04/0 sec, 0.02/0 sec, 0.05/0 sec, 0.03/0 sec, 8.58/9 sec, 77.9/78 sec )
[LOG] Nr of iterations: 14286 (13, 93, 77, 22, 49, 50, 9844, 4138 )
[LOG] Total clause computation time: 50.27/51 sec (0/0 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 4.53/4.53 sec, 45.6/45.6 sec )
[LOG] Total clause minimization time: 35.72/36 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 3.81/3.81 sec, 31.89/31.89 sec )
[LOG] Total clause size reduction: 1877528 --> 289105 (2376 --> 57, 18032 --> 1520, 14212 --> 895, 3234 --> 147, 6864 --> 676, 6566 --> 414, 1309119 --> 207560, 517125 --> 77836 )
[LOG] Average clause size reduction: 131.424 --> 20.2369 (182.769 --> 4.38462, 193.892 --> 16.3441, 184.571 --> 11.6234, 147 --> 6.68182, 140.082 --> 13.7959, 131.32 --> 8.28, 132.986 --> 21.0849, 124.97 --> 18.8101 )
[LOG] Overall execution time: 87.18 sec CPU time.
[LOG] Overall execution time: 109 sec real time.
Synthesis time: 108.47 sec (Real time) / 104.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.66 sec (Real time) / 20.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6753.72 sec (Real time) / 6751.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 174360 7 31 1 174314
=====================  amba3b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.18 sec (Real time) / 9994.76 sec (User CPU time)
Timeout: 1
=====================  amba4b9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9993.59 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
Command terminated by signal 6
Synthesis time: 9904.03 sec (Real time) / 9897.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba6b5y.aag =====================
Command terminated by signal 6
Synthesis time: 4707.36 sec (Real time) / 4700.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba7b5y.aag =====================
Command terminated by signal 6
Synthesis time: 4753.69 sec (Real time) / 4746.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9995.54 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9995.63 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 132.48 sec CPU time.
[LOG] Relation determinization time: 156 sec real time.
[LOG] Final circuit size: 189435 new AND gates.
[LOG] Size before ABC: 317494 AND gates.
[LOG] Size after ABC: 189435 AND gates.
[LOG] Time for optimizing with ABC: 23 seconds.
[LOG] Total time for all control signals: 131.91/132 sec (0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.01/0 sec, 0.13/0 sec, 0.02/0 sec, 9.08/9 sec, 122.58/123 sec )
[LOG] Nr of iterations: 16287 (84, 46, 43, 13, 188, 34, 9464, 6415 )
[LOG] Total clause computation time: 75.38/75 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.11/0.11 sec, 0.01/0.01 sec, 5.22/5.22 sec, 69.99/69.99 sec )
[LOG] Total clause minimization time: 55.8/56 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 3.61/3.61 sec, 52.15/52.15 sec )
[LOG] Total clause size reduction: 2076761 --> 317351 (15770 --> 913, 8460 --> 625, 7518 --> 470, 1812 --> 62, 26180 --> 2446, 4323 --> 409, 1230190 --> 190872, 782508 --> 121554 )
[LOG] Average clause size reduction: 127.51 --> 19.4849 (187.738 --> 10.869, 183.913 --> 13.587, 174.837 --> 10.9302, 139.385 --> 4.76923, 139.255 --> 13.0106, 127.147 --> 12.0294, 129.986 --> 20.1682, 121.981 --> 18.9484 )
[LOG] Overall execution time: 132.48 sec CPU time.
[LOG] Overall execution time: 156 sec real time.
Synthesis time: 155.97 sec (Real time) / 151.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 22.08 sec (Real time) / 21.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6594.57 sec (Real time) / 6592.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 189662 7 31 1 189616
=====================  amba3f9y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.22 sec (Real time) / 9992.67 sec (User CPU time)
Timeout: 1
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.40 sec (Real time) / 9989.94 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 6
Synthesis time: 6714.94 sec (Real time) / 6706.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9994.20 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
