// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module AXI4AsyncCrossingSink(
  input         clock,
                reset,
  input  [3:0]  auto_in_aw_mem_0_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_aw_mem_0_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_aw_mem_0_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_0_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_aw_mem_0_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_aw_mem_0_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_0_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_0_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_0_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_aw_mem_1_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_aw_mem_1_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_aw_mem_1_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_1_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_aw_mem_1_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_aw_mem_1_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_1_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_1_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_1_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_aw_mem_2_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_aw_mem_2_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_aw_mem_2_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_2_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_aw_mem_2_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_aw_mem_2_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_2_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_2_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_2_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_aw_mem_3_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_aw_mem_3_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_aw_mem_3_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_3_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_aw_mem_3_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_aw_mem_3_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_3_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_3_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_3_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_aw_mem_4_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_aw_mem_4_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_aw_mem_4_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_4_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_aw_mem_4_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_aw_mem_4_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_4_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_4_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_4_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_aw_mem_5_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_aw_mem_5_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_aw_mem_5_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_5_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_aw_mem_5_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_aw_mem_5_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_5_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_5_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_5_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_aw_mem_6_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_aw_mem_6_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_aw_mem_6_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_6_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_aw_mem_6_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_aw_mem_6_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_6_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_6_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_6_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_aw_mem_7_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_aw_mem_7_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_aw_mem_7_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_7_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_aw_mem_7_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_aw_mem_7_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_7_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_aw_mem_7_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_mem_7_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_aw_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_aw_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_aw_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_aw_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_aw_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_aw_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_w_mem_0_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_w_mem_0_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_w_mem_0_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_w_mem_1_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_w_mem_1_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_w_mem_1_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_w_mem_2_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_w_mem_2_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_w_mem_2_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_w_mem_3_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_w_mem_3_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_w_mem_3_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_w_mem_4_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_w_mem_4_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_w_mem_4_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_w_mem_5_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_w_mem_5_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_w_mem_5_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_w_mem_6_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_w_mem_6_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_w_mem_6_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_in_w_mem_7_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_w_mem_7_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_w_mem_7_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_w_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_w_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_w_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_w_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_w_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_w_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_b_mem_0_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_b_mem_0_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_b_mem_1_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_b_mem_1_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_b_mem_2_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_b_mem_2_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_b_mem_3_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_b_mem_3_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_b_mem_4_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_b_mem_4_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_b_mem_5_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_b_mem_5_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_b_mem_6_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_b_mem_6_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_b_mem_7_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_b_mem_7_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_b_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_b_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_b_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_b_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_b_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_b_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_0_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_ar_mem_0_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_ar_mem_0_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_0_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_ar_mem_0_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_ar_mem_0_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_0_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_0_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_0_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_ar_mem_1_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_ar_mem_1_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_ar_mem_1_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_1_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_ar_mem_1_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_ar_mem_1_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_1_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_1_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_1_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_ar_mem_2_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_ar_mem_2_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_ar_mem_2_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_2_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_ar_mem_2_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_ar_mem_2_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_2_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_2_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_2_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_ar_mem_3_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_ar_mem_3_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_ar_mem_3_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_3_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_ar_mem_3_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_ar_mem_3_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_3_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_3_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_3_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_ar_mem_4_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_ar_mem_4_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_ar_mem_4_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_4_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_ar_mem_4_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_ar_mem_4_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_4_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_4_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_4_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_ar_mem_5_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_ar_mem_5_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_ar_mem_5_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_5_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_ar_mem_5_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_ar_mem_5_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_5_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_5_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_5_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_ar_mem_6_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_ar_mem_6_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_ar_mem_6_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_6_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_ar_mem_6_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_ar_mem_6_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_6_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_6_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_6_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_ar_mem_7_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_in_ar_mem_7_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_in_ar_mem_7_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_7_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_in_ar_mem_7_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_ar_mem_7_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_7_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_in_ar_mem_7_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_mem_7_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_ar_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_ar_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_ar_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_ar_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_ar_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_ar_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_r_mem_0_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_r_mem_0_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_r_mem_0_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_r_mem_0_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_r_mem_1_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_r_mem_1_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_r_mem_1_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_r_mem_1_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_r_mem_2_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_r_mem_2_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_r_mem_2_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_r_mem_2_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_r_mem_3_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_r_mem_3_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_r_mem_3_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_r_mem_3_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_r_mem_4_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_r_mem_4_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_r_mem_4_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_r_mem_4_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_r_mem_5_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_r_mem_5_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_r_mem_5_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_r_mem_5_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_r_mem_6_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_r_mem_6_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_r_mem_6_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_r_mem_6_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_r_mem_7_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_in_r_mem_7_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_in_r_mem_7_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_r_mem_7_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_in_r_ridx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_in_r_widx,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_r_safe_ridx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_in_r_safe_widx_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_in_r_safe_source_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_in_r_safe_sink_reset_n,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_aw_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_aw_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_aw_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_aw_bits_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_aw_bits_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_aw_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_out_aw_bits_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_aw_bits_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_aw_bits_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_aw_bits_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_w_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_w_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_out_w_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_w_bits_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_w_bits_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_b_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_b_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_b_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_out_b_bits_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_ar_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_ar_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_ar_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_ar_bits_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_ar_bits_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_ar_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_out_ar_bits_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_ar_bits_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_ar_bits_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_ar_bits_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_r_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_r_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_r_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_out_r_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_out_r_bits_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_r_bits_last	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  AsyncQueueSink nodeOut_ar_sink (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:207:22]
    .clock                        (clock),
    .reset                        (reset),
    .io_deq_ready                 (auto_out_ar_ready),
    .io_deq_valid                 (auto_out_ar_valid),
    .io_deq_bits_id               (auto_out_ar_bits_id),
    .io_deq_bits_addr             (auto_out_ar_bits_addr),
    .io_deq_bits_len              (auto_out_ar_bits_len),
    .io_deq_bits_size             (auto_out_ar_bits_size),
    .io_deq_bits_burst            (auto_out_ar_bits_burst),
    .io_deq_bits_lock             (auto_out_ar_bits_lock),
    .io_deq_bits_prot             (auto_out_ar_bits_prot),
    .io_deq_bits_qos              (auto_out_ar_bits_qos),
    .io_async_mem_0_id            (auto_in_ar_mem_0_id),
    .io_async_mem_0_addr          (auto_in_ar_mem_0_addr),
    .io_async_mem_0_len           (auto_in_ar_mem_0_len),
    .io_async_mem_0_size          (auto_in_ar_mem_0_size),
    .io_async_mem_0_burst         (auto_in_ar_mem_0_burst),
    .io_async_mem_0_lock          (auto_in_ar_mem_0_lock),
    .io_async_mem_0_cache         (auto_in_ar_mem_0_cache),
    .io_async_mem_0_prot          (auto_in_ar_mem_0_prot),
    .io_async_mem_0_qos           (auto_in_ar_mem_0_qos),
    .io_async_mem_1_id            (auto_in_ar_mem_1_id),
    .io_async_mem_1_addr          (auto_in_ar_mem_1_addr),
    .io_async_mem_1_len           (auto_in_ar_mem_1_len),
    .io_async_mem_1_size          (auto_in_ar_mem_1_size),
    .io_async_mem_1_burst         (auto_in_ar_mem_1_burst),
    .io_async_mem_1_lock          (auto_in_ar_mem_1_lock),
    .io_async_mem_1_cache         (auto_in_ar_mem_1_cache),
    .io_async_mem_1_prot          (auto_in_ar_mem_1_prot),
    .io_async_mem_1_qos           (auto_in_ar_mem_1_qos),
    .io_async_mem_2_id            (auto_in_ar_mem_2_id),
    .io_async_mem_2_addr          (auto_in_ar_mem_2_addr),
    .io_async_mem_2_len           (auto_in_ar_mem_2_len),
    .io_async_mem_2_size          (auto_in_ar_mem_2_size),
    .io_async_mem_2_burst         (auto_in_ar_mem_2_burst),
    .io_async_mem_2_lock          (auto_in_ar_mem_2_lock),
    .io_async_mem_2_cache         (auto_in_ar_mem_2_cache),
    .io_async_mem_2_prot          (auto_in_ar_mem_2_prot),
    .io_async_mem_2_qos           (auto_in_ar_mem_2_qos),
    .io_async_mem_3_id            (auto_in_ar_mem_3_id),
    .io_async_mem_3_addr          (auto_in_ar_mem_3_addr),
    .io_async_mem_3_len           (auto_in_ar_mem_3_len),
    .io_async_mem_3_size          (auto_in_ar_mem_3_size),
    .io_async_mem_3_burst         (auto_in_ar_mem_3_burst),
    .io_async_mem_3_lock          (auto_in_ar_mem_3_lock),
    .io_async_mem_3_cache         (auto_in_ar_mem_3_cache),
    .io_async_mem_3_prot          (auto_in_ar_mem_3_prot),
    .io_async_mem_3_qos           (auto_in_ar_mem_3_qos),
    .io_async_mem_4_id            (auto_in_ar_mem_4_id),
    .io_async_mem_4_addr          (auto_in_ar_mem_4_addr),
    .io_async_mem_4_len           (auto_in_ar_mem_4_len),
    .io_async_mem_4_size          (auto_in_ar_mem_4_size),
    .io_async_mem_4_burst         (auto_in_ar_mem_4_burst),
    .io_async_mem_4_lock          (auto_in_ar_mem_4_lock),
    .io_async_mem_4_cache         (auto_in_ar_mem_4_cache),
    .io_async_mem_4_prot          (auto_in_ar_mem_4_prot),
    .io_async_mem_4_qos           (auto_in_ar_mem_4_qos),
    .io_async_mem_5_id            (auto_in_ar_mem_5_id),
    .io_async_mem_5_addr          (auto_in_ar_mem_5_addr),
    .io_async_mem_5_len           (auto_in_ar_mem_5_len),
    .io_async_mem_5_size          (auto_in_ar_mem_5_size),
    .io_async_mem_5_burst         (auto_in_ar_mem_5_burst),
    .io_async_mem_5_lock          (auto_in_ar_mem_5_lock),
    .io_async_mem_5_cache         (auto_in_ar_mem_5_cache),
    .io_async_mem_5_prot          (auto_in_ar_mem_5_prot),
    .io_async_mem_5_qos           (auto_in_ar_mem_5_qos),
    .io_async_mem_6_id            (auto_in_ar_mem_6_id),
    .io_async_mem_6_addr          (auto_in_ar_mem_6_addr),
    .io_async_mem_6_len           (auto_in_ar_mem_6_len),
    .io_async_mem_6_size          (auto_in_ar_mem_6_size),
    .io_async_mem_6_burst         (auto_in_ar_mem_6_burst),
    .io_async_mem_6_lock          (auto_in_ar_mem_6_lock),
    .io_async_mem_6_cache         (auto_in_ar_mem_6_cache),
    .io_async_mem_6_prot          (auto_in_ar_mem_6_prot),
    .io_async_mem_6_qos           (auto_in_ar_mem_6_qos),
    .io_async_mem_7_id            (auto_in_ar_mem_7_id),
    .io_async_mem_7_addr          (auto_in_ar_mem_7_addr),
    .io_async_mem_7_len           (auto_in_ar_mem_7_len),
    .io_async_mem_7_size          (auto_in_ar_mem_7_size),
    .io_async_mem_7_burst         (auto_in_ar_mem_7_burst),
    .io_async_mem_7_lock          (auto_in_ar_mem_7_lock),
    .io_async_mem_7_cache         (auto_in_ar_mem_7_cache),
    .io_async_mem_7_prot          (auto_in_ar_mem_7_prot),
    .io_async_mem_7_qos           (auto_in_ar_mem_7_qos),
    .io_async_ridx                (auto_in_ar_ridx),
    .io_async_widx                (auto_in_ar_widx),
    .io_async_safe_ridx_valid     (auto_in_ar_safe_ridx_valid),
    .io_async_safe_widx_valid     (auto_in_ar_safe_widx_valid),
    .io_async_safe_source_reset_n (auto_in_ar_safe_source_reset_n),
    .io_async_safe_sink_reset_n   (auto_in_ar_safe_sink_reset_n)
  );
  AsyncQueueSink nodeOut_aw_sink (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:207:22]
    .clock                        (clock),
    .reset                        (reset),
    .io_deq_ready                 (auto_out_aw_ready),
    .io_deq_valid                 (auto_out_aw_valid),
    .io_deq_bits_id               (auto_out_aw_bits_id),
    .io_deq_bits_addr             (auto_out_aw_bits_addr),
    .io_deq_bits_len              (auto_out_aw_bits_len),
    .io_deq_bits_size             (auto_out_aw_bits_size),
    .io_deq_bits_burst            (auto_out_aw_bits_burst),
    .io_deq_bits_lock             (auto_out_aw_bits_lock),
    .io_deq_bits_prot             (auto_out_aw_bits_prot),
    .io_deq_bits_qos              (auto_out_aw_bits_qos),
    .io_async_mem_0_id            (auto_in_aw_mem_0_id),
    .io_async_mem_0_addr          (auto_in_aw_mem_0_addr),
    .io_async_mem_0_len           (auto_in_aw_mem_0_len),
    .io_async_mem_0_size          (auto_in_aw_mem_0_size),
    .io_async_mem_0_burst         (auto_in_aw_mem_0_burst),
    .io_async_mem_0_lock          (auto_in_aw_mem_0_lock),
    .io_async_mem_0_cache         (auto_in_aw_mem_0_cache),
    .io_async_mem_0_prot          (auto_in_aw_mem_0_prot),
    .io_async_mem_0_qos           (auto_in_aw_mem_0_qos),
    .io_async_mem_1_id            (auto_in_aw_mem_1_id),
    .io_async_mem_1_addr          (auto_in_aw_mem_1_addr),
    .io_async_mem_1_len           (auto_in_aw_mem_1_len),
    .io_async_mem_1_size          (auto_in_aw_mem_1_size),
    .io_async_mem_1_burst         (auto_in_aw_mem_1_burst),
    .io_async_mem_1_lock          (auto_in_aw_mem_1_lock),
    .io_async_mem_1_cache         (auto_in_aw_mem_1_cache),
    .io_async_mem_1_prot          (auto_in_aw_mem_1_prot),
    .io_async_mem_1_qos           (auto_in_aw_mem_1_qos),
    .io_async_mem_2_id            (auto_in_aw_mem_2_id),
    .io_async_mem_2_addr          (auto_in_aw_mem_2_addr),
    .io_async_mem_2_len           (auto_in_aw_mem_2_len),
    .io_async_mem_2_size          (auto_in_aw_mem_2_size),
    .io_async_mem_2_burst         (auto_in_aw_mem_2_burst),
    .io_async_mem_2_lock          (auto_in_aw_mem_2_lock),
    .io_async_mem_2_cache         (auto_in_aw_mem_2_cache),
    .io_async_mem_2_prot          (auto_in_aw_mem_2_prot),
    .io_async_mem_2_qos           (auto_in_aw_mem_2_qos),
    .io_async_mem_3_id            (auto_in_aw_mem_3_id),
    .io_async_mem_3_addr          (auto_in_aw_mem_3_addr),
    .io_async_mem_3_len           (auto_in_aw_mem_3_len),
    .io_async_mem_3_size          (auto_in_aw_mem_3_size),
    .io_async_mem_3_burst         (auto_in_aw_mem_3_burst),
    .io_async_mem_3_lock          (auto_in_aw_mem_3_lock),
    .io_async_mem_3_cache         (auto_in_aw_mem_3_cache),
    .io_async_mem_3_prot          (auto_in_aw_mem_3_prot),
    .io_async_mem_3_qos           (auto_in_aw_mem_3_qos),
    .io_async_mem_4_id            (auto_in_aw_mem_4_id),
    .io_async_mem_4_addr          (auto_in_aw_mem_4_addr),
    .io_async_mem_4_len           (auto_in_aw_mem_4_len),
    .io_async_mem_4_size          (auto_in_aw_mem_4_size),
    .io_async_mem_4_burst         (auto_in_aw_mem_4_burst),
    .io_async_mem_4_lock          (auto_in_aw_mem_4_lock),
    .io_async_mem_4_cache         (auto_in_aw_mem_4_cache),
    .io_async_mem_4_prot          (auto_in_aw_mem_4_prot),
    .io_async_mem_4_qos           (auto_in_aw_mem_4_qos),
    .io_async_mem_5_id            (auto_in_aw_mem_5_id),
    .io_async_mem_5_addr          (auto_in_aw_mem_5_addr),
    .io_async_mem_5_len           (auto_in_aw_mem_5_len),
    .io_async_mem_5_size          (auto_in_aw_mem_5_size),
    .io_async_mem_5_burst         (auto_in_aw_mem_5_burst),
    .io_async_mem_5_lock          (auto_in_aw_mem_5_lock),
    .io_async_mem_5_cache         (auto_in_aw_mem_5_cache),
    .io_async_mem_5_prot          (auto_in_aw_mem_5_prot),
    .io_async_mem_5_qos           (auto_in_aw_mem_5_qos),
    .io_async_mem_6_id            (auto_in_aw_mem_6_id),
    .io_async_mem_6_addr          (auto_in_aw_mem_6_addr),
    .io_async_mem_6_len           (auto_in_aw_mem_6_len),
    .io_async_mem_6_size          (auto_in_aw_mem_6_size),
    .io_async_mem_6_burst         (auto_in_aw_mem_6_burst),
    .io_async_mem_6_lock          (auto_in_aw_mem_6_lock),
    .io_async_mem_6_cache         (auto_in_aw_mem_6_cache),
    .io_async_mem_6_prot          (auto_in_aw_mem_6_prot),
    .io_async_mem_6_qos           (auto_in_aw_mem_6_qos),
    .io_async_mem_7_id            (auto_in_aw_mem_7_id),
    .io_async_mem_7_addr          (auto_in_aw_mem_7_addr),
    .io_async_mem_7_len           (auto_in_aw_mem_7_len),
    .io_async_mem_7_size          (auto_in_aw_mem_7_size),
    .io_async_mem_7_burst         (auto_in_aw_mem_7_burst),
    .io_async_mem_7_lock          (auto_in_aw_mem_7_lock),
    .io_async_mem_7_cache         (auto_in_aw_mem_7_cache),
    .io_async_mem_7_prot          (auto_in_aw_mem_7_prot),
    .io_async_mem_7_qos           (auto_in_aw_mem_7_qos),
    .io_async_ridx                (auto_in_aw_ridx),
    .io_async_widx                (auto_in_aw_widx),
    .io_async_safe_ridx_valid     (auto_in_aw_safe_ridx_valid),
    .io_async_safe_widx_valid     (auto_in_aw_safe_widx_valid),
    .io_async_safe_source_reset_n (auto_in_aw_safe_source_reset_n),
    .io_async_safe_sink_reset_n   (auto_in_aw_safe_sink_reset_n)
  );
  AsyncQueueSink_2 nodeOut_w_sink (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:207:22]
    .clock                        (clock),
    .reset                        (reset),
    .io_deq_ready                 (auto_out_w_ready),
    .io_deq_valid                 (auto_out_w_valid),
    .io_deq_bits_data             (auto_out_w_bits_data),
    .io_deq_bits_strb             (auto_out_w_bits_strb),
    .io_deq_bits_last             (auto_out_w_bits_last),
    .io_async_mem_0_data          (auto_in_w_mem_0_data),
    .io_async_mem_0_strb          (auto_in_w_mem_0_strb),
    .io_async_mem_0_last          (auto_in_w_mem_0_last),
    .io_async_mem_1_data          (auto_in_w_mem_1_data),
    .io_async_mem_1_strb          (auto_in_w_mem_1_strb),
    .io_async_mem_1_last          (auto_in_w_mem_1_last),
    .io_async_mem_2_data          (auto_in_w_mem_2_data),
    .io_async_mem_2_strb          (auto_in_w_mem_2_strb),
    .io_async_mem_2_last          (auto_in_w_mem_2_last),
    .io_async_mem_3_data          (auto_in_w_mem_3_data),
    .io_async_mem_3_strb          (auto_in_w_mem_3_strb),
    .io_async_mem_3_last          (auto_in_w_mem_3_last),
    .io_async_mem_4_data          (auto_in_w_mem_4_data),
    .io_async_mem_4_strb          (auto_in_w_mem_4_strb),
    .io_async_mem_4_last          (auto_in_w_mem_4_last),
    .io_async_mem_5_data          (auto_in_w_mem_5_data),
    .io_async_mem_5_strb          (auto_in_w_mem_5_strb),
    .io_async_mem_5_last          (auto_in_w_mem_5_last),
    .io_async_mem_6_data          (auto_in_w_mem_6_data),
    .io_async_mem_6_strb          (auto_in_w_mem_6_strb),
    .io_async_mem_6_last          (auto_in_w_mem_6_last),
    .io_async_mem_7_data          (auto_in_w_mem_7_data),
    .io_async_mem_7_strb          (auto_in_w_mem_7_strb),
    .io_async_mem_7_last          (auto_in_w_mem_7_last),
    .io_async_ridx                (auto_in_w_ridx),
    .io_async_widx                (auto_in_w_widx),
    .io_async_safe_ridx_valid     (auto_in_w_safe_ridx_valid),
    .io_async_safe_widx_valid     (auto_in_w_safe_widx_valid),
    .io_async_safe_source_reset_n (auto_in_w_safe_source_reset_n),
    .io_async_safe_sink_reset_n   (auto_in_w_safe_sink_reset_n)
  );
  AsyncQueueSource nodeIn_r_source (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:216:24]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (auto_out_r_ready),
    .io_enq_valid                 (auto_out_r_valid),
    .io_enq_bits_id               (auto_out_r_bits_id),
    .io_enq_bits_data             (auto_out_r_bits_data),
    .io_enq_bits_resp             (auto_out_r_bits_resp),
    .io_enq_bits_last             (auto_out_r_bits_last),
    .io_async_mem_0_id            (auto_in_r_mem_0_id),
    .io_async_mem_0_data          (auto_in_r_mem_0_data),
    .io_async_mem_0_resp          (auto_in_r_mem_0_resp),
    .io_async_mem_0_last          (auto_in_r_mem_0_last),
    .io_async_mem_1_id            (auto_in_r_mem_1_id),
    .io_async_mem_1_data          (auto_in_r_mem_1_data),
    .io_async_mem_1_resp          (auto_in_r_mem_1_resp),
    .io_async_mem_1_last          (auto_in_r_mem_1_last),
    .io_async_mem_2_id            (auto_in_r_mem_2_id),
    .io_async_mem_2_data          (auto_in_r_mem_2_data),
    .io_async_mem_2_resp          (auto_in_r_mem_2_resp),
    .io_async_mem_2_last          (auto_in_r_mem_2_last),
    .io_async_mem_3_id            (auto_in_r_mem_3_id),
    .io_async_mem_3_data          (auto_in_r_mem_3_data),
    .io_async_mem_3_resp          (auto_in_r_mem_3_resp),
    .io_async_mem_3_last          (auto_in_r_mem_3_last),
    .io_async_mem_4_id            (auto_in_r_mem_4_id),
    .io_async_mem_4_data          (auto_in_r_mem_4_data),
    .io_async_mem_4_resp          (auto_in_r_mem_4_resp),
    .io_async_mem_4_last          (auto_in_r_mem_4_last),
    .io_async_mem_5_id            (auto_in_r_mem_5_id),
    .io_async_mem_5_data          (auto_in_r_mem_5_data),
    .io_async_mem_5_resp          (auto_in_r_mem_5_resp),
    .io_async_mem_5_last          (auto_in_r_mem_5_last),
    .io_async_mem_6_id            (auto_in_r_mem_6_id),
    .io_async_mem_6_data          (auto_in_r_mem_6_data),
    .io_async_mem_6_resp          (auto_in_r_mem_6_resp),
    .io_async_mem_6_last          (auto_in_r_mem_6_last),
    .io_async_mem_7_id            (auto_in_r_mem_7_id),
    .io_async_mem_7_data          (auto_in_r_mem_7_data),
    .io_async_mem_7_resp          (auto_in_r_mem_7_resp),
    .io_async_mem_7_last          (auto_in_r_mem_7_last),
    .io_async_ridx                (auto_in_r_ridx),
    .io_async_widx                (auto_in_r_widx),
    .io_async_safe_ridx_valid     (auto_in_r_safe_ridx_valid),
    .io_async_safe_widx_valid     (auto_in_r_safe_widx_valid),
    .io_async_safe_source_reset_n (auto_in_r_safe_source_reset_n),
    .io_async_safe_sink_reset_n   (auto_in_r_safe_sink_reset_n)
  );
  AsyncQueueSource_1 nodeIn_b_source (	// @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:216:24]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (auto_out_b_ready),
    .io_enq_valid                 (auto_out_b_valid),
    .io_enq_bits_id               (auto_out_b_bits_id),
    .io_enq_bits_resp             (auto_out_b_bits_resp),
    .io_async_mem_0_id            (auto_in_b_mem_0_id),
    .io_async_mem_0_resp          (auto_in_b_mem_0_resp),
    .io_async_mem_1_id            (auto_in_b_mem_1_id),
    .io_async_mem_1_resp          (auto_in_b_mem_1_resp),
    .io_async_mem_2_id            (auto_in_b_mem_2_id),
    .io_async_mem_2_resp          (auto_in_b_mem_2_resp),
    .io_async_mem_3_id            (auto_in_b_mem_3_id),
    .io_async_mem_3_resp          (auto_in_b_mem_3_resp),
    .io_async_mem_4_id            (auto_in_b_mem_4_id),
    .io_async_mem_4_resp          (auto_in_b_mem_4_resp),
    .io_async_mem_5_id            (auto_in_b_mem_5_id),
    .io_async_mem_5_resp          (auto_in_b_mem_5_resp),
    .io_async_mem_6_id            (auto_in_b_mem_6_id),
    .io_async_mem_6_resp          (auto_in_b_mem_6_resp),
    .io_async_mem_7_id            (auto_in_b_mem_7_id),
    .io_async_mem_7_resp          (auto_in_b_mem_7_resp),
    .io_async_ridx                (auto_in_b_ridx),
    .io_async_widx                (auto_in_b_widx),
    .io_async_safe_ridx_valid     (auto_in_b_safe_ridx_valid),
    .io_async_safe_widx_valid     (auto_in_b_safe_widx_valid),
    .io_async_safe_source_reset_n (auto_in_b_safe_source_reset_n),
    .io_async_safe_sink_reset_n   (auto_in_b_safe_sink_reset_n)
  );
endmodule

