gs vcvtsi2sd xmm2,xmm3,qword [r13]
gs vcvtsi2sd xmm2,xmm3,qword [rax]
vcvtsi2sd xmm2,xmm3,qword [rbp]
gs vcvtsi2sd xmm2,xmm7,qword [r13]
gs vcvtsi2sd xmm2,xmm7,qword [rax]
gs vcvtsi2sd xmm2,xmm7,qword [rbp]
gs vcvtsi2sd xmm2,xmm8,qword [r13]
gs vcvtsi2sd xmm2,xmm8,qword [rax]
gs vcvtsi2sd xmm2,xmm8,qword [rbp]
vcvtsi2sd xmm7,xmm3,qword [r13]
vcvtsi2sd xmm7,xmm3,qword [rax]
vcvtsi2sd xmm7,xmm3,qword [rbp]
gs vcvtsi2sd xmm7,xmm7,qword [r13]
vcvtsi2sd xmm7,xmm7,qword [rax]
gs vcvtsi2sd xmm7,xmm7,qword [rbp]
vcvtsi2sd xmm7,xmm8,qword [r13]
vcvtsi2sd xmm7,xmm8,qword [rax]
vcvtsi2sd xmm7,xmm8,qword [rbp]
vcvtsi2sd xmm11,xmm3,qword [r13]
gs vcvtsi2sd xmm11,xmm3,qword [rax]
gs vcvtsi2sd xmm11,xmm3,qword [rbp]
vcvtsi2sd xmm11,xmm7,qword [r13]
gs vcvtsi2sd xmm11,xmm7,qword [rax]
vcvtsi2sd xmm11,xmm7,qword [rbp]
gs vcvtsi2sd xmm11,xmm8,qword [r13]
gs vcvtsi2sd xmm11,xmm8,qword [rax]
gs vcvtsi2sd xmm11,xmm8,qword [rbp]
a32 vcvtsi2sd xmm4,xmm2,qword [r12d]
gs vcvtsi2sd xmm4,xmm2,qword [eax]
a32 gs vcvtsi2sd xmm4,xmm2,qword [r13d]
a32 gs vcvtsi2sd xmm4,xmm15,qword [r12d]
a32 vcvtsi2sd xmm4,xmm15,qword [eax]
gs a32 vcvtsi2sd xmm4,xmm15,qword [r13d]
a32 vcvtsi2sd xmm4,xmm4,qword [r12d]
gs vcvtsi2sd xmm4,xmm4,qword [eax]
a32 vcvtsi2sd xmm4,xmm4,qword [r13d]
a32 gs vcvtsi2sd xmm11,xmm2,qword [r12d]
gs vcvtsi2sd xmm11,xmm2,qword [eax]
a32 vcvtsi2sd xmm11,xmm2,qword [r13d]
vcvtsi2sd xmm11,xmm15,qword [r12d]
vcvtsi2sd xmm11,xmm15,qword [eax]
gs vcvtsi2sd xmm11,xmm15,qword [r13d]
gs a32 vcvtsi2sd xmm11,xmm4,qword [r12d]
gs vcvtsi2sd xmm11,xmm4,qword [eax]
gs a32 vcvtsi2sd xmm11,xmm4,qword [r13d]
vcvtsi2sd xmm1,xmm2,qword [r12d]
a32 vcvtsi2sd xmm1,xmm2,qword [eax]
gs a32 vcvtsi2sd xmm1,xmm2,qword [r13d]
vcvtsi2sd xmm1,xmm15,qword [r12d]
vcvtsi2sd xmm1,xmm15,qword [eax]
a32 gs vcvtsi2sd xmm1,xmm15,qword [r13d]
gs a32 vcvtsi2sd xmm1,xmm4,qword [r12d]
vcvtsi2sd xmm1,xmm4,qword [eax]
gs a32 vcvtsi2sd xmm1,xmm4,qword [r13d]
a32 gs vcvtsi2sd xmm15,xmm13,rbx
gs a32 vcvtsi2sd xmm15,xmm13,r13
a32 vcvtsi2sd xmm15,xmm13,r9
a32 vcvtsi2sd xmm15,xmm2,rbx
gs vcvtsi2sd xmm15,xmm2,r13
vcvtsi2sd xmm15,xmm2,r9
vcvtsi2sd xmm15,xmm5,rbx
gs vcvtsi2sd xmm15,xmm5,r13
gs a32 vcvtsi2sd xmm15,xmm5,r9
a32 vcvtsi2sd xmm9,xmm13,rbx
vcvtsi2sd xmm9,xmm13,r13
a32 vcvtsi2sd xmm9,xmm13,r9
gs vcvtsi2sd xmm9,xmm2,rbx
vcvtsi2sd xmm9,xmm2,r13
a32 gs vcvtsi2sd xmm9,xmm2,r9
a32 gs vcvtsi2sd xmm9,xmm5,rbx
gs vcvtsi2sd xmm9,xmm5,r13
vcvtsi2sd xmm9,xmm5,r9
vcvtsi2sd xmm7,xmm13,rbx
gs vcvtsi2sd xmm7,xmm13,r13
gs a32 vcvtsi2sd xmm7,xmm13,r9
gs a32 vcvtsi2sd xmm7,xmm2,rbx
a32 gs vcvtsi2sd xmm7,xmm2,r13
gs a32 vcvtsi2sd xmm7,xmm2,r9
vcvtsi2sd xmm7,xmm5,rbx
vcvtsi2sd xmm7,xmm5,r13
gs a32 vcvtsi2sd xmm7,xmm5,r9
gs vcvtsi2sd xmm1,xmm14,dword [rbx + 8 * rdx]
gs vcvtsi2sd xmm1,xmm14,dword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vcvtsi2sd xmm1,xmm14,dword [r15 + 2 * rdi + 0x72]
vcvtsi2sd xmm1,xmm13,dword [rbx + 8 * rdx]
gs vcvtsi2sd xmm1,xmm13,dword [r14 + 1 * rdx + 0x7FFFFFFF]
vcvtsi2sd xmm1,xmm13,dword [r15 + 2 * rdi + 0x72]
vcvtsi2sd xmm1,xmm7,dword [rbx + 8 * rdx]
gs vcvtsi2sd xmm1,xmm7,dword [r14 + 1 * rdx + 0x7FFFFFFF]
vcvtsi2sd xmm1,xmm7,dword [r15 + 2 * rdi + 0x72]
vcvtsi2sd xmm7,xmm14,dword [rbx + 8 * rdx]
vcvtsi2sd xmm7,xmm14,dword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vcvtsi2sd xmm7,xmm14,dword [r15 + 2 * rdi + 0x72]
vcvtsi2sd xmm7,xmm13,dword [rbx + 8 * rdx]
vcvtsi2sd xmm7,xmm13,dword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vcvtsi2sd xmm7,xmm13,dword [r15 + 2 * rdi + 0x72]
vcvtsi2sd xmm7,xmm7,dword [rbx + 8 * rdx]
gs vcvtsi2sd xmm7,xmm7,dword [r14 + 1 * rdx + 0x7FFFFFFF]
vcvtsi2sd xmm7,xmm7,dword [r15 + 2 * rdi + 0x72]
vcvtsi2sd xmm14,xmm14,dword [rbx + 8 * rdx]
vcvtsi2sd xmm14,xmm14,dword [r14 + 1 * rdx + 0x7FFFFFFF]
vcvtsi2sd xmm14,xmm14,dword [r15 + 2 * rdi + 0x72]
gs vcvtsi2sd xmm14,xmm13,dword [rbx + 8 * rdx]
gs vcvtsi2sd xmm14,xmm13,dword [r14 + 1 * rdx + 0x7FFFFFFF]
vcvtsi2sd xmm14,xmm13,dword [r15 + 2 * rdi + 0x72]
vcvtsi2sd xmm14,xmm7,dword [rbx + 8 * rdx]
vcvtsi2sd xmm14,xmm7,dword [r14 + 1 * rdx + 0x7FFFFFFF]
gs vcvtsi2sd xmm14,xmm7,dword [r15 + 2 * rdi + 0x72]
a32 vcvtsi2sd xmm11,xmm2,dword [r13d]
a32 vcvtsi2sd xmm11,xmm2,dword [r11d + r11d * 2 + 0x1ba6716]
a32 gs vcvtsi2sd xmm11,xmm2,dword [r12d]
gs vcvtsi2sd xmm11,xmm9,dword [r13d]
a32 vcvtsi2sd xmm11,xmm9,dword [r11d + r11d * 2 + 0x1ba6716]
gs vcvtsi2sd xmm11,xmm9,dword [r12d]
a32 gs vcvtsi2sd xmm11,xmm14,dword [r13d]
a32 vcvtsi2sd xmm11,xmm14,dword [r11d + r11d * 2 + 0x1ba6716]
a32 vcvtsi2sd xmm11,xmm14,dword [r12d]
gs a32 vcvtsi2sd xmm1,xmm2,dword [r13d]
a32 gs vcvtsi2sd xmm1,xmm2,dword [r11d + r11d * 2 + 0x1ba6716]
gs a32 vcvtsi2sd xmm1,xmm2,dword [r12d]
gs a32 vcvtsi2sd xmm1,xmm9,dword [r13d]
a32 vcvtsi2sd xmm1,xmm9,dword [r11d + r11d * 2 + 0x1ba6716]
a32 gs vcvtsi2sd xmm1,xmm9,dword [r12d]
gs vcvtsi2sd xmm1,xmm14,dword [r13d]
vcvtsi2sd xmm1,xmm14,dword [r11d + r11d * 2 + 0x1ba6716]
gs vcvtsi2sd xmm1,xmm14,dword [r12d]
a32 vcvtsi2sd xmm8,xmm2,dword [r13d]
vcvtsi2sd xmm8,xmm2,dword [r11d + r11d * 2 + 0x1ba6716]
gs vcvtsi2sd xmm8,xmm2,dword [r12d]
vcvtsi2sd xmm8,xmm9,dword [r13d]
gs a32 vcvtsi2sd xmm8,xmm9,dword [r11d + r11d * 2 + 0x1ba6716]
gs vcvtsi2sd xmm8,xmm9,dword [r12d]
vcvtsi2sd xmm8,xmm14,dword [r13d]
a32 vcvtsi2sd xmm8,xmm14,dword [r11d + r11d * 2 + 0x1ba6716]
a32 vcvtsi2sd xmm8,xmm14,dword [r12d]
vcvtsi2sd xmm9,xmm1,dword [rsp]
vcvtsi2sd xmm9,xmm1,dword [r11 + r11 * 2 + 0x1ba6716]
gs vcvtsi2sd xmm9,xmm1,dword [rdx - 0x80000000]
gs vcvtsi2sd xmm9,xmm14,dword [rsp]
vcvtsi2sd xmm9,xmm14,dword [r11 + r11 * 2 + 0x1ba6716]
vcvtsi2sd xmm9,xmm14,dword [rdx - 0x80000000]
gs vcvtsi2sd xmm9,xmm8,dword [rsp]
vcvtsi2sd xmm9,xmm8,dword [r11 + r11 * 2 + 0x1ba6716]
vcvtsi2sd xmm9,xmm8,dword [rdx - 0x80000000]
gs vcvtsi2sd xmm5,xmm1,dword [rsp]
gs vcvtsi2sd xmm5,xmm1,dword [r11 + r11 * 2 + 0x1ba6716]
gs vcvtsi2sd xmm5,xmm1,dword [rdx - 0x80000000]
vcvtsi2sd xmm5,xmm14,dword [rsp]
vcvtsi2sd xmm5,xmm14,dword [r11 + r11 * 2 + 0x1ba6716]
gs vcvtsi2sd xmm5,xmm14,dword [rdx - 0x80000000]
vcvtsi2sd xmm5,xmm8,dword [rsp]
vcvtsi2sd xmm5,xmm8,dword [r11 + r11 * 2 + 0x1ba6716]
vcvtsi2sd xmm5,xmm8,dword [rdx - 0x80000000]
gs vcvtsi2sd xmm1,xmm1,dword [rsp]
gs vcvtsi2sd xmm1,xmm1,dword [r11 + r11 * 2 + 0x1ba6716]
gs vcvtsi2sd xmm1,xmm1,dword [rdx - 0x80000000]
vcvtsi2sd xmm1,xmm14,dword [rsp]
gs vcvtsi2sd xmm1,xmm14,dword [r11 + r11 * 2 + 0x1ba6716]
gs vcvtsi2sd xmm1,xmm14,dword [rdx - 0x80000000]
vcvtsi2sd xmm1,xmm8,dword [rsp]
vcvtsi2sd xmm1,xmm8,dword [r11 + r11 * 2 + 0x1ba6716]
gs vcvtsi2sd xmm1,xmm8,dword [rdx - 0x80000000]
a32 vcvtsi2sd xmm1,xmm0,dword [r15d + 2 * edi + 0x72]
a32 gs vcvtsi2sd xmm1,xmm0,dword [ebp]
a32 vcvtsi2sd xmm1,xmm0,dword [ebx + 8 * edx]
gs vcvtsi2sd xmm1,xmm3,dword [r15d + 2 * edi + 0x72]
a32 gs vcvtsi2sd xmm1,xmm3,dword [ebp]
gs a32 vcvtsi2sd xmm1,xmm3,dword [ebx + 8 * edx]
vcvtsi2sd xmm1,xmm15,dword [r15d + 2 * edi + 0x72]
vcvtsi2sd xmm1,xmm15,dword [ebp]
a32 vcvtsi2sd xmm1,xmm15,dword [ebx + 8 * edx]
a32 gs vcvtsi2sd xmm12,xmm0,dword [r15d + 2 * edi + 0x72]
a32 vcvtsi2sd xmm12,xmm0,dword [ebp]
vcvtsi2sd xmm12,xmm0,dword [ebx + 8 * edx]
vcvtsi2sd xmm12,xmm3,dword [r15d + 2 * edi + 0x72]
gs vcvtsi2sd xmm12,xmm3,dword [ebp]
gs vcvtsi2sd xmm12,xmm3,dword [ebx + 8 * edx]
vcvtsi2sd xmm12,xmm15,dword [r15d + 2 * edi + 0x72]
gs vcvtsi2sd xmm12,xmm15,dword [ebp]
gs a32 vcvtsi2sd xmm12,xmm15,dword [ebx + 8 * edx]
a32 gs vcvtsi2sd xmm5,xmm0,dword [r15d + 2 * edi + 0x72]
gs a32 vcvtsi2sd xmm5,xmm0,dword [ebp]
gs vcvtsi2sd xmm5,xmm0,dword [ebx + 8 * edx]
vcvtsi2sd xmm5,xmm3,dword [r15d + 2 * edi + 0x72]
a32 vcvtsi2sd xmm5,xmm3,dword [ebp]
a32 gs vcvtsi2sd xmm5,xmm3,dword [ebx + 8 * edx]
a32 gs vcvtsi2sd xmm5,xmm15,dword [r15d + 2 * edi + 0x72]
gs a32 vcvtsi2sd xmm5,xmm15,dword [ebp]
vcvtsi2sd xmm5,xmm15,dword [ebx + 8 * edx]
a32 gs vcvtsi2sd xmm15,xmm8,edi
a32 gs vcvtsi2sd xmm15,xmm8,r8d
a32 gs vcvtsi2sd xmm15,xmm8,ecx
gs a32 vcvtsi2sd xmm15,xmm7,edi
vcvtsi2sd xmm15,xmm7,r8d
gs vcvtsi2sd xmm15,xmm7,ecx
vcvtsi2sd xmm15,xmm14,edi
gs a32 vcvtsi2sd xmm15,xmm14,r8d
a32 gs vcvtsi2sd xmm15,xmm14,ecx
gs vcvtsi2sd xmm8,xmm8,edi
gs a32 vcvtsi2sd xmm8,xmm8,r8d
gs a32 vcvtsi2sd xmm8,xmm8,ecx
gs a32 vcvtsi2sd xmm8,xmm7,edi
gs vcvtsi2sd xmm8,xmm7,r8d
gs vcvtsi2sd xmm8,xmm7,ecx
gs a32 vcvtsi2sd xmm8,xmm14,edi
vcvtsi2sd xmm8,xmm14,r8d
vcvtsi2sd xmm8,xmm14,ecx
a32 gs vcvtsi2sd xmm1,xmm8,edi
vcvtsi2sd xmm1,xmm8,r8d
vcvtsi2sd xmm1,xmm8,ecx
vcvtsi2sd xmm1,xmm7,edi
gs a32 vcvtsi2sd xmm1,xmm7,r8d
vcvtsi2sd xmm1,xmm7,ecx
gs vcvtsi2sd xmm1,xmm14,edi
vcvtsi2sd xmm1,xmm14,r8d
gs a32 vcvtsi2sd xmm1,xmm14,ecx
vcvtsi2sd xmm3,xmm8,edx
a32 gs vcvtsi2sd xmm3,xmm8,r13d
a32 vcvtsi2sd xmm3,xmm8,r15d
vcvtsi2sd xmm3,xmm15,edx
vcvtsi2sd xmm3,xmm15,r13d
gs a32 vcvtsi2sd xmm3,xmm15,r15d
a32 vcvtsi2sd xmm3,xmm14,edx
a32 gs vcvtsi2sd xmm3,xmm14,r13d
a32 vcvtsi2sd xmm3,xmm14,r15d
a32 gs vcvtsi2sd xmm12,xmm8,edx
gs a32 vcvtsi2sd xmm12,xmm8,r13d
a32 vcvtsi2sd xmm12,xmm8,r15d
gs a32 vcvtsi2sd xmm12,xmm15,edx
gs vcvtsi2sd xmm12,xmm15,r13d
vcvtsi2sd xmm12,xmm15,r15d
gs vcvtsi2sd xmm12,xmm14,edx
a32 vcvtsi2sd xmm12,xmm14,r13d
vcvtsi2sd xmm12,xmm14,r15d
a32 vcvtsi2sd xmm4,xmm8,edx
gs vcvtsi2sd xmm4,xmm8,r13d
gs a32 vcvtsi2sd xmm4,xmm8,r15d
vcvtsi2sd xmm4,xmm15,edx
a32 gs vcvtsi2sd xmm4,xmm15,r13d
vcvtsi2sd xmm4,xmm15,r15d
gs a32 vcvtsi2sd xmm4,xmm14,edx
gs vcvtsi2sd xmm4,xmm14,r13d
gs a32 vcvtsi2sd xmm4,xmm14,r15d
