// Seed: 4169082946
module module_0;
  type_0 id_0 (.id_0(1));
  reg   id_1;
  reg   id_2 = 1;
  logic id_3;
  reg   id_4;
  always @(posedge 0) begin
    id_2 <= id_4;
  end
  assign id_1 = id_4;
  logic id_5;
endmodule
