;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #121, 0
	ADD #270, <1
	ADD #270, <1
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 606
	MOV @-31, <-20
	CMP 30, 9
	SUB @121, 606
	ADD 30, 9
	SUB @121, 606
	DJN 0, <2
	DJN 0, <2
	SUB @121, 103
	SPL 0, <2
	SUB 0, 2
	SUB -1, 1
	MOV -7, <-20
	SLT 801, @700
	ADD #270, <1
	JMP <127, 806
	MOV -1, <-20
	MOV -1, <-20
	ADD 30, 9
	SUB #0, -0
	JMP @12, #200
	SUB 12, @120
	SUB @121, 106
	SPL 0, <2
	SPL 0, 8
	SPL 0, <-7
	SUB @121, 106
	SLT 20, @12
	SLT 20, @12
	SUB @121, 106
	MOV -7, <-20
	CMP -207, <-120
	JMP @12, #202
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	JMP @12, #200
	JMZ 80, 900
	SUB @0, @2
	JMP @12, #200
	JMP @12, #200
