# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab03.srcs/sources_1/new/numarator_59_0.v" \
"../../../../lab03.ip_user_files/bd/cronometru/ip/cronometru_numarator_59_0_0_0/sim/cronometru_numarator_59_0_0_0.v" \
"../../../../lab03.ip_user_files/bd/cronometru/sim/cronometru.v" \
"../../../../lab03.srcs/sim_1/new/sim_num_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
