[2025-08-04 17:58:58] core.schema_system.enhanced_base_agent - ERROR - ❌ run_simulation 执行失败 (0.09s): 编译错误:
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:86: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:105: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:124: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:143: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:170: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:189: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:208: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:227: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:246: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:265: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:295: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.


错误消息: 编译失败: tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:86: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:105: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:124: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:143: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:170: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:189: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:208: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:227: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:246: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:265: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:295: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.

[2025-08-04 17:58:58] core.schema_system.enhanced_base_agent - ERROR - ❌ run_simulation 执行失败，标记为永久失败
[2025-08-04 17:58:58] core.schema_system.enhanced_base_agent - ERROR - ❌ 关键工具永久失败: run_simulation，停止后续工具执行
[2025-08-04 17:59:35] core.schema_system.enhanced_base_agent - ERROR - ❌ run_simulation 执行失败 (0.05s): 编译错误:
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:86: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:105: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:124: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:143: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:170: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:189: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:208: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:227: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:246: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:265: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:295: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.


错误消息: 编译失败: tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:86: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:105: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:124: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:143: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:170: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:189: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:208: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:227: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:246: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:265: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:295: error: Task body with multiple statements requires SystemVerilog.
tdd_experiments/tdd_1754301499_1754301499/testbenches/testbench_alu_32bit.v:1: error: Task body with multiple statements requires SystemVerilog.

[2025-08-04 17:59:35] core.schema_system.enhanced_base_agent - ERROR - ❌ run_simulation 执行失败，标记为永久失败
[2025-08-04 17:59:35] core.schema_system.enhanced_base_agent - ERROR - ❌ 关键工具永久失败: run_simulation，停止后续工具执行
