Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Apr 22 22:14:18 2024
| Host         : kuro-vlrwx9 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.746        0.000                      0                10877        0.036        0.000                      0                10877        3.000        0.000                       0                  2051  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  CLK_25MHZ    {0.000 20.000}     40.000          25.000          
  n_clk_fbout  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  CLK_25MHZ          8.746        0.000                      0                10877        0.036        0.000                      0                10877       18.750        0.000                       0                  2048  
  n_clk_fbout                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK_25MHZ                   
(none)        n_clk_fbout                 
(none)                      CLK_25MHZ     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ
  To Clock:  CLK_25MHZ

Setup :            0  Failing Endpoints,  Worst Slack        8.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.746ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.889ns  (logic 7.730ns (25.025%)  route 23.159ns (74.975%))
  Logic Levels:           33  (CARRY4=8 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 46.063 - 40.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.800     6.433    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y169        FDRE (Prop_fdre_C_Q)         0.419     6.852 f  pdu/bp_reg/bp_0_reg[3]/Q
                         net (fo=3, routed)           0.740     7.592    pdu/bp_reg/bp_0_32[3]
    SLICE_X17Y169        LUT1 (Prop_lut1_I0_O)        0.297     7.889 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_87/O
                         net (fo=1, routed)           0.000     7.889    pdu/bp_reg/pdu_ctrl_cs[6]_i_87_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.287 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.287    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.401    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.515    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_0
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.629    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_0
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.743    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_0
    SLICE_X17Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_0
    SLICE_X17Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.105 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/O[2]
                         net (fo=2, routed)           0.892     9.997    cpu/pdu_ctrl_ns3[26]
    SLICE_X15Y174        LUT4 (Prop_lut4_I1_O)        0.302    10.299 r  cpu/pdu_ctrl_cs[6]_i_23/O
                         net (fo=1, routed)           0.000    10.299    cpu/pdu_ctrl_cs[6]_i_23_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.849 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.299    12.148    cpu/commit_pc_reg_reg[31]_0[0]
    SLICE_X18Y182        LUT5 (Prop_lut5_I3_O)        0.124    12.272 r  cpu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=4, routed)           0.338    12.610    pdu/info_sender/commit_inst_reg_reg[2]
    SLICE_X20Y182        LUT6 (Prop_lut6_I2_O)        0.124    12.734 r  pdu/info_sender/commit_inst_reg[16]_i_2/O
                         net (fo=85, routed)          1.243    13.977    mem_bridge/is_pdu
    SLICE_X26Y169        LUT3 (Prop_lut3_I2_O)        0.150    14.127 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.693    15.820    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X8Y167         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525    16.345 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.345    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OA
    SLICE_X8Y167         MUXF7 (Prop_muxf7_I1_O)      0.214    16.559 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    16.559    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X8Y167         MUXF8 (Prop_muxf8_I1_O)      0.088    16.647 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.984    17.631    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X13Y168        LUT3 (Prop_lut3_I2_O)        0.349    17.980 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=17, routed)          1.640    19.620    pdu/info_sender/pdu_imem_rdata_r_reg[31][3]
    SLICE_X35Y178        LUT5 (Prop_lut5_I1_O)        0.327    19.947 f  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.488    20.435    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X33Y178        LUT6 (Prop_lut6_I5_O)        0.124    20.559 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.229    21.789    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y173        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    21.941 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.247    23.187    pdu/info_sender/dmem_wd_in[2]
    SLICE_X32Y181        LUT6 (Prop_lut6_I0_O)        0.348    23.535 f  pdu/info_sender/alu_res0_carry_i_11/O
                         net (fo=137, routed)         1.548    25.083    pdu/info_sender/alu_src1[0]
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    25.207 f  pdu/info_sender/pc[4]_i_16/O
                         net (fo=2, routed)           1.069    26.276    pdu/info_sender/pc[4]_i_16_n_0
    SLICE_X48Y172        LUT4 (Prop_lut4_I0_O)        0.152    26.428 r  pdu/info_sender/pc[3]_i_9/O
                         net (fo=1, routed)           0.434    26.862    pdu/info_sender/pc[3]_i_9_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I1_O)        0.326    27.188 r  pdu/info_sender/pc[3]_i_4/O
                         net (fo=1, routed)           0.951    28.138    pdu/info_sender/pc[3]_i_4_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I1_O)        0.124    28.262 r  pdu/info_sender/pc[3]_i_2/O
                         net (fo=3, routed)           0.942    29.204    mem_bridge/cpu_dmem_addr[1]
    SLICE_X26Y169        LUT3 (Prop_lut3_I1_O)        0.124    29.328 r  mem_bridge/data_memory_i_8/O
                         net (fo=256, routed)         1.967    31.295    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/A1
    SLICE_X14Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    31.419 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000    31.419    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/OD
    SLICE_X14Y185        MUXF7 (Prop_muxf7_I0_O)      0.241    31.660 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000    31.660    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/O0
    SLICE_X14Y185        MUXF8 (Prop_muxf8_I0_O)      0.098    31.758 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/F8/O
                         net (fo=1, routed)           1.308    33.066    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21_n_0
    SLICE_X15Y182        LUT3 (Prop_lut3_I2_O)        0.347    33.413 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=3, routed)           0.756    34.169    pdu/info_sender/spo[21]
    SLICE_X23Y178        LUT2 (Prop_lut2_I0_O)        0.320    34.489 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_59/O
                         net (fo=4, routed)           1.026    35.515    pdu/info_sender/dmem_cpu_rdata[21]
    SLICE_X24Y173        LUT6 (Prop_lut6_I0_O)        0.326    35.841 f  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.690    36.531    pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X28Y172        LUT6 (Prop_lut6_I2_O)        0.124    36.655 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.666    37.321    cpu/reg_file/reg_file_reg_r2_0_31_0_5/DIC1
    SLICE_X34Y173        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.663    46.063    cpu/reg_file/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X34Y173        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.320    46.384    
                         clock uncertainty           -0.067    46.317    
    SLICE_X34Y173        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    46.068    cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         46.068    
                         arrival time                         -37.321    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.769ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.856ns  (logic 7.730ns (25.052%)  route 23.126ns (74.948%))
  Logic Levels:           33  (CARRY4=8 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.062ns = ( 46.062 - 40.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.800     6.433    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y169        FDRE (Prop_fdre_C_Q)         0.419     6.852 f  pdu/bp_reg/bp_0_reg[3]/Q
                         net (fo=3, routed)           0.740     7.592    pdu/bp_reg/bp_0_32[3]
    SLICE_X17Y169        LUT1 (Prop_lut1_I0_O)        0.297     7.889 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_87/O
                         net (fo=1, routed)           0.000     7.889    pdu/bp_reg/pdu_ctrl_cs[6]_i_87_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.287 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.287    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.401    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.515    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_0
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.629    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_0
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.743    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_0
    SLICE_X17Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_0
    SLICE_X17Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.105 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/O[2]
                         net (fo=2, routed)           0.892     9.997    cpu/pdu_ctrl_ns3[26]
    SLICE_X15Y174        LUT4 (Prop_lut4_I1_O)        0.302    10.299 r  cpu/pdu_ctrl_cs[6]_i_23/O
                         net (fo=1, routed)           0.000    10.299    cpu/pdu_ctrl_cs[6]_i_23_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.849 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.299    12.148    cpu/commit_pc_reg_reg[31]_0[0]
    SLICE_X18Y182        LUT5 (Prop_lut5_I3_O)        0.124    12.272 r  cpu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=4, routed)           0.338    12.610    pdu/info_sender/commit_inst_reg_reg[2]
    SLICE_X20Y182        LUT6 (Prop_lut6_I2_O)        0.124    12.734 r  pdu/info_sender/commit_inst_reg[16]_i_2/O
                         net (fo=85, routed)          1.243    13.977    mem_bridge/is_pdu
    SLICE_X26Y169        LUT3 (Prop_lut3_I2_O)        0.150    14.127 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.693    15.820    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X8Y167         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525    16.345 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.345    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OA
    SLICE_X8Y167         MUXF7 (Prop_muxf7_I1_O)      0.214    16.559 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    16.559    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X8Y167         MUXF8 (Prop_muxf8_I1_O)      0.088    16.647 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.984    17.631    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X13Y168        LUT3 (Prop_lut3_I2_O)        0.349    17.980 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=17, routed)          1.640    19.620    pdu/info_sender/pdu_imem_rdata_r_reg[31][3]
    SLICE_X35Y178        LUT5 (Prop_lut5_I1_O)        0.327    19.947 f  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.488    20.435    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X33Y178        LUT6 (Prop_lut6_I5_O)        0.124    20.559 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.229    21.789    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y173        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    21.941 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.247    23.187    pdu/info_sender/dmem_wd_in[2]
    SLICE_X32Y181        LUT6 (Prop_lut6_I0_O)        0.348    23.535 f  pdu/info_sender/alu_res0_carry_i_11/O
                         net (fo=137, routed)         1.548    25.083    pdu/info_sender/alu_src1[0]
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    25.207 f  pdu/info_sender/pc[4]_i_16/O
                         net (fo=2, routed)           1.069    26.276    pdu/info_sender/pc[4]_i_16_n_0
    SLICE_X48Y172        LUT4 (Prop_lut4_I0_O)        0.152    26.428 r  pdu/info_sender/pc[3]_i_9/O
                         net (fo=1, routed)           0.434    26.862    pdu/info_sender/pc[3]_i_9_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I1_O)        0.326    27.188 r  pdu/info_sender/pc[3]_i_4/O
                         net (fo=1, routed)           0.951    28.138    pdu/info_sender/pc[3]_i_4_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I1_O)        0.124    28.262 r  pdu/info_sender/pc[3]_i_2/O
                         net (fo=3, routed)           0.942    29.204    mem_bridge/cpu_dmem_addr[1]
    SLICE_X26Y169        LUT3 (Prop_lut3_I1_O)        0.124    29.328 r  mem_bridge/data_memory_i_8/O
                         net (fo=256, routed)         1.689    31.017    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A1
    SLICE_X34Y177        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    31.141 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    31.141    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X34Y177        MUXF7 (Prop_muxf7_I0_O)      0.241    31.382 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    31.382    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X34Y177        MUXF8 (Prop_muxf8_I0_O)      0.098    31.480 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           1.242    32.722    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X31Y178        LUT3 (Prop_lut3_I0_O)        0.347    33.069 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.724    33.793    pdu/info_sender/spo[31]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.320    34.113 r  pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_26/O
                         net (fo=18, routed)          0.946    35.058    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X25Y171        LUT6 (Prop_lut6_I0_O)        0.326    35.384 r  pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_8/O
                         net (fo=25, routed)          0.889    36.274    pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X37Y173        LUT6 (Prop_lut6_I2_O)        0.124    36.398 r  pdu/info_sender/reg_file_reg_r1_0_31_12_17_i_1/O
                         net (fo=3, routed)           0.891    37.289    cpu/reg_file/reg_file_reg_r1_0_31_12_17/DIA1
    SLICE_X30Y174        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.662    46.062    cpu/reg_file/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X30Y174        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.320    46.383    
                         clock uncertainty           -0.067    46.316    
    SLICE_X30Y174        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    46.058    cpu/reg_file/reg_file_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         46.058    
                         arrival time                         -37.289    
  -------------------------------------------------------------------
                         slack                                  8.769    

Slack (MET) :             8.782ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.871ns  (logic 7.730ns (25.039%)  route 23.142ns (74.961%))
  Logic Levels:           33  (CARRY4=8 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.061ns = ( 46.061 - 40.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.800     6.433    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y169        FDRE (Prop_fdre_C_Q)         0.419     6.852 f  pdu/bp_reg/bp_0_reg[3]/Q
                         net (fo=3, routed)           0.740     7.592    pdu/bp_reg/bp_0_32[3]
    SLICE_X17Y169        LUT1 (Prop_lut1_I0_O)        0.297     7.889 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_87/O
                         net (fo=1, routed)           0.000     7.889    pdu/bp_reg/pdu_ctrl_cs[6]_i_87_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.287 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.287    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.401    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.515    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_0
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.629    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_0
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.743    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_0
    SLICE_X17Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_0
    SLICE_X17Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.105 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/O[2]
                         net (fo=2, routed)           0.892     9.997    cpu/pdu_ctrl_ns3[26]
    SLICE_X15Y174        LUT4 (Prop_lut4_I1_O)        0.302    10.299 r  cpu/pdu_ctrl_cs[6]_i_23/O
                         net (fo=1, routed)           0.000    10.299    cpu/pdu_ctrl_cs[6]_i_23_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.849 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.299    12.148    cpu/commit_pc_reg_reg[31]_0[0]
    SLICE_X18Y182        LUT5 (Prop_lut5_I3_O)        0.124    12.272 r  cpu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=4, routed)           0.338    12.610    pdu/info_sender/commit_inst_reg_reg[2]
    SLICE_X20Y182        LUT6 (Prop_lut6_I2_O)        0.124    12.734 r  pdu/info_sender/commit_inst_reg[16]_i_2/O
                         net (fo=85, routed)          1.243    13.977    mem_bridge/is_pdu
    SLICE_X26Y169        LUT3 (Prop_lut3_I2_O)        0.150    14.127 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.693    15.820    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X8Y167         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525    16.345 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.345    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OA
    SLICE_X8Y167         MUXF7 (Prop_muxf7_I1_O)      0.214    16.559 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    16.559    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X8Y167         MUXF8 (Prop_muxf8_I1_O)      0.088    16.647 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.984    17.631    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X13Y168        LUT3 (Prop_lut3_I2_O)        0.349    17.980 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=17, routed)          1.640    19.620    pdu/info_sender/pdu_imem_rdata_r_reg[31][3]
    SLICE_X35Y178        LUT5 (Prop_lut5_I1_O)        0.327    19.947 f  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.488    20.435    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X33Y178        LUT6 (Prop_lut6_I5_O)        0.124    20.559 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.229    21.789    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y173        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    21.941 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.247    23.187    pdu/info_sender/dmem_wd_in[2]
    SLICE_X32Y181        LUT6 (Prop_lut6_I0_O)        0.348    23.535 f  pdu/info_sender/alu_res0_carry_i_11/O
                         net (fo=137, routed)         1.548    25.083    pdu/info_sender/alu_src1[0]
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    25.207 f  pdu/info_sender/pc[4]_i_16/O
                         net (fo=2, routed)           1.069    26.276    pdu/info_sender/pc[4]_i_16_n_0
    SLICE_X48Y172        LUT4 (Prop_lut4_I0_O)        0.152    26.428 r  pdu/info_sender/pc[3]_i_9/O
                         net (fo=1, routed)           0.434    26.862    pdu/info_sender/pc[3]_i_9_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I1_O)        0.326    27.188 r  pdu/info_sender/pc[3]_i_4/O
                         net (fo=1, routed)           0.951    28.138    pdu/info_sender/pc[3]_i_4_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I1_O)        0.124    28.262 r  pdu/info_sender/pc[3]_i_2/O
                         net (fo=3, routed)           0.942    29.204    mem_bridge/cpu_dmem_addr[1]
    SLICE_X26Y169        LUT3 (Prop_lut3_I1_O)        0.124    29.328 r  mem_bridge/data_memory_i_8/O
                         net (fo=256, routed)         1.689    31.017    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A1
    SLICE_X34Y177        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    31.141 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    31.141    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X34Y177        MUXF7 (Prop_muxf7_I0_O)      0.241    31.382 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    31.382    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X34Y177        MUXF8 (Prop_muxf8_I0_O)      0.098    31.480 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           1.242    32.722    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X31Y178        LUT3 (Prop_lut3_I0_O)        0.347    33.069 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.724    33.793    pdu/info_sender/spo[31]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.320    34.113 r  pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_26/O
                         net (fo=18, routed)          0.946    35.058    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X25Y171        LUT6 (Prop_lut6_I0_O)        0.326    35.384 r  pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_8/O
                         net (fo=25, routed)          1.056    36.441    pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X28Y178        LUT6 (Prop_lut6_I1_O)        0.124    36.565 r  pdu/info_sender/reg_file_reg_r1_0_31_18_23_i_3/O
                         net (fo=3, routed)           0.740    37.304    cpu/reg_file/reg_file_reg_r3_0_31_18_23/DIB1
    SLICE_X34Y175        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.661    46.061    cpu/reg_file/reg_file_reg_r3_0_31_18_23/WCLK
    SLICE_X34Y175        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.320    46.382    
                         clock uncertainty           -0.067    46.315    
    SLICE_X34Y175        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    46.087    cpu/reg_file/reg_file_reg_r3_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         46.087    
                         arrival time                         -37.304    
  -------------------------------------------------------------------
                         slack                                  8.782    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.392ns  (logic 7.746ns (25.486%)  route 22.646ns (74.514%))
  Logic Levels:           33  (CARRY4=8 LUT1=1 LUT2=1 LUT3=4 LUT4=3 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns = ( 46.083 - 40.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.800     6.433    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y169        FDRE (Prop_fdre_C_Q)         0.419     6.852 f  pdu/bp_reg/bp_0_reg[3]/Q
                         net (fo=3, routed)           0.740     7.592    pdu/bp_reg/bp_0_32[3]
    SLICE_X17Y169        LUT1 (Prop_lut1_I0_O)        0.297     7.889 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_87/O
                         net (fo=1, routed)           0.000     7.889    pdu/bp_reg/pdu_ctrl_cs[6]_i_87_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.287 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.287    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.401    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.515    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_0
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.629    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_0
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.743    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_0
    SLICE_X17Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_0
    SLICE_X17Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.105 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/O[2]
                         net (fo=2, routed)           0.892     9.997    cpu/pdu_ctrl_ns3[26]
    SLICE_X15Y174        LUT4 (Prop_lut4_I1_O)        0.302    10.299 r  cpu/pdu_ctrl_cs[6]_i_23/O
                         net (fo=1, routed)           0.000    10.299    cpu/pdu_ctrl_cs[6]_i_23_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.849 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.299    12.148    cpu/commit_pc_reg_reg[31]_0[0]
    SLICE_X18Y182        LUT5 (Prop_lut5_I3_O)        0.124    12.272 r  cpu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=4, routed)           0.338    12.610    pdu/info_sender/commit_inst_reg_reg[2]
    SLICE_X20Y182        LUT6 (Prop_lut6_I2_O)        0.124    12.734 r  pdu/info_sender/commit_inst_reg[16]_i_2/O
                         net (fo=85, routed)          1.243    13.977    mem_bridge/is_pdu
    SLICE_X26Y169        LUT3 (Prop_lut3_I2_O)        0.150    14.127 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.693    15.820    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X8Y167         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525    16.345 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.345    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OA
    SLICE_X8Y167         MUXF7 (Prop_muxf7_I1_O)      0.214    16.559 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    16.559    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X8Y167         MUXF8 (Prop_muxf8_I1_O)      0.088    16.647 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.984    17.631    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X13Y168        LUT3 (Prop_lut3_I2_O)        0.349    17.980 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=17, routed)          1.640    19.620    pdu/info_sender/pdu_imem_rdata_r_reg[31][3]
    SLICE_X35Y178        LUT5 (Prop_lut5_I1_O)        0.327    19.947 f  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.488    20.435    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X33Y178        LUT6 (Prop_lut6_I5_O)        0.124    20.559 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.229    21.789    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y173        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    21.941 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.247    23.187    pdu/info_sender/dmem_wd_in[2]
    SLICE_X32Y181        LUT6 (Prop_lut6_I0_O)        0.348    23.535 f  pdu/info_sender/alu_res0_carry_i_11/O
                         net (fo=137, routed)         1.548    25.083    pdu/info_sender/alu_src1[0]
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    25.207 f  pdu/info_sender/pc[4]_i_16/O
                         net (fo=2, routed)           1.069    26.276    pdu/info_sender/pc[4]_i_16_n_0
    SLICE_X48Y172        LUT4 (Prop_lut4_I0_O)        0.152    26.428 r  pdu/info_sender/pc[3]_i_9/O
                         net (fo=1, routed)           0.434    26.862    pdu/info_sender/pc[3]_i_9_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I1_O)        0.326    27.188 r  pdu/info_sender/pc[3]_i_4/O
                         net (fo=1, routed)           0.951    28.138    pdu/info_sender/pc[3]_i_4_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I1_O)        0.124    28.262 r  pdu/info_sender/pc[3]_i_2/O
                         net (fo=3, routed)           0.942    29.204    mem_bridge/cpu_dmem_addr[1]
    SLICE_X26Y169        LUT3 (Prop_lut3_I1_O)        0.124    29.328 r  mem_bridge/data_memory_i_8/O
                         net (fo=256, routed)         1.713    31.041    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/A1
    SLICE_X14Y159        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.177    31.218 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    31.218    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/OA
    SLICE_X14Y159        MUXF7 (Prop_muxf7_I1_O)      0.214    31.432 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F7.A/O
                         net (fo=1, routed)           0.000    31.432    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/O1
    SLICE_X14Y159        MUXF8 (Prop_muxf8_I1_O)      0.088    31.520 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           0.988    32.508    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5_n_0
    SLICE_X16Y162        LUT3 (Prop_lut3_I0_O)        0.347    32.855 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.997    33.852    pdu/info_sender/spo[5]
    SLICE_X23Y171        LUT2 (Prop_lut2_I0_O)        0.320    34.172 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=3, routed)           0.452    34.624    pdu/info_sender/dmem_cpu_rdata[5]
    SLICE_X23Y171        LUT6 (Prop_lut6_I5_O)        0.326    34.950 f  pdu/info_sender/data_memory_i_95/O
                         net (fo=1, routed)           0.714    35.664    mem_bridge/data_memory_52
    SLICE_X18Y168        LUT4 (Prop_lut4_I2_O)        0.124    35.788 r  mem_bridge/data_memory_i_36/O
                         net (fo=8, routed)           1.037    36.825    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/D
    SLICE_X14Y159        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.683    46.083    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/WCLK
    SLICE_X14Y159        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_A/CLK
                         clock pessimism              0.320    46.404    
                         clock uncertainty           -0.067    46.337    
    SLICE_X14Y159        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    45.612    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         45.612    
                         arrival time                         -36.825    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.791ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.845ns  (logic 7.730ns (25.061%)  route 23.115ns (74.939%))
  Logic Levels:           33  (CARRY4=8 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.064ns = ( 46.064 - 40.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.800     6.433    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y169        FDRE (Prop_fdre_C_Q)         0.419     6.852 f  pdu/bp_reg/bp_0_reg[3]/Q
                         net (fo=3, routed)           0.740     7.592    pdu/bp_reg/bp_0_32[3]
    SLICE_X17Y169        LUT1 (Prop_lut1_I0_O)        0.297     7.889 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_87/O
                         net (fo=1, routed)           0.000     7.889    pdu/bp_reg/pdu_ctrl_cs[6]_i_87_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.287 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.287    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.401    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.515    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_0
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.629    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_0
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.743    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_0
    SLICE_X17Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_0
    SLICE_X17Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.105 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/O[2]
                         net (fo=2, routed)           0.892     9.997    cpu/pdu_ctrl_ns3[26]
    SLICE_X15Y174        LUT4 (Prop_lut4_I1_O)        0.302    10.299 r  cpu/pdu_ctrl_cs[6]_i_23/O
                         net (fo=1, routed)           0.000    10.299    cpu/pdu_ctrl_cs[6]_i_23_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.849 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.299    12.148    cpu/commit_pc_reg_reg[31]_0[0]
    SLICE_X18Y182        LUT5 (Prop_lut5_I3_O)        0.124    12.272 r  cpu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=4, routed)           0.338    12.610    pdu/info_sender/commit_inst_reg_reg[2]
    SLICE_X20Y182        LUT6 (Prop_lut6_I2_O)        0.124    12.734 r  pdu/info_sender/commit_inst_reg[16]_i_2/O
                         net (fo=85, routed)          1.243    13.977    mem_bridge/is_pdu
    SLICE_X26Y169        LUT3 (Prop_lut3_I2_O)        0.150    14.127 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.693    15.820    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X8Y167         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525    16.345 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.345    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OA
    SLICE_X8Y167         MUXF7 (Prop_muxf7_I1_O)      0.214    16.559 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    16.559    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X8Y167         MUXF8 (Prop_muxf8_I1_O)      0.088    16.647 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.984    17.631    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X13Y168        LUT3 (Prop_lut3_I2_O)        0.349    17.980 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=17, routed)          1.640    19.620    pdu/info_sender/pdu_imem_rdata_r_reg[31][3]
    SLICE_X35Y178        LUT5 (Prop_lut5_I1_O)        0.327    19.947 f  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.488    20.435    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X33Y178        LUT6 (Prop_lut6_I5_O)        0.124    20.559 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.229    21.789    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y173        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    21.941 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.247    23.187    pdu/info_sender/dmem_wd_in[2]
    SLICE_X32Y181        LUT6 (Prop_lut6_I0_O)        0.348    23.535 f  pdu/info_sender/alu_res0_carry_i_11/O
                         net (fo=137, routed)         1.548    25.083    pdu/info_sender/alu_src1[0]
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    25.207 f  pdu/info_sender/pc[4]_i_16/O
                         net (fo=2, routed)           1.069    26.276    pdu/info_sender/pc[4]_i_16_n_0
    SLICE_X48Y172        LUT4 (Prop_lut4_I0_O)        0.152    26.428 r  pdu/info_sender/pc[3]_i_9/O
                         net (fo=1, routed)           0.434    26.862    pdu/info_sender/pc[3]_i_9_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I1_O)        0.326    27.188 r  pdu/info_sender/pc[3]_i_4/O
                         net (fo=1, routed)           0.951    28.138    pdu/info_sender/pc[3]_i_4_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I1_O)        0.124    28.262 r  pdu/info_sender/pc[3]_i_2/O
                         net (fo=3, routed)           0.942    29.204    mem_bridge/cpu_dmem_addr[1]
    SLICE_X26Y169        LUT3 (Prop_lut3_I1_O)        0.124    29.328 r  mem_bridge/data_memory_i_8/O
                         net (fo=256, routed)         1.967    31.295    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/A1
    SLICE_X14Y185        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    31.419 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000    31.419    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/OD
    SLICE_X14Y185        MUXF7 (Prop_muxf7_I0_O)      0.241    31.660 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000    31.660    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/O0
    SLICE_X14Y185        MUXF8 (Prop_muxf8_I0_O)      0.098    31.758 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/F8/O
                         net (fo=1, routed)           1.308    33.066    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21_n_0
    SLICE_X15Y182        LUT3 (Prop_lut3_I2_O)        0.347    33.413 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=3, routed)           0.756    34.169    pdu/info_sender/spo[21]
    SLICE_X23Y178        LUT2 (Prop_lut2_I0_O)        0.320    34.489 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_59/O
                         net (fo=4, routed)           1.026    35.515    pdu/info_sender/dmem_cpu_rdata[21]
    SLICE_X24Y173        LUT6 (Prop_lut6_I0_O)        0.326    35.841 f  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.690    36.531    pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_30_n_0
    SLICE_X28Y172        LUT6 (Prop_lut6_I2_O)        0.124    36.655 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=3, routed)           0.622    37.277    cpu/reg_file/reg_file_reg_r1_0_31_0_5/DIC1
    SLICE_X30Y173        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.664    46.064    cpu/reg_file/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X30Y173        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.320    46.385    
                         clock uncertainty           -0.067    46.318    
    SLICE_X30Y173        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    46.069    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         46.069    
                         arrival time                         -37.277    
  -------------------------------------------------------------------
                         slack                                  8.791    

Slack (MET) :             8.794ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.846ns  (logic 7.730ns (25.060%)  route 23.116ns (74.940%))
  Logic Levels:           33  (CARRY4=8 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.068ns = ( 46.068 - 40.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.800     6.433    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y169        FDRE (Prop_fdre_C_Q)         0.419     6.852 f  pdu/bp_reg/bp_0_reg[3]/Q
                         net (fo=3, routed)           0.740     7.592    pdu/bp_reg/bp_0_32[3]
    SLICE_X17Y169        LUT1 (Prop_lut1_I0_O)        0.297     7.889 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_87/O
                         net (fo=1, routed)           0.000     7.889    pdu/bp_reg/pdu_ctrl_cs[6]_i_87_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.287 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.287    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.401    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.515    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_0
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.629    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_0
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.743    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_0
    SLICE_X17Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_0
    SLICE_X17Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.105 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/O[2]
                         net (fo=2, routed)           0.892     9.997    cpu/pdu_ctrl_ns3[26]
    SLICE_X15Y174        LUT4 (Prop_lut4_I1_O)        0.302    10.299 r  cpu/pdu_ctrl_cs[6]_i_23/O
                         net (fo=1, routed)           0.000    10.299    cpu/pdu_ctrl_cs[6]_i_23_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.849 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.299    12.148    cpu/commit_pc_reg_reg[31]_0[0]
    SLICE_X18Y182        LUT5 (Prop_lut5_I3_O)        0.124    12.272 r  cpu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=4, routed)           0.338    12.610    pdu/info_sender/commit_inst_reg_reg[2]
    SLICE_X20Y182        LUT6 (Prop_lut6_I2_O)        0.124    12.734 r  pdu/info_sender/commit_inst_reg[16]_i_2/O
                         net (fo=85, routed)          1.243    13.977    mem_bridge/is_pdu
    SLICE_X26Y169        LUT3 (Prop_lut3_I2_O)        0.150    14.127 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.693    15.820    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X8Y167         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525    16.345 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.345    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OA
    SLICE_X8Y167         MUXF7 (Prop_muxf7_I1_O)      0.214    16.559 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    16.559    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X8Y167         MUXF8 (Prop_muxf8_I1_O)      0.088    16.647 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.984    17.631    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X13Y168        LUT3 (Prop_lut3_I2_O)        0.349    17.980 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=17, routed)          1.640    19.620    pdu/info_sender/pdu_imem_rdata_r_reg[31][3]
    SLICE_X35Y178        LUT5 (Prop_lut5_I1_O)        0.327    19.947 f  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.488    20.435    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X33Y178        LUT6 (Prop_lut6_I5_O)        0.124    20.559 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.229    21.789    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y173        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    21.941 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.247    23.187    pdu/info_sender/dmem_wd_in[2]
    SLICE_X32Y181        LUT6 (Prop_lut6_I0_O)        0.348    23.535 f  pdu/info_sender/alu_res0_carry_i_11/O
                         net (fo=137, routed)         1.548    25.083    pdu/info_sender/alu_src1[0]
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    25.207 f  pdu/info_sender/pc[4]_i_16/O
                         net (fo=2, routed)           1.069    26.276    pdu/info_sender/pc[4]_i_16_n_0
    SLICE_X48Y172        LUT4 (Prop_lut4_I0_O)        0.152    26.428 r  pdu/info_sender/pc[3]_i_9/O
                         net (fo=1, routed)           0.434    26.862    pdu/info_sender/pc[3]_i_9_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I1_O)        0.326    27.188 r  pdu/info_sender/pc[3]_i_4/O
                         net (fo=1, routed)           0.951    28.138    pdu/info_sender/pc[3]_i_4_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I1_O)        0.124    28.262 r  pdu/info_sender/pc[3]_i_2/O
                         net (fo=3, routed)           0.942    29.204    mem_bridge/cpu_dmem_addr[1]
    SLICE_X26Y169        LUT3 (Prop_lut3_I1_O)        0.124    29.328 r  mem_bridge/data_memory_i_8/O
                         net (fo=256, routed)         1.689    31.017    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A1
    SLICE_X34Y177        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    31.141 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    31.141    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X34Y177        MUXF7 (Prop_muxf7_I0_O)      0.241    31.382 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    31.382    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X34Y177        MUXF8 (Prop_muxf8_I0_O)      0.098    31.480 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           1.242    32.722    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X31Y178        LUT3 (Prop_lut3_I0_O)        0.347    33.069 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.724    33.793    pdu/info_sender/spo[31]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.320    34.113 r  pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_26/O
                         net (fo=18, routed)          0.946    35.058    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X25Y171        LUT6 (Prop_lut6_I0_O)        0.326    35.384 r  pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_8/O
                         net (fo=25, routed)          1.178    36.562    pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X31Y180        LUT6 (Prop_lut6_I1_O)        0.124    36.686 r  pdu/info_sender/reg_file_reg_r1_0_31_24_29_i_5/O
                         net (fo=3, routed)           0.592    37.278    cpu/reg_file/reg_file_reg_r1_0_31_24_29/DIC1
    SLICE_X30Y180        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.668    46.068    cpu/reg_file/reg_file_reg_r1_0_31_24_29/WCLK
    SLICE_X30Y180        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.320    46.389    
                         clock uncertainty           -0.067    46.322    
    SLICE_X30Y180        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    46.073    cpu/reg_file/reg_file_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         46.073    
                         arrival time                         -37.278    
  -------------------------------------------------------------------
                         slack                                  8.794    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.865ns  (logic 7.730ns (25.045%)  route 23.135ns (74.955%))
  Logic Levels:           33  (CARRY4=8 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.064ns = ( 46.064 - 40.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.800     6.433    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y169        FDRE (Prop_fdre_C_Q)         0.419     6.852 f  pdu/bp_reg/bp_0_reg[3]/Q
                         net (fo=3, routed)           0.740     7.592    pdu/bp_reg/bp_0_32[3]
    SLICE_X17Y169        LUT1 (Prop_lut1_I0_O)        0.297     7.889 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_87/O
                         net (fo=1, routed)           0.000     7.889    pdu/bp_reg/pdu_ctrl_cs[6]_i_87_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.287 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.287    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.401    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.515    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_0
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.629    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_0
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.743    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_0
    SLICE_X17Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_0
    SLICE_X17Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.105 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/O[2]
                         net (fo=2, routed)           0.892     9.997    cpu/pdu_ctrl_ns3[26]
    SLICE_X15Y174        LUT4 (Prop_lut4_I1_O)        0.302    10.299 r  cpu/pdu_ctrl_cs[6]_i_23/O
                         net (fo=1, routed)           0.000    10.299    cpu/pdu_ctrl_cs[6]_i_23_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.849 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.299    12.148    cpu/commit_pc_reg_reg[31]_0[0]
    SLICE_X18Y182        LUT5 (Prop_lut5_I3_O)        0.124    12.272 r  cpu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=4, routed)           0.338    12.610    pdu/info_sender/commit_inst_reg_reg[2]
    SLICE_X20Y182        LUT6 (Prop_lut6_I2_O)        0.124    12.734 r  pdu/info_sender/commit_inst_reg[16]_i_2/O
                         net (fo=85, routed)          1.243    13.977    mem_bridge/is_pdu
    SLICE_X26Y169        LUT3 (Prop_lut3_I2_O)        0.150    14.127 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.693    15.820    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X8Y167         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525    16.345 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.345    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OA
    SLICE_X8Y167         MUXF7 (Prop_muxf7_I1_O)      0.214    16.559 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    16.559    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X8Y167         MUXF8 (Prop_muxf8_I1_O)      0.088    16.647 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.984    17.631    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X13Y168        LUT3 (Prop_lut3_I2_O)        0.349    17.980 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=17, routed)          1.640    19.620    pdu/info_sender/pdu_imem_rdata_r_reg[31][3]
    SLICE_X35Y178        LUT5 (Prop_lut5_I1_O)        0.327    19.947 f  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.488    20.435    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X33Y178        LUT6 (Prop_lut6_I5_O)        0.124    20.559 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.229    21.789    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y173        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    21.941 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.247    23.187    pdu/info_sender/dmem_wd_in[2]
    SLICE_X32Y181        LUT6 (Prop_lut6_I0_O)        0.348    23.535 f  pdu/info_sender/alu_res0_carry_i_11/O
                         net (fo=137, routed)         1.548    25.083    pdu/info_sender/alu_src1[0]
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    25.207 f  pdu/info_sender/pc[4]_i_16/O
                         net (fo=2, routed)           1.069    26.276    pdu/info_sender/pc[4]_i_16_n_0
    SLICE_X48Y172        LUT4 (Prop_lut4_I0_O)        0.152    26.428 r  pdu/info_sender/pc[3]_i_9/O
                         net (fo=1, routed)           0.434    26.862    pdu/info_sender/pc[3]_i_9_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I1_O)        0.326    27.188 r  pdu/info_sender/pc[3]_i_4/O
                         net (fo=1, routed)           0.951    28.138    pdu/info_sender/pc[3]_i_4_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I1_O)        0.124    28.262 r  pdu/info_sender/pc[3]_i_2/O
                         net (fo=3, routed)           0.942    29.204    mem_bridge/cpu_dmem_addr[1]
    SLICE_X26Y169        LUT3 (Prop_lut3_I1_O)        0.124    29.328 r  mem_bridge/data_memory_i_8/O
                         net (fo=256, routed)         1.689    31.017    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A1
    SLICE_X34Y177        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    31.141 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    31.141    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X34Y177        MUXF7 (Prop_muxf7_I0_O)      0.241    31.382 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    31.382    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X34Y177        MUXF8 (Prop_muxf8_I0_O)      0.098    31.480 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           1.242    32.722    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X31Y178        LUT3 (Prop_lut3_I0_O)        0.347    33.069 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.724    33.793    pdu/info_sender/spo[31]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.320    34.113 r  pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_26/O
                         net (fo=18, routed)          0.946    35.058    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X25Y171        LUT6 (Prop_lut6_I0_O)        0.326    35.384 r  pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_8/O
                         net (fo=25, routed)          1.060    36.445    pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X28Y178        LUT6 (Prop_lut6_I1_O)        0.124    36.569 r  pdu/info_sender/reg_file_reg_r1_0_31_30_31_i_1/O
                         net (fo=6, routed)           0.729    37.297    cpu/reg_file/reg_file_reg_r3_0_31_30_31/D
    SLICE_X38Y178        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.664    46.064    cpu/reg_file/reg_file_reg_r3_0_31_30_31/WCLK
    SLICE_X38Y178        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_30_31/SP/CLK
                         clock pessimism              0.320    46.385    
                         clock uncertainty           -0.067    46.318    
    SLICE_X38Y178        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208    46.110    cpu/reg_file/reg_file_reg_r3_0_31_30_31/SP
  -------------------------------------------------------------------
                         required time                         46.110    
                         arrival time                         -37.297    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.836ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.876ns  (logic 7.730ns (25.035%)  route 23.146ns (74.965%))
  Logic Levels:           33  (CARRY4=8 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.067ns = ( 46.067 - 40.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.800     6.433    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y169        FDRE (Prop_fdre_C_Q)         0.419     6.852 f  pdu/bp_reg/bp_0_reg[3]/Q
                         net (fo=3, routed)           0.740     7.592    pdu/bp_reg/bp_0_32[3]
    SLICE_X17Y169        LUT1 (Prop_lut1_I0_O)        0.297     7.889 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_87/O
                         net (fo=1, routed)           0.000     7.889    pdu/bp_reg/pdu_ctrl_cs[6]_i_87_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.287 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.287    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.401    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.515    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_0
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.629    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_0
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.743    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_0
    SLICE_X17Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_0
    SLICE_X17Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.105 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/O[2]
                         net (fo=2, routed)           0.892     9.997    cpu/pdu_ctrl_ns3[26]
    SLICE_X15Y174        LUT4 (Prop_lut4_I1_O)        0.302    10.299 r  cpu/pdu_ctrl_cs[6]_i_23/O
                         net (fo=1, routed)           0.000    10.299    cpu/pdu_ctrl_cs[6]_i_23_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.849 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.299    12.148    cpu/commit_pc_reg_reg[31]_0[0]
    SLICE_X18Y182        LUT5 (Prop_lut5_I3_O)        0.124    12.272 r  cpu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=4, routed)           0.338    12.610    pdu/info_sender/commit_inst_reg_reg[2]
    SLICE_X20Y182        LUT6 (Prop_lut6_I2_O)        0.124    12.734 r  pdu/info_sender/commit_inst_reg[16]_i_2/O
                         net (fo=85, routed)          1.243    13.977    mem_bridge/is_pdu
    SLICE_X26Y169        LUT3 (Prop_lut3_I2_O)        0.150    14.127 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.693    15.820    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X8Y167         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525    16.345 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.345    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OA
    SLICE_X8Y167         MUXF7 (Prop_muxf7_I1_O)      0.214    16.559 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    16.559    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X8Y167         MUXF8 (Prop_muxf8_I1_O)      0.088    16.647 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.984    17.631    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X13Y168        LUT3 (Prop_lut3_I2_O)        0.349    17.980 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=17, routed)          1.640    19.620    pdu/info_sender/pdu_imem_rdata_r_reg[31][3]
    SLICE_X35Y178        LUT5 (Prop_lut5_I1_O)        0.327    19.947 f  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.488    20.435    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X33Y178        LUT6 (Prop_lut6_I5_O)        0.124    20.559 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.229    21.789    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y173        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    21.941 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.247    23.187    pdu/info_sender/dmem_wd_in[2]
    SLICE_X32Y181        LUT6 (Prop_lut6_I0_O)        0.348    23.535 f  pdu/info_sender/alu_res0_carry_i_11/O
                         net (fo=137, routed)         1.548    25.083    pdu/info_sender/alu_src1[0]
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    25.207 f  pdu/info_sender/pc[4]_i_16/O
                         net (fo=2, routed)           1.069    26.276    pdu/info_sender/pc[4]_i_16_n_0
    SLICE_X48Y172        LUT4 (Prop_lut4_I0_O)        0.152    26.428 r  pdu/info_sender/pc[3]_i_9/O
                         net (fo=1, routed)           0.434    26.862    pdu/info_sender/pc[3]_i_9_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I1_O)        0.326    27.188 r  pdu/info_sender/pc[3]_i_4/O
                         net (fo=1, routed)           0.951    28.138    pdu/info_sender/pc[3]_i_4_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I1_O)        0.124    28.262 r  pdu/info_sender/pc[3]_i_2/O
                         net (fo=3, routed)           0.942    29.204    mem_bridge/cpu_dmem_addr[1]
    SLICE_X26Y169        LUT3 (Prop_lut3_I1_O)        0.124    29.328 r  mem_bridge/data_memory_i_8/O
                         net (fo=256, routed)         1.689    31.017    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A1
    SLICE_X34Y177        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    31.141 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    31.141    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X34Y177        MUXF7 (Prop_muxf7_I0_O)      0.241    31.382 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    31.382    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X34Y177        MUXF8 (Prop_muxf8_I0_O)      0.098    31.480 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           1.242    32.722    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X31Y178        LUT3 (Prop_lut3_I0_O)        0.347    33.069 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.724    33.793    pdu/info_sender/spo[31]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.320    34.113 r  pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_26/O
                         net (fo=18, routed)          0.946    35.058    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X25Y171        LUT6 (Prop_lut6_I0_O)        0.326    35.384 r  pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_8/O
                         net (fo=25, routed)          1.159    36.544    pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X28Y179        LUT6 (Prop_lut6_I1_O)        0.124    36.668 r  pdu/info_sender/reg_file_reg_r1_0_31_24_29_i_6/O
                         net (fo=3, routed)           0.642    37.309    cpu/reg_file/reg_file_reg_r2_0_31_24_29/DIC0
    SLICE_X34Y180        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.667    46.067    cpu/reg_file/reg_file_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y180        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.320    46.388    
                         clock uncertainty           -0.067    46.321    
    SLICE_X34Y180        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    46.146    cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         46.146    
                         arrival time                         -37.309    
  -------------------------------------------------------------------
                         slack                                  8.836    

Slack (MET) :             8.839ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.331ns  (logic 7.730ns (25.485%)  route 22.601ns (74.515%))
  Logic Levels:           33  (CARRY4=8 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.074ns = ( 46.074 - 40.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.800     6.433    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y169        FDRE (Prop_fdre_C_Q)         0.419     6.852 f  pdu/bp_reg/bp_0_reg[3]/Q
                         net (fo=3, routed)           0.740     7.592    pdu/bp_reg/bp_0_32[3]
    SLICE_X17Y169        LUT1 (Prop_lut1_I0_O)        0.297     7.889 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_87/O
                         net (fo=1, routed)           0.000     7.889    pdu/bp_reg/pdu_ctrl_cs[6]_i_87_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.287 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.287    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.401    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.515    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_0
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.629    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_0
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.743    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_0
    SLICE_X17Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_0
    SLICE_X17Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.105 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/O[2]
                         net (fo=2, routed)           0.892     9.997    cpu/pdu_ctrl_ns3[26]
    SLICE_X15Y174        LUT4 (Prop_lut4_I1_O)        0.302    10.299 r  cpu/pdu_ctrl_cs[6]_i_23/O
                         net (fo=1, routed)           0.000    10.299    cpu/pdu_ctrl_cs[6]_i_23_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.849 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.299    12.148    cpu/commit_pc_reg_reg[31]_0[0]
    SLICE_X18Y182        LUT5 (Prop_lut5_I3_O)        0.124    12.272 r  cpu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=4, routed)           0.338    12.610    pdu/info_sender/commit_inst_reg_reg[2]
    SLICE_X20Y182        LUT6 (Prop_lut6_I2_O)        0.124    12.734 r  pdu/info_sender/commit_inst_reg[16]_i_2/O
                         net (fo=85, routed)          1.243    13.977    mem_bridge/is_pdu
    SLICE_X26Y169        LUT3 (Prop_lut3_I2_O)        0.150    14.127 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.693    15.820    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X8Y167         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525    16.345 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.345    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OA
    SLICE_X8Y167         MUXF7 (Prop_muxf7_I1_O)      0.214    16.559 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    16.559    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X8Y167         MUXF8 (Prop_muxf8_I1_O)      0.088    16.647 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.984    17.631    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X13Y168        LUT3 (Prop_lut3_I2_O)        0.349    17.980 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=17, routed)          1.640    19.620    pdu/info_sender/pdu_imem_rdata_r_reg[31][3]
    SLICE_X35Y178        LUT5 (Prop_lut5_I1_O)        0.327    19.947 f  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.488    20.435    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X33Y178        LUT6 (Prop_lut6_I5_O)        0.124    20.559 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.229    21.789    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y173        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    21.941 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.247    23.187    pdu/info_sender/dmem_wd_in[2]
    SLICE_X32Y181        LUT6 (Prop_lut6_I0_O)        0.348    23.535 f  pdu/info_sender/alu_res0_carry_i_11/O
                         net (fo=137, routed)         1.548    25.083    pdu/info_sender/alu_src1[0]
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    25.207 f  pdu/info_sender/pc[4]_i_16/O
                         net (fo=2, routed)           1.069    26.276    pdu/info_sender/pc[4]_i_16_n_0
    SLICE_X48Y172        LUT4 (Prop_lut4_I0_O)        0.152    26.428 r  pdu/info_sender/pc[3]_i_9/O
                         net (fo=1, routed)           0.434    26.862    pdu/info_sender/pc[3]_i_9_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I1_O)        0.326    27.188 r  pdu/info_sender/pc[3]_i_4/O
                         net (fo=1, routed)           0.951    28.138    pdu/info_sender/pc[3]_i_4_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I1_O)        0.124    28.262 r  pdu/info_sender/pc[3]_i_2/O
                         net (fo=3, routed)           0.942    29.204    mem_bridge/cpu_dmem_addr[1]
    SLICE_X26Y169        LUT3 (Prop_lut3_I1_O)        0.124    29.328 r  mem_bridge/data_memory_i_8/O
                         net (fo=256, routed)         1.715    31.043    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/A1
    SLICE_X34Y161        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    31.167 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_D/O
                         net (fo=1, routed)           0.000    31.167    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/OD
    SLICE_X34Y161        MUXF7 (Prop_muxf7_I0_O)      0.241    31.408 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/F7.B/O
                         net (fo=1, routed)           0.000    31.408    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/O0
    SLICE_X34Y161        MUXF8 (Prop_muxf8_I0_O)      0.098    31.506 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/F8/O
                         net (fo=1, routed)           0.967    32.473    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27_n_0
    SLICE_X33Y163        LUT3 (Prop_lut3_I0_O)        0.347    32.820 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=3, routed)           1.136    33.956    pdu/info_sender/spo[27]
    SLICE_X28Y177        LUT2 (Prop_lut2_I0_O)        0.320    34.276 r  pdu/info_sender/reg_file_reg_r1_0_31_0_5_i_51/O
                         net (fo=4, routed)           0.573    34.849    pdu/info_sender/dmem_cpu_rdata[27]
    SLICE_X26Y174        LUT6 (Prop_lut6_I5_O)        0.326    35.175 r  pdu/info_sender/data_memory_i_54/O
                         net (fo=1, routed)           0.606    35.781    mem_bridge/data_memory_11
    SLICE_X28Y170        LUT6 (Prop_lut6_I4_O)        0.124    35.905 r  mem_bridge/data_memory_i_14/O
                         net (fo=8, routed)           0.859    36.764    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/D
    SLICE_X34Y162        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.674    46.074    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/WCLK
    SLICE_X34Y162        RAMS64E                                      r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_A/CLK
                         clock pessimism              0.320    46.395    
                         clock uncertainty           -0.067    46.328    
    SLICE_X34Y162        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    45.603    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         45.603    
                         arrival time                         -36.764    
  -------------------------------------------------------------------
                         slack                                  8.839    

Slack (MET) :             8.870ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ rise@40.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        30.827ns  (logic 7.730ns (25.075%)  route 23.097ns (74.925%))
  Logic Levels:           33  (CARRY4=8 LUT1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=8 MUXF7=2 MUXF8=2 RAMD32=1 RAMS64E=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.061ns = ( 46.061 - 40.000 ) 
    Source Clock Delay      (SCD):    6.433ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.800     6.433    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y169        FDRE (Prop_fdre_C_Q)         0.419     6.852 f  pdu/bp_reg/bp_0_reg[3]/Q
                         net (fo=3, routed)           0.740     7.592    pdu/bp_reg/bp_0_32[3]
    SLICE_X17Y169        LUT1 (Prop_lut1_I0_O)        0.297     7.889 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_87/O
                         net (fo=1, routed)           0.000     7.889    pdu/bp_reg/pdu_ctrl_cs[6]_i_87_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.287 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77/CO[3]
                         net (fo=1, routed)           0.000     8.287    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_77_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.401    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_68_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67/CO[3]
                         net (fo=1, routed)           0.000     8.515    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_67_n_0
    SLICE_X17Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.629 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.629    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_47_n_0
    SLICE_X17Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.743 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.743    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_46_n_0
    SLICE_X17Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.857 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.009     8.866    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_36_n_0
    SLICE_X17Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.105 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_35/O[2]
                         net (fo=2, routed)           0.892     9.997    cpu/pdu_ctrl_ns3[26]
    SLICE_X15Y174        LUT4 (Prop_lut4_I1_O)        0.302    10.299 r  cpu/pdu_ctrl_cs[6]_i_23/O
                         net (fo=1, routed)           0.000    10.299    cpu/pdu_ctrl_cs[6]_i_23_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.849 r  cpu/pdu_ctrl_cs_reg[6]_i_15/CO[3]
                         net (fo=4, routed)           1.299    12.148    cpu/commit_pc_reg_reg[31]_0[0]
    SLICE_X18Y182        LUT5 (Prop_lut5_I3_O)        0.124    12.272 r  cpu/pdu_ctrl_cs[6]_i_14/O
                         net (fo=4, routed)           0.338    12.610    pdu/info_sender/commit_inst_reg_reg[2]
    SLICE_X20Y182        LUT6 (Prop_lut6_I2_O)        0.124    12.734 r  pdu/info_sender/commit_inst_reg[16]_i_2/O
                         net (fo=85, routed)          1.243    13.977    mem_bridge/is_pdu
    SLICE_X26Y169        LUT3 (Prop_lut3_I2_O)        0.150    14.127 r  mem_bridge/instruction_memory_i_8/O
                         net (fo=256, routed)         1.693    15.820    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/A1
    SLICE_X8Y167         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.525    16.345 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.345    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OA
    SLICE_X8Y167         MUXF7 (Prop_muxf7_I1_O)      0.214    16.559 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    16.559    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X8Y167         MUXF8 (Prop_muxf8_I1_O)      0.088    16.647 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.984    17.631    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X13Y168        LUT3 (Prop_lut3_I2_O)        0.349    17.980 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=17, routed)          1.640    19.620    pdu/info_sender/pdu_imem_rdata_r_reg[31][3]
    SLICE_X35Y178        LUT5 (Prop_lut5_I1_O)        0.327    19.947 f  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6/O
                         net (fo=5, routed)           0.488    20.435    pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_6_n_0
    SLICE_X33Y178        LUT6 (Prop_lut6_I5_O)        0.124    20.559 r  pdu/info_sender/reg_file_reg_r2_0_31_0_5_i_4/O
                         net (fo=32, routed)          1.229    21.789    cpu/reg_file/reg_file_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y173        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    21.941 f  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.247    23.187    pdu/info_sender/dmem_wd_in[2]
    SLICE_X32Y181        LUT6 (Prop_lut6_I0_O)        0.348    23.535 f  pdu/info_sender/alu_res0_carry_i_11/O
                         net (fo=137, routed)         1.548    25.083    pdu/info_sender/alu_src1[0]
    SLICE_X48Y172        LUT6 (Prop_lut6_I2_O)        0.124    25.207 f  pdu/info_sender/pc[4]_i_16/O
                         net (fo=2, routed)           1.069    26.276    pdu/info_sender/pc[4]_i_16_n_0
    SLICE_X48Y172        LUT4 (Prop_lut4_I0_O)        0.152    26.428 r  pdu/info_sender/pc[3]_i_9/O
                         net (fo=1, routed)           0.434    26.862    pdu/info_sender/pc[3]_i_9_n_0
    SLICE_X48Y172        LUT6 (Prop_lut6_I1_O)        0.326    27.188 r  pdu/info_sender/pc[3]_i_4/O
                         net (fo=1, routed)           0.951    28.138    pdu/info_sender/pc[3]_i_4_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I1_O)        0.124    28.262 r  pdu/info_sender/pc[3]_i_2/O
                         net (fo=3, routed)           0.942    29.204    mem_bridge/cpu_dmem_addr[1]
    SLICE_X26Y169        LUT3 (Prop_lut3_I1_O)        0.124    29.328 r  mem_bridge/data_memory_i_8/O
                         net (fo=256, routed)         1.689    31.017    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A1
    SLICE_X34Y177        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    31.141 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    31.141    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X34Y177        MUXF7 (Prop_muxf7_I0_O)      0.241    31.382 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000    31.382    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X34Y177        MUXF8 (Prop_muxf8_I0_O)      0.098    31.480 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           1.242    32.722    data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X31Y178        LUT3 (Prop_lut3_I0_O)        0.347    33.069 r  data_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=4, routed)           0.724    33.793    pdu/info_sender/spo[31]
    SLICE_X27Y178        LUT2 (Prop_lut2_I0_O)        0.320    34.113 r  pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_26/O
                         net (fo=18, routed)          0.946    35.058    pdu/info_sender/dmem_cpu_rdata[31]
    SLICE_X25Y171        LUT6 (Prop_lut6_I0_O)        0.326    35.384 r  pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_8/O
                         net (fo=25, routed)          0.903    36.287    pdu/info_sender/reg_file_reg_r1_0_31_6_11_i_8_n_0
    SLICE_X28Y177        LUT6 (Prop_lut6_I1_O)        0.124    36.411 r  pdu/info_sender/reg_file_reg_r1_0_31_18_23_i_4/O
                         net (fo=3, routed)           0.848    37.260    cpu/reg_file/reg_file_reg_r3_0_31_18_23/DIB0
    SLICE_X34Y175        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    40.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    42.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    44.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.661    46.061    cpu/reg_file/reg_file_reg_r3_0_31_18_23/WCLK
    SLICE_X34Y175        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_18_23/RAMB/CLK
                         clock pessimism              0.320    46.382    
                         clock uncertainty           -0.067    46.315    
    SLICE_X34Y175        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    46.130    cpu/reg_file/reg_file_reg_r3_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         46.130    
                         arrival time                         -37.260    
  -------------------------------------------------------------------
                         slack                                  8.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.568     1.847    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y140         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.218     2.207    pdu/rx_queue/fifo_queue_reg_576_639_6_7/ADDRD0
    SLICE_X8Y140         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.839     2.399    pdu/rx_queue/fifo_queue_reg_576_639_6_7/WCLK
    SLICE_X8Y140         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMA/CLK
                         clock pessimism             -0.538     1.860    
    SLICE_X8Y140         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.170    pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.568     1.847    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y140         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.218     2.207    pdu/rx_queue/fifo_queue_reg_576_639_6_7/ADDRD0
    SLICE_X8Y140         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.839     2.399    pdu/rx_queue/fifo_queue_reg_576_639_6_7/WCLK
    SLICE_X8Y140         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMB/CLK
                         clock pessimism             -0.538     1.860    
    SLICE_X8Y140         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.170    pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.568     1.847    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y140         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.218     2.207    pdu/rx_queue/fifo_queue_reg_576_639_6_7/ADDRD0
    SLICE_X8Y140         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.839     2.399    pdu/rx_queue/fifo_queue_reg_576_639_6_7/WCLK
    SLICE_X8Y140         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMC/CLK
                         clock pessimism             -0.538     1.860    
    SLICE_X8Y140         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.170    pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.568     1.847    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y140         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.218     2.207    pdu/rx_queue/fifo_queue_reg_576_639_6_7/ADDRD0
    SLICE_X8Y140         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.839     2.399    pdu/rx_queue/fifo_queue_reg_576_639_6_7/WCLK
    SLICE_X8Y140         RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMD/CLK
                         clock pessimism             -0.538     1.860    
    SLICE_X8Y140         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.170    pdu/rx_queue/fifo_queue_reg_576_639_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pdu/uart_rx/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.565     1.844    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X13Y135        FDRE                                         r  pdu/uart_rx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141     1.985 r  pdu/uart_rx/data_reg[0]/Q
                         net (fo=16, routed)          0.092     2.078    pdu/rx_queue/fifo_queue_reg_192_255_0_2/DIA
    SLICE_X12Y135        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.835     2.395    pdu/rx_queue/fifo_queue_reg_192_255_0_2/WCLK
    SLICE_X12Y135        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_192_255_0_2/RAMA/CLK
                         clock pessimism             -0.537     1.857    
    SLICE_X12Y135        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.004    pdu/rx_queue/fifo_queue_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.948%)  route 0.287ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.568     1.847    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y140         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.287     2.275    pdu/rx_queue/fifo_queue_reg_384_447_6_7/ADDRD0
    SLICE_X10Y141        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.839     2.399    pdu/rx_queue/fifo_queue_reg_384_447_6_7/WCLK
    SLICE_X10Y141        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMA/CLK
                         clock pessimism             -0.514     1.884    
    SLICE_X10Y141        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.194    pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.948%)  route 0.287ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.568     1.847    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y140         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.287     2.275    pdu/rx_queue/fifo_queue_reg_384_447_6_7/ADDRD0
    SLICE_X10Y141        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.839     2.399    pdu/rx_queue/fifo_queue_reg_384_447_6_7/WCLK
    SLICE_X10Y141        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMB/CLK
                         clock pessimism             -0.514     1.884    
    SLICE_X10Y141        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.194    pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.948%)  route 0.287ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.568     1.847    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y140         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.287     2.275    pdu/rx_queue/fifo_queue_reg_384_447_6_7/ADDRD0
    SLICE_X10Y141        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.839     2.399    pdu/rx_queue/fifo_queue_reg_384_447_6_7/WCLK
    SLICE_X10Y141        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMC/CLK
                         clock pessimism             -0.514     1.884    
    SLICE_X10Y141        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.194    pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pdu/rx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.948%)  route 0.287ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.568     1.847    pdu/rx_queue/CLK_25MHZ_BUFG
    SLICE_X9Y140         FDRE                                         r  pdu/rx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  pdu/rx_queue/rear_reg[0]/Q
                         net (fo=250, routed)         0.287     2.275    pdu/rx_queue/fifo_queue_reg_384_447_6_7/ADDRD0
    SLICE_X10Y141        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.839     2.399    pdu/rx_queue/fifo_queue_reg_384_447_6_7/WCLK
    SLICE_X10Y141        RAMD64E                                      r  pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMD/CLK
                         clock pessimism             -0.514     1.884    
    SLICE_X10Y141        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.194    pdu/rx_queue/fifo_queue_reg_384_447_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_576_639_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ rise@0.000ns - CLK_25MHZ rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.723%)  route 0.277ns (66.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.679     1.959    pdu/tx_queue/CLK_25MHZ_BUFG
    SLICE_X3Y157         FDRE                                         r  pdu/tx_queue/rear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y157         FDRE (Prop_fdre_C_Q)         0.141     2.100 r  pdu/tx_queue/rear_reg[0]/Q
                         net (fo=218, routed)         0.277     2.377    pdu/tx_queue/fifo_queue_reg_576_639_3_5/ADDRD0
    SLICE_X2Y157         RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_576_639_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.956     2.516    pdu/tx_queue/fifo_queue_reg_576_639_3_5/WCLK
    SLICE_X2Y157         RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_576_639_3_5/RAMA/CLK
                         clock pessimism             -0.544     1.972    
    SLICE_X2Y157         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.282    pdu/tx_queue/fifo_queue_reg_576_639_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  CLK_25MHZ_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X29Y181   cpu/commit_halt_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X35Y183   cpu/commit_inst_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X32Y180   cpu/commit_inst_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X37Y180   cpu/commit_inst_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X32Y183   cpu/commit_inst_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X37Y181   cpu/commit_inst_reg_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X36Y180   cpu/commit_inst_reg_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X31Y181   cpu/commit_inst_reg_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         20.000      18.750     SLICE_X30Y173   cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  n_clk_fbout
  To Clock:  n_clk_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         n_clk_fbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.992ns  (logic 5.169ns (36.943%)  route 8.823ns (63.057%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           4.345     5.834    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X5Y147         LUT6 (Prop_lut6_I0_O)        0.124     5.958 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.478    10.436    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.992 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.992    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.216ns  (logic 1.558ns (29.877%)  route 3.658ns (70.123%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           1.966     2.223    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X5Y147         LUT6 (Prop_lut6_I0_O)        0.045     2.268 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.692     3.960    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.216 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.216    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/tx_queue/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.706ns  (logic 5.023ns (30.068%)  route 11.683ns (69.932%))
  Logic Levels:           7  (LUT6=4 MUXF7=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.891     6.524    pdu/tx_queue/CLK_25MHZ_BUFG
    SLICE_X5Y158         FDRE                                         r  pdu/tx_queue/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDRE (Prop_fdre_C_Q)         0.456     6.980 r  pdu/tx_queue/head_reg[1]/Q
                         net (fo=122, routed)         3.515    10.494    pdu/tx_queue/fifo_queue_reg_960_1023_6_7/DPRA1
    SLICE_X10Y152        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.618 r  pdu/tx_queue/fifo_queue_reg_960_1023_6_7/DP/O
                         net (fo=1, routed)           1.279    11.897    pdu/tx_queue/fifo_queue_reg_960_1023_6_7_n_0
    SLICE_X7Y150         LUT6 (Prop_lut6_I0_O)        0.124    12.021 r  pdu/tx_queue/uart_txd_OBUF[0]_inst_i_47/O
                         net (fo=1, routed)           0.000    12.021    pdu/tx_queue/uart_txd_OBUF[0]_inst_i_47_n_0
    SLICE_X7Y150         MUXF7 (Prop_muxf7_I1_O)      0.217    12.238 r  pdu/tx_queue/uart_txd_OBUF[0]_inst_i_22/O
                         net (fo=1, routed)           0.802    13.040    pdu/tx_queue/uart_txd_OBUF[0]_inst_i_22_n_0
    SLICE_X5Y150         LUT6 (Prop_lut6_I0_O)        0.299    13.339 r  pdu/tx_queue/uart_txd_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.945    14.284    pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I2_O)        0.124    14.408 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.665    15.073    pdu/uart_tx/uart_txd_OBUF[0]_inst_i_5_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I5_O)        0.124    15.197 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.478    19.675    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.555    23.230 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.230    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.130ns  (logic 4.535ns (37.388%)  route 7.595ns (62.612%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.706     6.338    segment/CLK_25MHZ_BUFG
    SLICE_X7Y140         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.456     6.794 r  segment/seg_id_reg[0]/Q
                         net (fo=12, routed)          3.449    10.243    cpu/seg_an_OBUF[0]
    SLICE_X36Y180        LUT6 (Prop_lut6_I4_O)        0.124    10.367 r  cpu/seg_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000    10.367    cpu/seg_data_OBUF[2]_inst_i_2_n_0
    SLICE_X36Y180        MUXF7 (Prop_muxf7_I0_O)      0.212    10.579 r  cpu/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.146    14.725    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.743    18.468 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.468    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.108ns  (logic 4.542ns (37.511%)  route 7.566ns (62.489%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.706     6.338    segment/CLK_25MHZ_BUFG
    SLICE_X7Y140         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.456     6.794 r  segment/seg_id_reg[0]/Q
                         net (fo=12, routed)          3.381    10.176    cpu/seg_an_OBUF[0]
    SLICE_X36Y181        LUT6 (Prop_lut6_I4_O)        0.124    10.300 r  cpu/seg_data_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.300    cpu/seg_data_OBUF[1]_inst_i_3_n_0
    SLICE_X36Y181        MUXF7 (Prop_muxf7_I1_O)      0.217    10.517 r  cpu/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.185    14.702    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.745    18.447 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.447    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.106ns  (logic 4.545ns (37.544%)  route 7.561ns (62.456%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.706     6.338    segment/CLK_25MHZ_BUFG
    SLICE_X7Y140         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.456     6.794 r  segment/seg_id_reg[1]/Q
                         net (fo=11, routed)          3.511    10.305    cpu/seg_an_OBUF[1]
    SLICE_X33Y183        LUT6 (Prop_lut6_I2_O)        0.124    10.429 r  cpu/seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000    10.429    cpu/seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X33Y183        MUXF7 (Prop_muxf7_I1_O)      0.217    10.646 r  cpu/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.050    14.696    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.748    18.444 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.444    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.749ns  (logic 4.534ns (38.593%)  route 7.215ns (61.407%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.706     6.338    segment/CLK_25MHZ_BUFG
    SLICE_X7Y140         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.456     6.794 r  segment/seg_id_reg[1]/Q
                         net (fo=11, routed)          3.221    10.015    cpu/seg_an_OBUF[1]
    SLICE_X37Y180        LUT6 (Prop_lut6_I2_O)        0.124    10.139 r  cpu/seg_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000    10.139    cpu/seg_data_OBUF[3]_inst_i_2_n_0
    SLICE_X37Y180        MUXF7 (Prop_muxf7_I0_O)      0.212    10.351 r  cpu/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.994    14.345    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.742    18.088 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.088    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.283ns  (logic 4.153ns (66.093%)  route 2.130ns (33.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.706     6.338    segment/CLK_25MHZ_BUFG
    SLICE_X7Y140         FDRE                                         r  segment/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.419     6.757 r  segment/seg_id_reg[2]/Q
                         net (fo=6, routed)           2.130     8.888    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         3.734    12.621 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.621    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.052ns  (logic 4.006ns (66.189%)  route 2.046ns (33.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.706     6.338    segment/CLK_25MHZ_BUFG
    SLICE_X7Y140         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.456     6.794 r  segment/seg_id_reg[1]/Q
                         net (fo=11, routed)          2.046     8.841    seg_an_OBUF[1]
    B16                  OBUF (Prop_obuf_I_O)         3.550    12.390 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.390    seg_an[1]
    B16                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.904ns  (logic 4.003ns (67.800%)  route 1.901ns (32.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.706     6.338    segment/CLK_25MHZ_BUFG
    SLICE_X7Y140         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.456     6.794 r  segment/seg_id_reg[0]/Q
                         net (fo=12, routed)          1.901     8.695    seg_an_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         3.547    12.242 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.242    seg_an[0]
    B17                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/seg_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.389ns (75.853%)  route 0.442ns (24.147%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.596     1.875    segment/CLK_25MHZ_BUFG
    SLICE_X7Y140         FDRE                                         r  segment/seg_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  segment/seg_id_reg[0]/Q
                         net (fo=12, routed)          0.442     2.459    seg_an_OBUF[0]
    B17                  OBUF (Prop_obuf_I_O)         1.248     3.706 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.706    seg_an[0]
    B17                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.392ns (73.323%)  route 0.506ns (26.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.596     1.875    segment/CLK_25MHZ_BUFG
    SLICE_X7Y140         FDRE                                         r  segment/seg_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141     2.016 r  segment/seg_id_reg[1]/Q
                         net (fo=11, routed)          0.506     2.523    seg_an_OBUF[1]
    B16                  OBUF (Prop_obuf_I_O)         1.251     3.773 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.773    seg_an[1]
    B16                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_id_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.441ns (72.473%)  route 0.547ns (27.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.596     1.875    segment/CLK_25MHZ_BUFG
    SLICE_X7Y140         FDRE                                         r  segment/seg_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.128     2.003 r  segment/seg_id_reg[2]/Q
                         net (fo=6, routed)           0.547     2.551    seg_an_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         1.313     3.864 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.864    seg_an[2]
    A18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/commit_inst_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.084ns  (logic 1.582ns (51.288%)  route 1.502ns (48.712%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.639     1.919    cpu/CLK_25MHZ_BUFG
    SLICE_X37Y180        FDRE                                         r  cpu/commit_inst_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y180        FDRE (Prop_fdre_C_Q)         0.141     2.060 r  cpu/commit_inst_reg_reg[31]/Q
                         net (fo=1, routed)           0.111     2.171    cpu/cpu_commit_inst[31]
    SLICE_X37Y180        LUT6 (Prop_lut6_I0_O)        0.045     2.216 r  cpu/seg_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.216    cpu/seg_data_OBUF[3]_inst_i_3_n_0
    SLICE_X37Y180        MUXF7 (Prop_muxf7_I1_O)      0.065     2.281 r  cpu/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.391     3.672    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.331     5.003 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.003    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/commit_inst_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.096ns  (logic 1.581ns (51.084%)  route 1.514ns (48.916%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.640     1.920    cpu/CLK_25MHZ_BUFG
    SLICE_X37Y181        FDRE                                         r  cpu/commit_inst_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y181        FDRE (Prop_fdre_C_Q)         0.141     2.061 r  cpu/commit_inst_reg_reg[5]/Q
                         net (fo=1, routed)           0.057     2.118    cpu/cpu_commit_inst[5]
    SLICE_X36Y181        LUT6 (Prop_lut6_I3_O)        0.045     2.163 r  cpu/seg_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.163    cpu/seg_data_OBUF[1]_inst_i_2_n_0
    SLICE_X36Y181        MUXF7 (Prop_muxf7_I0_O)      0.062     2.225 r  cpu/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.457     3.682    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         1.333     5.016 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.016    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/commit_inst_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.114ns  (logic 1.585ns (50.884%)  route 1.530ns (49.116%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.643     1.923    cpu/CLK_25MHZ_BUFG
    SLICE_X33Y183        FDRE                                         r  cpu/commit_inst_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y183        FDRE (Prop_fdre_C_Q)         0.141     2.064 r  cpu/commit_inst_reg_reg[4]/Q
                         net (fo=1, routed)           0.110     2.174    cpu/cpu_commit_inst[4]
    SLICE_X33Y183        LUT6 (Prop_lut6_I3_O)        0.045     2.219 r  cpu/seg_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.219    cpu/seg_data_OBUF[0]_inst_i_2_n_0
    SLICE_X33Y183        MUXF7 (Prop_muxf7_I0_O)      0.062     2.281 r  cpu/seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.419     3.700    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.337     5.037 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.037    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/commit_inst_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.143ns  (logic 1.583ns (50.349%)  route 1.561ns (49.651%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.639     1.919    cpu/CLK_25MHZ_BUFG
    SLICE_X36Y180        FDRE                                         r  cpu/commit_inst_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y180        FDRE (Prop_fdre_C_Q)         0.141     2.060 r  cpu/commit_inst_reg_reg[30]/Q
                         net (fo=1, routed)           0.122     2.181    cpu/cpu_commit_inst[30]
    SLICE_X36Y180        LUT6 (Prop_lut6_I0_O)        0.045     2.226 r  cpu/seg_data_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.226    cpu/seg_data_OBUF[2]_inst_i_3_n_0
    SLICE_X36Y180        MUXF7 (Prop_muxf7_I1_O)      0.065     2.291 r  cpu/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.439     3.730    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.332     5.062 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.062    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/uart_tx/FSM_sequential_status_cur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.433ns  (logic 1.487ns (43.312%)  route 1.946ns (56.688%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.599     1.878    pdu/uart_tx/CLK_25MHZ_BUFG
    SLICE_X1Y148         FDRE                                         r  pdu/uart_tx/FSM_sequential_status_cur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.141     2.019 r  pdu/uart_tx/FSM_sequential_status_cur_reg[0]/Q
                         net (fo=15, routed)          0.203     2.222    pdu/uart_tx/status_cur__0[0]
    SLICE_X5Y147         LUT6 (Prop_lut6_I2_O)        0.045     2.267 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.051     2.319    pdu/uart_tx/uart_txd_OBUF[0]_inst_i_4_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I4_O)        0.045     2.364 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.692     4.056    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.311 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.311    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  n_clk_fbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk[0] (IN)
                         net (fo=0)                   0.000     5.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     7.735    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.823 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.837    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.745    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_25MHZ

Max Delay          1405 Endpoints
Min Delay          1405 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.964ns  (logic 1.617ns (9.532%)  route 15.347ns (90.468%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        12.916    14.387    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X8Y183         LUT2 (Prop_lut2_I0_O)        0.146    14.533 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          2.431    16.964    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X22Y169        FDRE                                         r  pdu/bp_reg/bp_1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.671     6.071    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X22Y169        FDRE                                         r  pdu/bp_reg/bp_1_reg[3]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.964ns  (logic 1.617ns (9.532%)  route 15.347ns (90.468%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        12.916    14.387    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X8Y183         LUT2 (Prop_lut2_I0_O)        0.146    14.533 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          2.431    16.964    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X22Y169        FDRE                                         r  pdu/bp_reg/bp_1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.671     6.071    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X22Y169        FDRE                                         r  pdu/bp_reg/bp_1_reg[4]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.951ns  (logic 1.617ns (9.540%)  route 15.334ns (90.460%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        12.916    14.387    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X8Y183         LUT2 (Prop_lut2_I0_O)        0.146    14.533 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          2.418    16.951    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.671     6.071    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[10]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.951ns  (logic 1.617ns (9.540%)  route 15.334ns (90.460%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        12.916    14.387    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X8Y183         LUT2 (Prop_lut2_I0_O)        0.146    14.533 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          2.418    16.951    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.671     6.071    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[11]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.951ns  (logic 1.617ns (9.540%)  route 15.334ns (90.460%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        12.916    14.387    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X8Y183         LUT2 (Prop_lut2_I0_O)        0.146    14.533 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          2.418    16.951    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.671     6.071    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[1]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.951ns  (logic 1.617ns (9.540%)  route 15.334ns (90.460%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        12.916    14.387    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X8Y183         LUT2 (Prop_lut2_I0_O)        0.146    14.533 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          2.418    16.951    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.671     6.071    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[2]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.951ns  (logic 1.617ns (9.540%)  route 15.334ns (90.460%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        12.916    14.387    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X8Y183         LUT2 (Prop_lut2_I0_O)        0.146    14.533 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          2.418    16.951    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.671     6.071    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[31]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.951ns  (logic 1.617ns (9.540%)  route 15.334ns (90.460%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        12.916    14.387    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X8Y183         LUT2 (Prop_lut2_I0_O)        0.146    14.533 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          2.418    16.951    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.671     6.071    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X20Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[3]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.946ns  (logic 1.617ns (9.542%)  route 15.329ns (90.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        12.916    14.387    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X8Y183         LUT2 (Prop_lut2_I0_O)        0.146    14.533 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          2.414    16.946    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X21Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.671     6.071    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X21Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[4]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/bp_reg/bp_0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.946ns  (logic 1.617ns (9.542%)  route 15.329ns (90.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)        12.916    14.387    pdu/pdu_decode/rst_IBUF[0]
    SLICE_X8Y183         LUT2 (Prop_lut2_I0_O)        0.146    14.533 r  pdu/pdu_decode/bp_valid[0]_i_1/O
                         net (fo=67, routed)          2.414    16.946    pdu/bp_reg/bp_1_reg[0]_0
    SLICE_X21Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        1.671     6.071    pdu/bp_reg/CLK_25MHZ_BUFG
    SLICE_X21Y169        FDRE                                         r  pdu/bp_reg/bp_0_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.239ns (29.868%)  route 0.561ns (70.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         0.561     0.800    pdu/uart_rx/rst_IBUF[0]
    SLICE_X5Y130         FDRE                                         r  pdu/uart_rx/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.857     2.418    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X5Y130         FDRE                                         r  pdu/uart_rx/counter_reg[0]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/FSM_onehot_status_cur_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.239ns (29.706%)  route 0.565ns (70.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         0.565     0.804    pdu/uart_rx/rst_IBUF[0]
    SLICE_X4Y130         FDSE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.857     2.418    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X4Y130         FDSE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[0]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/FSM_onehot_status_cur_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.239ns (29.706%)  route 0.565ns (70.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         0.565     0.804    pdu/uart_rx/rst_IBUF[0]
    SLICE_X4Y130         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.857     2.418    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X4Y130         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[1]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/FSM_onehot_status_cur_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.239ns (29.706%)  route 0.565ns (70.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         0.565     0.804    pdu/uart_rx/rst_IBUF[0]
    SLICE_X4Y130         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.857     2.418    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X4Y130         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[2]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/FSM_onehot_status_cur_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.239ns (29.706%)  route 0.565ns (70.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         0.565     0.804    pdu/uart_rx/rst_IBUF[0]
    SLICE_X4Y130         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.857     2.418    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X4Y130         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[3]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/FSM_onehot_status_cur_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.239ns (29.706%)  route 0.565ns (70.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         0.565     0.804    pdu/uart_rx/rst_IBUF[0]
    SLICE_X4Y130         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.857     2.418    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X4Y130         FDRE                                         r  pdu/uart_rx/FSM_onehot_status_cur_reg[4]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.239ns (28.203%)  route 0.608ns (71.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         0.608     0.847    pdu/uart_rx/rst_IBUF[0]
    SLICE_X3Y131         FDRE                                         r  pdu/uart_rx/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.862     2.422    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X3Y131         FDRE                                         r  pdu/uart_rx/counter_reg[1]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.239ns (28.203%)  route 0.608ns (71.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         0.608     0.847    pdu/uart_rx/rst_IBUF[0]
    SLICE_X3Y131         FDRE                                         r  pdu/uart_rx/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.862     2.422    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X3Y131         FDRE                                         r  pdu/uart_rx/counter_reg[5]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.239ns (28.203%)  route 0.608ns (71.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         0.608     0.847    pdu/uart_rx/rst_IBUF[0]
    SLICE_X3Y131         FDRE                                         r  pdu/uart_rx/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.862     2.422    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X3Y131         FDRE                                         r  pdu/uart_rx/counter_reg[9]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/uart_rx/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.239ns (27.443%)  route 0.632ns (72.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF[0]_inst/O
                         net (fo=830, routed)         0.632     0.871    pdu/uart_rx/rst_IBUF[0]
    SLICE_X5Y131         FDRE                                         r  pdu/uart_rx/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_25MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_25MHZ_BUFG_inst/O
                         net (fo=2046, routed)        0.859     2.419    pdu/uart_rx/CLK_25MHZ_BUFG
    SLICE_X5Y131         FDRE                                         r  pdu/uart_rx/counter_reg[6]/C





