#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55808116fe90 .scope module, "test_CPU" "test_CPU" 2 3;
 .timescale -9 -12;
v0x55808118ff40_0 .var "clk", 0 0;
v0x55808118ffe0_0 .var/i "cnt", 31 0;
v0x5580811900c0_0 .var/i "file", 31 0;
v0x558081190180_0 .var/i "i", 31 0;
v0x558081190260_0 .var "reset", 0 0;
S_0x5580811503b0 .scope module, "uut" "CPU" 2 6, 3 15 0, S_0x55808116fe90;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x558081169780_0 .net "ALUCrl_EX", 3 0, v0x558081154210_0;  1 drivers
v0x558081169860_0 .net "ALUCtrl_ID", 3 0, v0x558081160c90_0;  1 drivers
v0x558081169970_0 .net "ALUSrc1_EX", 1 0, v0x5580811543d0_0;  1 drivers
v0x558081169a60_0 .net "ALUSrc1_ID", 1 0, v0x558081162e00_0;  1 drivers
v0x558081169b70_0 .net "ALUSrc2_EX", 1 0, v0x558081154570_0;  1 drivers
v0x558081169cd0_0 .net "ALUSrc2_ID", 1 0, v0x558081162ea0_0;  1 drivers
v0x558081169de0_0 .net "ALUresult_EX", 31 0, v0x55808115d250_0;  1 drivers
v0x558081169ea0_0 .net "ALUresult_MEM", 31 0, v0x55808116f020_0;  1 drivers
v0x558081169f60_0 .net "ALUresult_WB", 31 0, v0x558081157720_0;  1 drivers
v0x55808116a020_0 .net "Frwd1_EX", 1 0, v0x558081154780_0;  1 drivers
v0x55808116a0e0_0 .net "Frwd1_ID", 1 0, v0x558081161ca0_0;  1 drivers
v0x55808116a210_0 .net "Frwd2_EX", 1 0, v0x558081154920_0;  1 drivers
v0x55808116a2d0_0 .net "Frwd2_ID", 1 0, v0x558081161de0_0;  1 drivers
v0x55808116a400_0 .net "Frwrd3_EX", 0 0, v0x558081154b30_0;  1 drivers
v0x55808116a4a0_0 .net "Frwrd3_ID", 0 0, v0x558081161ef0_0;  1 drivers
v0x55808116a540_0 .net "Frwrd3_MEM", 0 0, v0x558081147790_0;  1 drivers
v0x55808116a5e0_0 .net "ImmExt_EX", 31 0, v0x558081154c70_0;  1 drivers
v0x55808116a790_0 .net "ImmExt_ID", 31 0, v0x5580811584e0_0;  1 drivers
v0x55808116a8a0_0 .net "Mx1Src_EX", 31 0, v0x558081158cc0_0;  1 drivers
v0x55808116a9b0_0 .net "Mx2Src_EX", 31 0, v0x558081159480_0;  1 drivers
v0x55808116aac0_0 .net "PCSrc_ID", 1 0, v0x558081163820_0;  1 drivers
v0x55808116abd0_0 .net "PC_ID", 31 0, v0x558081157150_0;  1 drivers
v0x55808116ac90_0 .net "PC_IF", 31 0, L_0x558081147670;  1 drivers
v0x55808116ad30_0 .net "Rd_EX", 4 0, v0x558081154e10_0;  1 drivers
v0x55808116ae40_0 .net "Rt_EX", 4 0, v0x558081154ef0_0;  1 drivers
v0x55808116af50_0 .net "ShamtExt_EX", 31 0, v0x558081154fd0_0;  1 drivers
v0x55808116b060_0 .net "ShamtExt_ID", 31 0, L_0x5580811a2580;  1 drivers
v0x55808116b170_0 .net *"_ivl_11", 25 0, L_0x5580811a0c40;  1 drivers
L_0x7f6e36e7f210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55808116b250_0 .net/2u *"_ivl_12", 1 0, L_0x7f6e36e7f210;  1 drivers
v0x55808116b330_0 .net *"_ivl_17", 29 0, L_0x5580811a0e70;  1 drivers
L_0x7f6e36e7f258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55808116b410_0 .net/2u *"_ivl_18", 1 0, L_0x7f6e36e7f258;  1 drivers
v0x55808116b4f0_0 .net *"_ivl_20", 31 0, L_0x5580811a0fe0;  1 drivers
L_0x7f6e36e7f450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55808116b5d0_0 .net/2u *"_ivl_36", 15 0, L_0x7f6e36e7f450;  1 drivers
v0x55808116b8c0_0 .net *"_ivl_39", 15 0, L_0x5580811a1fe0;  1 drivers
v0x55808116b9a0_0 .net *"_ivl_4", 29 0, L_0x5580811a0920;  1 drivers
v0x55808116ba80_0 .net *"_ivl_43", 0 0, L_0x5580811a2250;  1 drivers
v0x55808116bb60_0 .net *"_ivl_44", 15 0, L_0x5580811a22f0;  1 drivers
v0x55808116bc40_0 .net *"_ivl_47", 15 0, L_0x5580811a2620;  1 drivers
L_0x7f6e36e7f1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55808116bd20_0 .net *"_ivl_6", 1 0, L_0x7f6e36e7f1c8;  1 drivers
v0x55808116be00_0 .net *"_ivl_60", 29 0, L_0x5580811a36d0;  1 drivers
L_0x7f6e36e7f768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55808116bee0_0 .net *"_ivl_62", 1 0, L_0x7f6e36e7f768;  1 drivers
v0x55808116bfc0_0 .net *"_ivl_64", 31 0, L_0x5580811a3a20;  1 drivers
v0x55808116c0a0_0 .net *"_ivl_66", 29 0, L_0x5580811a3980;  1 drivers
L_0x7f6e36e7f7b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55808116c180_0 .net *"_ivl_68", 1 0, L_0x7f6e36e7f7b0;  1 drivers
v0x55808116c260_0 .net *"_ivl_9", 3 0, L_0x5580811a0b50;  1 drivers
v0x55808116c340_0 .net "clk", 0 0, v0x55808118ff40_0;  1 drivers
v0x55808116c3e0_0 .net "editData_MEM", 31 0, v0x55808117cf40_0;  1 drivers
v0x55808116c4a0_0 .net "enable_ID", 0 0, v0x558081161320_0;  1 drivers
v0x55808116c540_0 .net "enable_IF", 0 0, v0x558081161410_0;  1 drivers
v0x55808116c5e0_0 .net "enable_MEM", 0 0, v0x55808117d020_0;  1 drivers
v0x55808116c680_0 .net "enable_MEM_EX", 0 0, v0x558081155230_0;  1 drivers
v0x55808116c720_0 .net "enable_MEM_ID", 0 0, v0x558081163640_0;  1 drivers
v0x55808116c810_0 .net "extandFlag", 0 0, v0x5580811630d0_0;  1 drivers
v0x55808116c900_0 .net "instr_ID", 31 0, v0x558081156dd0_0;  1 drivers
v0x55808116c9f0_0 .net "memToReg_EX", 0 0, v0x558081155430_0;  1 drivers
v0x55808116cae0_0 .net "memToReg_ID", 0 0, v0x5580811635a0_0;  1 drivers
v0x55808116cbd0_0 .net "memToReg_MEM", 0 0, v0x55808117d260_0;  1 drivers
v0x55808116ccc0_0 .net "memToReg_WB", 0 0, v0x558081157940_0;  1 drivers
v0x55808116cdb0_0 .net "memWrite_EX", 0 0, v0x5580811555a0_0;  1 drivers
v0x55808116cea0_0 .net "memWrite_ID", 0 0, v0x5580811636e0_0;  1 drivers
v0x55808116cf90_0 .net "memWrite_MEM", 0 0, v0x55808117d3e0_0;  1 drivers
v0x55808116d030_0 .net "pcPlus4_EX", 31 0, v0x558081155710_0;  1 drivers
v0x55808116d120_0 .net "pcPlus4_ID", 31 0, v0x558081156fd0_0;  1 drivers
v0x55808118e300_0 .net "pcPlus4_IF", 31 0, L_0x5580811a03e0;  1 drivers
v0x55808118e3a0_0 .net "pcRead", 31 0, v0x55808115b1d0_0;  1 drivers
v0x55808118e8a0_0 .net "readData_MEM", 31 0, v0x558081166230_0;  1 drivers
v0x55808118e940_0 .net "readData_WB", 31 0, v0x558081157ad0_0;  1 drivers
v0x55808118ea30_0 .net "read_instr", 31 0, v0x558081165090_0;  1 drivers
v0x55808118eb20_0 .net "regA_EX", 31 0, v0x5580811558d0_0;  1 drivers
v0x55808118ec10_0 .net "regA_Frwd", 31 0, v0x558081153830_0;  1 drivers
v0x55808118ed40_0 .net "regA_ID", 31 0, v0x558081167e20_0;  1 drivers
v0x55808118ede0_0 .net "regB_EX", 31 0, v0x558081155aa0_0;  1 drivers
v0x55808118ee80_0 .net "regB_Frwd", 31 0, v0x5580811539f0_0;  1 drivers
v0x55808118ef20_0 .net "regB_ID", 31 0, v0x5580811684d0_0;  1 drivers
v0x55808118efc0_0 .net "regDest_EX", 1 0, v0x558081155c50_0;  1 drivers
v0x55808118f0b0_0 .net "regDest_ID", 1 0, v0x558081163e10_0;  1 drivers
v0x55808118f1a0_0 .net "regEqual_flag", 0 0, L_0x5580811a2a40;  1 drivers
v0x55808118f290_0 .net "regRead_EX", 0 0, v0x558081156000_0;  1 drivers
v0x55808118f3c0_0 .net "regRead_ID", 0 0, v0x558081163a70_0;  1 drivers
v0x55808118f460_0 .net "regRead_MEM", 0 0, v0x55808117d560_0;  1 drivers
v0x55808118f500_0 .net "regWrite_EX", 0 0, v0x558081156170_0;  1 drivers
v0x55808118f630_0 .net "regWrite_ID", 0 0, v0x558081163eb0_0;  1 drivers
v0x55808118f6d0_0 .net "regWrite_MEM", 0 0, v0x55808117d6e0_0;  1 drivers
v0x55808118f800_0 .net "regWrite_WB", 0 0, v0x558081157c60_0;  1 drivers
v0x55808118f8a0_0 .net "reset", 0 0, v0x558081190260_0;  1 drivers
v0x55808118f940_0 .net "reset_EX", 0 0, v0x558081161680_0;  1 drivers
v0x55808118fa70_0 .net "reset_ID", 0 0, v0x5580811615b0_0;  1 drivers
v0x55808118fba0_0 .net "writeReg_EX", 4 0, v0x558081159d50_0;  1 drivers
v0x55808118fcd0_0 .net "writeReg_MEM", 4 0, v0x55808117d880_0;  1 drivers
v0x55808118fe00_0 .net "writeReg_WB", 4 0, v0x558081157e80_0;  1 drivers
v0x55808118fea0_0 .net "write_back", 31 0, v0x55808115a3d0_0;  1 drivers
L_0x5580811a0920 .part L_0x558081147670, 2, 30;
L_0x5580811a09c0 .concat [ 30 2 0 0], L_0x5580811a0920, L_0x7f6e36e7f1c8;
L_0x5580811a0b50 .part v0x558081157150_0, 28, 4;
L_0x5580811a0c40 .part v0x558081156dd0_0, 0, 26;
L_0x5580811a0ce0 .concat [ 2 26 4 0], L_0x7f6e36e7f210, L_0x5580811a0c40, L_0x5580811a0b50;
L_0x5580811a0e70 .part v0x5580811584e0_0, 0, 30;
L_0x5580811a0fe0 .concat [ 2 30 0 0], L_0x7f6e36e7f258, L_0x5580811a0e70;
L_0x5580811a10d0 .arith/sum 32, v0x558081156fd0_0, L_0x5580811a0fe0;
L_0x5580811a1210 .part v0x558081156dd0_0, 26, 6;
L_0x5580811a1340 .part v0x558081156dd0_0, 21, 5;
L_0x5580811a1440 .part v0x558081156dd0_0, 16, 5;
L_0x5580811a14e0 .part v0x558081156dd0_0, 0, 6;
L_0x5580811a1d10 .part v0x558081156dd0_0, 21, 5;
L_0x5580811a1ec0 .part v0x558081156dd0_0, 16, 5;
L_0x5580811a1fe0 .part v0x558081156dd0_0, 0, 16;
L_0x5580811a2080 .concat [ 16 16 0 0], L_0x5580811a1fe0, L_0x7f6e36e7f450;
L_0x5580811a2250 .part v0x558081156dd0_0, 15, 1;
LS_0x5580811a22f0_0_0 .concat [ 1 1 1 1], L_0x5580811a2250, L_0x5580811a2250, L_0x5580811a2250, L_0x5580811a2250;
LS_0x5580811a22f0_0_4 .concat [ 1 1 1 1], L_0x5580811a2250, L_0x5580811a2250, L_0x5580811a2250, L_0x5580811a2250;
LS_0x5580811a22f0_0_8 .concat [ 1 1 1 1], L_0x5580811a2250, L_0x5580811a2250, L_0x5580811a2250, L_0x5580811a2250;
LS_0x5580811a22f0_0_12 .concat [ 1 1 1 1], L_0x5580811a2250, L_0x5580811a2250, L_0x5580811a2250, L_0x5580811a2250;
L_0x5580811a22f0 .concat [ 4 4 4 4], LS_0x5580811a22f0_0_0, LS_0x5580811a22f0_0_4, LS_0x5580811a22f0_0_8, LS_0x5580811a22f0_0_12;
L_0x5580811a2620 .part v0x558081156dd0_0, 0, 16;
L_0x5580811a26c0 .concat [ 16 16 0 0], L_0x5580811a2620, L_0x5580811a22f0;
L_0x5580811a28b0 .part v0x558081156dd0_0, 6, 5;
L_0x5580811a2b80 .functor MUXZ 32, v0x558081155aa0_0, v0x55808115a3d0_0, v0x558081147790_0, C4<>;
L_0x5580811a36d0 .part v0x55808116f020_0, 2, 30;
L_0x5580811a3770 .concat [ 30 2 0 0], L_0x5580811a36d0, L_0x7f6e36e7f768;
L_0x5580811a3980 .part v0x55808116f020_0, 2, 30;
L_0x5580811a3a20 .concat [ 30 2 0 0], L_0x5580811a3980, L_0x7f6e36e7f7b0;
L_0x5580811a3c40 .concat [ 32 32 1 0], v0x55808117cf40_0, L_0x5580811a3a20, v0x55808117d3e0_0;
S_0x558081141780 .scope module, "EXMEMBuffer" "EX_MEM" 3 257, 4 1 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regWrite_EX";
    .port_info 2 /INPUT 1 "memToReg_EX";
    .port_info 3 /INPUT 1 "memWrite_EX";
    .port_info 4 /INPUT 1 "enable_MEM_EX";
    .port_info 5 /INPUT 32 "ALUresult_EX";
    .port_info 6 /INPUT 5 "writeReg_EX";
    .port_info 7 /INPUT 1 "regRead_EX";
    .port_info 8 /INPUT 1 "Frwrd3_EX";
    .port_info 9 /INPUT 32 "editData_IN";
    .port_info 10 /OUTPUT 1 "regWrite_MEM";
    .port_info 11 /OUTPUT 1 "memToReg_MEM";
    .port_info 12 /OUTPUT 1 "memWrite_MEM";
    .port_info 13 /OUTPUT 1 "enable_MEM";
    .port_info 14 /OUTPUT 32 "ALUresult_MEM";
    .port_info 15 /OUTPUT 5 "writeReg_MEM";
    .port_info 16 /OUTPUT 1 "regRead_MEM";
    .port_info 17 /OUTPUT 1 "Frwrd3_MEM";
    .port_info 18 /OUTPUT 32 "editData_MEM";
v0x558081123d70_0 .net "ALUresult_EX", 31 0, v0x55808115d250_0;  alias, 1 drivers
v0x55808116f020_0 .var "ALUresult_MEM", 31 0;
v0x5580811264b0_0 .net "Frwrd3_EX", 0 0, v0x558081154b30_0;  alias, 1 drivers
v0x558081147790_0 .var "Frwrd3_MEM", 0 0;
v0x5580810049a0_0 .net "clk", 0 0, v0x55808118ff40_0;  alias, 1 drivers
v0x5580810dfee0_0 .net "editData_IN", 31 0, L_0x5580811a2b80;  1 drivers
v0x55808117cf40_0 .var "editData_MEM", 31 0;
v0x55808117d020_0 .var "enable_MEM", 0 0;
v0x55808117d0e0_0 .net "enable_MEM_EX", 0 0, v0x558081155230_0;  alias, 1 drivers
v0x55808117d1a0_0 .net "memToReg_EX", 0 0, v0x558081155430_0;  alias, 1 drivers
v0x55808117d260_0 .var "memToReg_MEM", 0 0;
v0x55808117d320_0 .net "memWrite_EX", 0 0, v0x5580811555a0_0;  alias, 1 drivers
v0x55808117d3e0_0 .var "memWrite_MEM", 0 0;
v0x55808117d4a0_0 .net "regRead_EX", 0 0, v0x558081156000_0;  alias, 1 drivers
v0x55808117d560_0 .var "regRead_MEM", 0 0;
v0x55808117d620_0 .net "regWrite_EX", 0 0, v0x558081156170_0;  alias, 1 drivers
v0x55808117d6e0_0 .var "regWrite_MEM", 0 0;
v0x55808117d7a0_0 .net "writeReg_EX", 4 0, v0x558081159d50_0;  alias, 1 drivers
v0x55808117d880_0 .var "writeReg_MEM", 4 0;
E_0x5580810416a0 .event posedge, v0x5580810049a0_0;
S_0x55808117dc60 .scope module, "Fwd" "ForwardingMux" 3 187, 5 33 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "Frwd1_ID";
    .port_info 1 /INPUT 2 "Frwd2_ID";
    .port_info 2 /INPUT 32 "regA_ID";
    .port_info 3 /INPUT 32 "regB_ID";
    .port_info 4 /INPUT 32 "ALUout1";
    .port_info 5 /INPUT 32 "ALUout2";
    .port_info 6 /INPUT 32 "read_data";
    .port_info 7 /OUTPUT 32 "regA_Frwd";
    .port_info 8 /OUTPUT 32 "regB_Frwd";
v0x558081122180_0 .net "ALUout1", 31 0, v0x55808115d250_0;  alias, 1 drivers
v0x55808117df70_0 .net "ALUout2", 31 0, v0x55808116f020_0;  alias, 1 drivers
v0x55808117e010_0 .net "Frwd1_ID", 1 0, v0x558081161ca0_0;  alias, 1 drivers
v0x55808117e0b0_0 .net "Frwd2_ID", 1 0, v0x558081161de0_0;  alias, 1 drivers
v0x55808117e190_0 .net "read_data", 31 0, v0x558081166230_0;  alias, 1 drivers
v0x558081153830_0 .var "regA_Frwd", 31 0;
v0x558081153910_0 .net "regA_ID", 31 0, v0x558081167e20_0;  alias, 1 drivers
v0x5580811539f0_0 .var "regB_Frwd", 31 0;
v0x558081153ad0_0 .net "regB_ID", 31 0, v0x5580811684d0_0;  alias, 1 drivers
E_0x558081026ec0/0 .event edge, v0x558081153910_0, v0x558081153ad0_0, v0x55808117e010_0, v0x558081123d70_0;
E_0x558081026ec0/1 .event edge, v0x55808116f020_0, v0x55808117e190_0, v0x55808117e0b0_0;
E_0x558081026ec0 .event/or E_0x558081026ec0/0, E_0x558081026ec0/1;
S_0x558081153cd0 .scope module, "IDEXBuffer" "ID_EX" 3 201, 6 1 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWrite_ID";
    .port_info 3 /INPUT 1 "enable_MEM_ID";
    .port_info 4 /INPUT 1 "regRead_ID";
    .port_info 5 /INPUT 1 "memToReg_ID";
    .port_info 6 /INPUT 1 "memWrite_ID";
    .port_info 7 /INPUT 4 "ALUCtrl_ID";
    .port_info 8 /INPUT 2 "ALUSrc1_ID";
    .port_info 9 /INPUT 2 "ALUSrc2_ID";
    .port_info 10 /INPUT 2 "regDest_ID";
    .port_info 11 /INPUT 32 "regA_Frwd";
    .port_info 12 /INPUT 32 "regB_Frwd";
    .port_info 13 /INPUT 32 "ImmExt_ID";
    .port_info 14 /INPUT 32 "ShamtExt_ID";
    .port_info 15 /INPUT 32 "instr_ID";
    .port_info 16 /INPUT 2 "Frwd1_ID";
    .port_info 17 /INPUT 2 "Frwd2_ID";
    .port_info 18 /INPUT 1 "Frwrd3_ID";
    .port_info 19 /INPUT 32 "pcPlus4_ID";
    .port_info 20 /OUTPUT 1 "regWrite_EX";
    .port_info 21 /OUTPUT 1 "regRead_EX";
    .port_info 22 /OUTPUT 1 "memToReg_EX";
    .port_info 23 /OUTPUT 1 "memWrite_EX";
    .port_info 24 /OUTPUT 1 "enable_MEM_EX";
    .port_info 25 /OUTPUT 4 "ALUCrl_EX";
    .port_info 26 /OUTPUT 2 "ALUSrc1_EX";
    .port_info 27 /OUTPUT 2 "ALUSrc2_EX";
    .port_info 28 /OUTPUT 2 "regDest_EX";
    .port_info 29 /OUTPUT 32 "regA_EX";
    .port_info 30 /OUTPUT 32 "regB_EX";
    .port_info 31 /OUTPUT 32 "ImmExt_EX";
    .port_info 32 /OUTPUT 32 "ShamtExt_EX";
    .port_info 33 /OUTPUT 5 "Rt_EX";
    .port_info 34 /OUTPUT 5 "Rd_EX";
    .port_info 35 /OUTPUT 2 "Frwd1_EX";
    .port_info 36 /OUTPUT 2 "Frwd2_EX";
    .port_info 37 /OUTPUT 1 "Frwrd3_EX";
    .port_info 38 /OUTPUT 32 "pcPlus4_EX";
v0x558081154210_0 .var "ALUCrl_EX", 3 0;
v0x5580811542f0_0 .net "ALUCtrl_ID", 3 0, v0x558081160c90_0;  alias, 1 drivers
v0x5580811543d0_0 .var "ALUSrc1_EX", 1 0;
v0x558081154490_0 .net "ALUSrc1_ID", 1 0, v0x558081162e00_0;  alias, 1 drivers
v0x558081154570_0 .var "ALUSrc2_EX", 1 0;
v0x5580811546a0_0 .net "ALUSrc2_ID", 1 0, v0x558081162ea0_0;  alias, 1 drivers
v0x558081154780_0 .var "Frwd1_EX", 1 0;
v0x558081154860_0 .net "Frwd1_ID", 1 0, v0x558081161ca0_0;  alias, 1 drivers
v0x558081154920_0 .var "Frwd2_EX", 1 0;
v0x558081154a70_0 .net "Frwd2_ID", 1 0, v0x558081161de0_0;  alias, 1 drivers
v0x558081154b30_0 .var "Frwrd3_EX", 0 0;
v0x558081154bd0_0 .net "Frwrd3_ID", 0 0, v0x558081161ef0_0;  alias, 1 drivers
v0x558081154c70_0 .var "ImmExt_EX", 31 0;
v0x558081154d30_0 .net "ImmExt_ID", 31 0, v0x5580811584e0_0;  alias, 1 drivers
v0x558081154e10_0 .var "Rd_EX", 4 0;
v0x558081154ef0_0 .var "Rt_EX", 4 0;
v0x558081154fd0_0 .var "ShamtExt_EX", 31 0;
v0x5580811550b0_0 .net "ShamtExt_ID", 31 0, L_0x5580811a2580;  alias, 1 drivers
v0x558081155190_0 .net "clk", 0 0, v0x55808118ff40_0;  alias, 1 drivers
v0x558081155230_0 .var "enable_MEM_EX", 0 0;
v0x5580811552d0_0 .net "enable_MEM_ID", 0 0, v0x558081163a70_0;  alias, 1 drivers
v0x558081155370_0 .net "instr_ID", 31 0, v0x558081156dd0_0;  alias, 1 drivers
v0x558081155430_0 .var "memToReg_EX", 0 0;
v0x558081155500_0 .net "memToReg_ID", 0 0, v0x5580811636e0_0;  alias, 1 drivers
v0x5580811555a0_0 .var "memWrite_EX", 0 0;
v0x558081155670_0 .net "memWrite_ID", 0 0, v0x558081163640_0;  alias, 1 drivers
v0x558081155710_0 .var "pcPlus4_EX", 31 0;
v0x5580811557f0_0 .net "pcPlus4_ID", 31 0, v0x558081156fd0_0;  alias, 1 drivers
v0x5580811558d0_0 .var "regA_EX", 31 0;
v0x5580811559b0_0 .net "regA_Frwd", 31 0, v0x558081153830_0;  alias, 1 drivers
v0x558081155aa0_0 .var "regB_EX", 31 0;
v0x558081155b60_0 .net "regB_Frwd", 31 0, v0x5580811539f0_0;  alias, 1 drivers
v0x558081155c50_0 .var "regDest_EX", 1 0;
v0x558081155f20_0 .net "regDest_ID", 1 0, v0x558081163e10_0;  alias, 1 drivers
v0x558081156000_0 .var "regRead_EX", 0 0;
v0x5580811560d0_0 .net "regRead_ID", 0 0, v0x5580811635a0_0;  alias, 1 drivers
v0x558081156170_0 .var "regWrite_EX", 0 0;
v0x558081156240_0 .net "regWrite_ID", 0 0, v0x558081163eb0_0;  alias, 1 drivers
v0x5580811562e0_0 .net "reset", 0 0, v0x558081161680_0;  alias, 1 drivers
S_0x558081156880 .scope module, "IFIDBuffer" "IF_ID" 3 129, 7 1 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "instr_in";
    .port_info 4 /INPUT 32 "pc_in";
    .port_info 5 /INPUT 32 "pc4_in";
    .port_info 6 /OUTPUT 32 "instr_out";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "pc4_out";
v0x558081156b40_0 .net "clk", 0 0, v0x55808118ff40_0;  alias, 1 drivers
v0x558081156c50_0 .net "enable", 0 0, v0x558081161320_0;  alias, 1 drivers
v0x558081156d10_0 .net "instr_in", 31 0, v0x558081165090_0;  alias, 1 drivers
v0x558081156dd0_0 .var "instr_out", 31 0;
v0x558081156ec0_0 .net "pc4_in", 31 0, L_0x5580811a03e0;  alias, 1 drivers
v0x558081156fd0_0 .var "pc4_out", 31 0;
v0x558081157090_0 .net "pc_in", 31 0, L_0x558081147670;  alias, 1 drivers
v0x558081157150_0 .var "pc_out", 31 0;
v0x558081157230_0 .net "reset", 0 0, v0x5580811615b0_0;  alias, 1 drivers
S_0x558081157410 .scope module, "MEMWBBuffer" "MEM_WB" 3 289, 8 1 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regWrite_MEM";
    .port_info 2 /INPUT 1 "memToReg_MEM";
    .port_info 3 /INPUT 32 "ALUresult_MEM";
    .port_info 4 /INPUT 32 "readData_MEM";
    .port_info 5 /INPUT 5 "writeReg_MEM";
    .port_info 6 /OUTPUT 1 "regWrite_WB";
    .port_info 7 /OUTPUT 1 "memToReg_WB";
    .port_info 8 /OUTPUT 32 "ALUresult_WB";
    .port_info 9 /OUTPUT 32 "readData_WB";
    .port_info 10 /OUTPUT 5 "writeReg_WB";
v0x5580811575f0_0 .net "ALUresult_MEM", 31 0, v0x55808116f020_0;  alias, 1 drivers
v0x558081157720_0 .var "ALUresult_WB", 31 0;
v0x558081157800_0 .net "clk", 0 0, v0x55808118ff40_0;  alias, 1 drivers
v0x5580811578a0_0 .net "memToReg_MEM", 0 0, v0x55808117d260_0;  alias, 1 drivers
v0x558081157940_0 .var "memToReg_WB", 0 0;
v0x558081157a30_0 .net "readData_MEM", 31 0, v0x558081166230_0;  alias, 1 drivers
v0x558081157ad0_0 .var "readData_WB", 31 0;
v0x558081157b90_0 .net "regWrite_MEM", 0 0, v0x55808117d6e0_0;  alias, 1 drivers
v0x558081157c60_0 .var "regWrite_WB", 0 0;
v0x558081157d90_0 .net "writeReg_MEM", 4 0, v0x55808117d880_0;  alias, 1 drivers
v0x558081157e80_0 .var "writeReg_WB", 4 0;
S_0x558081158100 .scope module, "MuxExtend" "Mux2to1_32" 3 184, 5 101 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
v0x558081158300_0 .net "in1", 31 0, L_0x5580811a2080;  1 drivers
v0x558081158400_0 .net "in2", 31 0, L_0x5580811a26c0;  1 drivers
v0x5580811584e0_0 .var "out", 31 0;
v0x5580811585e0_0 .net "select", 0 0, v0x5580811630d0_0;  alias, 1 drivers
E_0x558081172090 .event edge, v0x5580811585e0_0, v0x558081158300_0, v0x558081158400_0;
S_0x558081158730 .scope module, "Mx1" "Mux3to1_32" 3 244, 5 65 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /OUTPUT 32 "out";
v0x5580811589e0_0 .net "in1", 31 0, v0x5580811558d0_0;  alias, 1 drivers
v0x558081158af0_0 .net "in2", 31 0, v0x558081154fd0_0;  alias, 1 drivers
v0x558081158bc0_0 .net "in3", 31 0, v0x558081155710_0;  alias, 1 drivers
v0x558081158cc0_0 .var "out", 31 0;
v0x558081158d60_0 .net "select", 1 0, v0x5580811543d0_0;  alias, 1 drivers
E_0x558081172240 .event edge, v0x5580811543d0_0, v0x5580811558d0_0, v0x558081154fd0_0, v0x558081155710_0;
S_0x558081158f20 .scope module, "Mx2" "Mux3to1_32" 3 245, 5 65 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /OUTPUT 32 "out";
v0x5580811591d0_0 .net "in1", 31 0, v0x558081155aa0_0;  alias, 1 drivers
v0x5580811592e0_0 .net "in2", 31 0, v0x558081154c70_0;  alias, 1 drivers
L_0x7f6e36e7f570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5580811593b0_0 .net "in3", 31 0, L_0x7f6e36e7f570;  1 drivers
v0x558081159480_0 .var "out", 31 0;
v0x558081159560_0 .net "select", 1 0, v0x558081154570_0;  alias, 1 drivers
E_0x5580811720d0 .event edge, v0x558081154570_0, v0x558081155aa0_0, v0x558081154c70_0, v0x5580811593b0_0;
S_0x558081159720 .scope module, "Mx3" "Mux3to1_5" 3 246, 5 83 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "select";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 5 "in2";
    .port_info 3 /INPUT 5 "in3";
    .port_info 4 /OUTPUT 5 "out";
v0x558081159aa0_0 .net "in1", 4 0, v0x558081154e10_0;  alias, 1 drivers
v0x558081159bb0_0 .net "in2", 4 0, v0x558081154ef0_0;  alias, 1 drivers
L_0x7f6e36e7f5b8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x558081159c80_0 .net "in3", 4 0, L_0x7f6e36e7f5b8;  1 drivers
v0x558081159d50_0 .var "out", 4 0;
v0x558081159e40_0 .net "select", 1 0, v0x558081155c50_0;  alias, 1 drivers
E_0x558081159a10 .event edge, v0x558081155c50_0, v0x558081154e10_0, v0x558081154ef0_0, v0x558081159c80_0;
S_0x558081159f90 .scope module, "MxWB" "Mux2to1_32" 3 305, 5 101 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
v0x55808115a1f0_0 .net "in1", 31 0, v0x558081157720_0;  alias, 1 drivers
v0x55808115a300_0 .net "in2", 31 0, v0x558081157ad0_0;  alias, 1 drivers
v0x55808115a3d0_0 .var "out", 31 0;
v0x55808115a4a0_0 .net "select", 0 0, v0x558081157940_0;  alias, 1 drivers
E_0x55808115a170 .event edge, v0x558081157940_0, v0x558081157720_0, v0x558081157ad0_0;
S_0x55808115a600 .scope module, "PC" "PCBuffer" 3 101, 9 1 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "PC_IN";
    .port_info 1 /OUTPUT 32 "PC_OUT";
L_0x558081147670 .functor BUFZ 32, v0x55808115b1d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55808115a840_0 .net "PC_IN", 31 0, v0x55808115b1d0_0;  alias, 1 drivers
v0x55808115a940_0 .net "PC_OUT", 31 0, L_0x558081147670;  alias, 1 drivers
S_0x55808115aa40 .scope module, "PC_Mux" "PCMux" 3 117, 5 1 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 2 "PCSrc";
    .port_info 4 /INPUT 32 "pc_plus";
    .port_info 5 /INPUT 32 "pc_jmp";
    .port_info 6 /INPUT 32 "pc_jmpr";
    .port_info 7 /INPUT 32 "pc_brnch";
    .port_info 8 /OUTPUT 32 "PC_OUT";
P_0x55808115ac20 .param/l "PC_BRANCH" 1 5 15, +C4<00000000000000000000000000000011>;
P_0x55808115ac60 .param/l "PC_JR" 1 5 14, +C4<00000000000000000000000000000010>;
P_0x55808115aca0 .param/l "PC_JUMP" 1 5 13, +C4<00000000000000000000000000000001>;
P_0x55808115ace0 .param/l "PC_PLUS4" 1 5 12, +C4<00000000000000000000000000000000>;
v0x55808115b0f0_0 .net "PCSrc", 1 0, v0x558081163820_0;  alias, 1 drivers
v0x55808115b1d0_0 .var "PC_OUT", 31 0;
v0x55808115b2c0_0 .net "clk", 0 0, v0x55808118ff40_0;  alias, 1 drivers
v0x55808115b390_0 .net "enable", 0 0, v0x558081161410_0;  alias, 1 drivers
v0x55808115b430_0 .net "pc_brnch", 31 0, L_0x5580811a10d0;  1 drivers
v0x55808115b4f0_0 .net "pc_jmp", 31 0, L_0x5580811a0ce0;  1 drivers
v0x55808115b5d0_0 .net "pc_jmpr", 31 0, v0x558081153830_0;  alias, 1 drivers
v0x55808115b6e0_0 .net "pc_plus", 31 0, L_0x5580811a03e0;  alias, 1 drivers
v0x55808115b7a0_0 .net "reset", 0 0, v0x558081190260_0;  alias, 1 drivers
S_0x55808115b9f0 .scope module, "PCplus4" "PCAdder" 3 105, 9 10 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "PC_IN";
    .port_info 1 /OUTPUT 32 "PC_OUT";
v0x55808115bbe0_0 .net "PC_IN", 31 0, L_0x558081147670;  alias, 1 drivers
v0x55808115bd10_0 .net "PC_OUT", 31 0, L_0x5580811a03e0;  alias, 1 drivers
L_0x7f6e36e7f018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55808115be20_0 .net/2u *"_ivl_0", 31 0, L_0x7f6e36e7f018;  1 drivers
L_0x5580811a03e0 .arith/sum 32, L_0x558081147670, L_0x7f6e36e7f018;
S_0x55808115bf40 .scope module, "ShamtExtend" "SignExtend" 3 186, 10 1 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 32 "out";
L_0x7f6e36e7f498 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55808115c160_0 .net/2u *"_ivl_0", 26 0, L_0x7f6e36e7f498;  1 drivers
v0x55808115c260_0 .net "in", 4 0, L_0x5580811a28b0;  1 drivers
v0x55808115c340_0 .net "out", 31 0, L_0x5580811a2580;  alias, 1 drivers
L_0x5580811a2580 .concat [ 5 27 0 0], L_0x5580811a28b0, L_0x7f6e36e7f498;
S_0x55808115c420 .scope module, "alu" "ALU" 3 250, 11 2 0, S_0x5580811503b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "ALUCtrl";
    .port_info 3 /OUTPUT 32 "result";
P_0x558081172b20 .param/l "ADD" 1 11 11, +C4<00000000000000000000000000000000>;
P_0x558081172b60 .param/l "ADDU" 1 11 12, +C4<00000000000000000000000000000001>;
P_0x558081172ba0 .param/l "AND" 1 11 15, +C4<00000000000000000000000000000100>;
P_0x558081172be0 .param/l "NOR" 1 11 16, +C4<00000000000000000000000000000101>;
P_0x558081172c20 .param/l "OR" 1 11 17, +C4<00000000000000000000000000000110>;
P_0x558081172c60 .param/l "SLL" 1 11 19, +C4<00000000000000000000000000001000>;
P_0x558081172ca0 .param/l "SLLV" 1 11 20, +C4<00000000000000000000000000001001>;
P_0x558081172ce0 .param/l "SLT" 1 11 25, +C4<00000000000000000000000000001110>;
P_0x558081172d20 .param/l "SRA" 1 11 23, +C4<00000000000000000000000000001100>;
P_0x558081172d60 .param/l "SRAV" 1 11 24, +C4<00000000000000000000000000001101>;
P_0x558081172da0 .param/l "SRL" 1 11 21, +C4<00000000000000000000000000001010>;
P_0x558081172de0 .param/l "SRLV" 1 11 22, +C4<00000000000000000000000000001011>;
P_0x558081172e20 .param/l "SUB" 1 11 13, +C4<00000000000000000000000000000010>;
P_0x558081172e60 .param/l "SUBU" 1 11 14, +C4<00000000000000000000000000000011>;
P_0x558081172ea0 .param/l "XOR" 1 11 18, +C4<00000000000000000000000000000111>;
v0x55808115ceb0_0 .net "ALUCtrl", 3 0, v0x558081154210_0;  alias, 1 drivers
v0x55808115cfc0_0 .var "Slt_reg", 31 0;
v0x55808115d080_0 .net "op1", 31 0, v0x558081158cc0_0;  alias, 1 drivers
v0x55808115d180_0 .net "op2", 31 0, v0x558081159480_0;  alias, 1 drivers
v0x55808115d250_0 .var "result", 31 0;
E_0x55808115ce40 .event edge, v0x558081154210_0, v0x558081158cc0_0, v0x558081159480_0, v0x55808115cfc0_0;
S_0x55808115d410 .scope module, "compRsRt" "Comparator" 3 199, 12 1 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "inData1";
    .port_info 1 /INPUT 32 "inData2";
    .port_info 2 /OUTPUT 1 "equalFlag";
v0x55808115d660_0 .net *"_ivl_0", 0 0, L_0x5580811a29a0;  1 drivers
L_0x7f6e36e7f4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55808115d740_0 .net/2u *"_ivl_2", 0 0, L_0x7f6e36e7f4e0;  1 drivers
L_0x7f6e36e7f528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55808115d820_0 .net/2u *"_ivl_4", 0 0, L_0x7f6e36e7f528;  1 drivers
v0x55808115d8e0_0 .net "equalFlag", 0 0, L_0x5580811a2a40;  alias, 1 drivers
v0x55808115d9a0_0 .net "inData1", 31 0, v0x558081153830_0;  alias, 1 drivers
v0x55808115dab0_0 .net "inData2", 31 0, v0x5580811539f0_0;  alias, 1 drivers
L_0x5580811a29a0 .cmp/eq 32, v0x558081153830_0, v0x5580811539f0_0;
L_0x5580811a2a40 .functor MUXZ 1, L_0x7f6e36e7f528, L_0x7f6e36e7f4e0, L_0x5580811a29a0, C4<>;
S_0x55808115dc40 .scope module, "control_unit" "ControlUnit" 3 141, 13 3 0, S_0x5580811503b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 5 "rs_reg";
    .port_info 2 /INPUT 5 "rt_reg";
    .port_info 3 /INPUT 6 "funct";
    .port_info 4 /INPUT 1 "regEqual_flag";
    .port_info 5 /INPUT 5 "writeReg_EX";
    .port_info 6 /INPUT 1 "regWrite_EX";
    .port_info 7 /INPUT 1 "regRead_EX";
    .port_info 8 /INPUT 5 "writeReg_MEM";
    .port_info 9 /INPUT 1 "regWrite_MEM";
    .port_info 10 /INPUT 1 "regRead_MEM";
    .port_info 11 /OUTPUT 1 "reg_write";
    .port_info 12 /OUTPUT 1 "mem_to_reg";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "mem_used";
    .port_info 15 /OUTPUT 2 "pc_src";
    .port_info 16 /OUTPUT 4 "ALU_control";
    .port_info 17 /OUTPUT 2 "ALU_src_A";
    .port_info 18 /OUTPUT 2 "ALU_src_B";
    .port_info 19 /OUTPUT 2 "reg_dst";
    .port_info 20 /OUTPUT 1 "ext_sign";
    .port_info 21 /OUTPUT 1 "regRead";
    .port_info 22 /OUTPUT 2 "fwd_a";
    .port_info 23 /OUTPUT 2 "fwd_b";
    .port_info 24 /OUTPUT 1 "fwd_m";
    .port_info 25 /OUTPUT 1 "enable_IF";
    .port_info 26 /OUTPUT 1 "enable_ID";
    .port_info 27 /OUTPUT 1 "reset_ID";
    .port_info 28 /OUTPUT 1 "reset_EX";
P_0x55808115df30 .param/l "ADD" 1 13 48, +C4<00000000000000000000000000000000>;
P_0x55808115df70 .param/l "ADDI" 1 13 87, C4<001000>;
P_0x55808115dfb0 .param/l "ADDIU" 1 13 88, C4<001001>;
P_0x55808115dff0 .param/l "ADDU" 1 13 49, +C4<00000000000000000000000000000001>;
P_0x55808115e030 .param/l "AND" 1 13 52, +C4<00000000000000000000000000000100>;
P_0x55808115e070 .param/l "ANDI" 1 13 91, C4<001100>;
P_0x55808115e0b0 .param/l "BEQ" 1 13 83, C4<000100>;
P_0x55808115e0f0 .param/l "BNE" 1 13 86, C4<000101>;
P_0x55808115e130 .param/l "J" 1 13 81, C4<000010>;
P_0x55808115e170 .param/l "JAL" 1 13 82, C4<000011>;
P_0x55808115e1b0 .param/l "LUI" 1 13 93, C4<001111>;
P_0x55808115e1f0 .param/l "LW" 1 13 96, C4<100011>;
P_0x55808115e230 .param/l "NOR" 1 13 53, +C4<00000000000000000000000000000101>;
P_0x55808115e270 .param/l "OR" 1 13 54, +C4<00000000000000000000000000000110>;
P_0x55808115e2b0 .param/l "ORI" 1 13 94, C4<001101>;
P_0x55808115e2f0 .param/l "R_ADD" 1 13 76, C4<100000>;
P_0x55808115e330 .param/l "R_ADDU" 1 13 77, C4<100001>;
P_0x55808115e370 .param/l "R_AND" 1 13 70, C4<100100>;
P_0x55808115e3b0 .param/l "R_JR" 1 13 75, C4<001000>;
P_0x55808115e3f0 .param/l "R_NOR" 1 13 85, C4<100111>;
P_0x55808115e430 .param/l "R_OR" 1 13 78, C4<100101>;
P_0x55808115e470 .param/l "R_SLL" 1 13 66, C4<000000>;
P_0x55808115e4b0 .param/l "R_SLLV" 1 13 72, C4<000100>;
P_0x55808115e4f0 .param/l "R_SLT" 1 13 79, C4<101010>;
P_0x55808115e530 .param/l "R_SLTU" 1 13 80, C4<101011>;
P_0x55808115e570 .param/l "R_SRA" 1 13 71, C4<000011>;
P_0x55808115e5b0 .param/l "R_SRAV" 1 13 74, C4<000111>;
P_0x55808115e5f0 .param/l "R_SRL" 1 13 67, C4<000010>;
P_0x55808115e630 .param/l "R_SRLV" 1 13 73, C4<000110>;
P_0x55808115e670 .param/l "R_SUB" 1 13 68, C4<100010>;
P_0x55808115e6b0 .param/l "R_SUBU" 1 13 69, C4<100011>;
P_0x55808115e6f0 .param/l "R_XOR" 1 13 84, C4<100110>;
P_0x55808115e730 .param/l "R_type" 1 13 65, C4<000000>;
P_0x55808115e770 .param/l "RegA_LNK" 1 13 40, +C4<00000000000000000000000000000010>;
P_0x55808115e7b0 .param/l "RegA_RS" 1 13 38, +C4<00000000000000000000000000000000>;
P_0x55808115e7f0 .param/l "RegA_SA" 1 13 39, +C4<00000000000000000000000000000001>;
P_0x55808115e830 .param/l "RegB_BNCH" 1 13 44, +C4<00000000000000000000000000000011>;
P_0x55808115e870 .param/l "RegB_IMM" 1 13 42, +C4<00000000000000000000000000000001>;
P_0x55808115e8b0 .param/l "RegB_LNK" 1 13 43, +C4<00000000000000000000000000000010>;
P_0x55808115e8f0 .param/l "RegB_RT" 1 13 41, +C4<00000000000000000000000000000000>;
P_0x55808115e930 .param/l "SLL" 1 13 56, +C4<00000000000000000000000000001000>;
P_0x55808115e970 .param/l "SLLV" 1 13 57, +C4<00000000000000000000000000001001>;
P_0x55808115e9b0 .param/l "SLT" 1 13 62, +C4<00000000000000000000000000001110>;
P_0x55808115e9f0 .param/l "SLTI" 1 13 89, C4<001010>;
P_0x55808115ea30 .param/l "SLTIU" 1 13 90, C4<001011>;
P_0x55808115ea70 .param/l "SRA" 1 13 60, +C4<00000000000000000000000000001100>;
P_0x55808115eab0 .param/l "SRAV" 1 13 61, +C4<00000000000000000000000000001101>;
P_0x55808115eaf0 .param/l "SRL" 1 13 58, +C4<00000000000000000000000000001010>;
P_0x55808115eb30 .param/l "SRLV" 1 13 59, +C4<00000000000000000000000000001011>;
P_0x55808115eb70 .param/l "SUB" 1 13 50, +C4<00000000000000000000000000000010>;
P_0x55808115ebb0 .param/l "SUBU" 1 13 51, +C4<00000000000000000000000000000011>;
P_0x55808115ebf0 .param/l "SW" 1 13 95, C4<101011>;
P_0x55808115ec30 .param/l "XOR" 1 13 55, +C4<00000000000000000000000000000111>;
P_0x55808115ec70 .param/l "XORI" 1 13 92, C4<001110>;
P_0x55808115ecb0 .param/l "regDest_LNK" 1 13 47, +C4<00000000000000000000000000000010>;
P_0x55808115ecf0 .param/l "regDest_RD" 1 13 45, +C4<00000000000000000000000000000000>;
P_0x55808115ed30 .param/l "regDest_RT" 1 13 46, +C4<00000000000000000000000000000001>;
v0x558081160c90_0 .var "ALU_control", 3 0;
v0x558081162e00_0 .var "ALU_src_A", 1 0;
v0x558081162ea0_0 .var "ALU_src_B", 1 0;
v0x558081162f40_0 .net "enable_ID", 0 0, v0x558081161320_0;  alias, 1 drivers
v0x558081162fe0_0 .net "enable_IF", 0 0, v0x558081161410_0;  alias, 1 drivers
v0x5580811630d0_0 .var "ext_sign", 0 0;
v0x558081163170_0 .net "funct", 5 0, L_0x5580811a14e0;  1 drivers
v0x558081163210_0 .net "fwd_a", 1 0, v0x558081161ca0_0;  alias, 1 drivers
v0x5580811632b0_0 .net "fwd_b", 1 0, v0x558081161de0_0;  alias, 1 drivers
v0x558081163370_0 .net "fwd_m", 0 0, v0x558081161ef0_0;  alias, 1 drivers
v0x558081163410_0 .var "is_link", 0 0;
v0x558081163500_0 .var "is_store", 0 0;
v0x5580811635a0_0 .var "mem_to_reg", 0 0;
v0x558081163640_0 .var "mem_used", 0 0;
v0x5580811636e0_0 .var "mem_write", 0 0;
v0x558081163780_0 .net "opcode", 5 0, L_0x5580811a1210;  1 drivers
v0x558081163820_0 .var "pc_src", 1 0;
v0x5580811639d0_0 .net "regEqual_flag", 0 0, L_0x5580811a2a40;  alias, 1 drivers
v0x558081163a70_0 .var "regRead", 0 0;
v0x558081163b40_0 .net "regRead_EX", 0 0, v0x558081156000_0;  alias, 1 drivers
v0x558081163be0_0 .net "regRead_MEM", 0 0, v0x55808117d560_0;  alias, 1 drivers
v0x558081163cd0_0 .net "regWrite_EX", 0 0, v0x558081156170_0;  alias, 1 drivers
v0x558081163d70_0 .net "regWrite_MEM", 0 0, v0x55808117d6e0_0;  alias, 1 drivers
v0x558081163e10_0 .var "reg_dst", 1 0;
v0x558081163eb0_0 .var "reg_write", 0 0;
v0x558081163f80_0 .net "reset_EX", 0 0, v0x558081161680_0;  alias, 1 drivers
v0x558081164020_0 .net "reset_ID", 0 0, v0x5580811615b0_0;  alias, 1 drivers
v0x5580811640c0_0 .var "rs_flag", 0 0;
v0x558081164190_0 .net "rs_reg", 4 0, L_0x5580811a1340;  1 drivers
v0x558081164260_0 .var "rt_flag", 0 0;
v0x558081164330_0 .net "rt_reg", 4 0, L_0x5580811a1440;  1 drivers
v0x558081164400_0 .net "writeReg_EX", 4 0, v0x558081159d50_0;  alias, 1 drivers
v0x5580811644a0_0 .net "writeReg_MEM", 4 0, v0x55808117d880_0;  alias, 1 drivers
E_0x558081160a30 .event edge, v0x558081163780_0, v0x558081163170_0, v0x55808115d8e0_0;
S_0x558081160a90 .scope module, "HazardCtrl" "HazardUnit" 13 365, 14 1 0, S_0x55808115dc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "addr_rs";
    .port_info 1 /INPUT 5 "addr_rt";
    .port_info 2 /INPUT 1 "rs_used";
    .port_info 3 /INPUT 1 "rt_used";
    .port_info 4 /INPUT 1 "is_link";
    .port_info 5 /INPUT 5 "writeReg1";
    .port_info 6 /INPUT 1 "regWrite1";
    .port_info 7 /INPUT 1 "readFlag1";
    .port_info 8 /INPUT 5 "writeReg2";
    .port_info 9 /INPUT 1 "regWrite2";
    .port_info 10 /INPUT 1 "readFlag2";
    .port_info 11 /INPUT 1 "storeFlag";
    .port_info 12 /OUTPUT 2 "fwd_a";
    .port_info 13 /OUTPUT 2 "fwd_b";
    .port_info 14 /OUTPUT 1 "fwd_m";
    .port_info 15 /OUTPUT 1 "enable_1";
    .port_info 16 /OUTPUT 1 "enable2";
    .port_info 17 /OUTPUT 1 "reset1";
    .port_info 18 /OUTPUT 1 "reset2";
v0x5580811618b0_0 .net "addr_rs", 4 0, L_0x5580811a1340;  alias, 1 drivers
v0x5580811619b0_0 .net "addr_rt", 4 0, L_0x5580811a1440;  alias, 1 drivers
v0x558081161a90_0 .net "enable2", 0 0, v0x558081161320_0;  alias, 1 drivers
v0x558081161bb0_0 .net "enable_1", 0 0, v0x558081161410_0;  alias, 1 drivers
v0x558081161ca0_0 .var "fwd_a", 1 0;
v0x558081161de0_0 .var "fwd_b", 1 0;
v0x558081161ef0_0 .var "fwd_m", 0 0;
v0x558081161f90_0 .net "is_link", 0 0, v0x558081163410_0;  1 drivers
v0x558081162030_0 .net "readFlag1", 0 0, v0x558081156000_0;  alias, 1 drivers
v0x5580811620d0_0 .net "readFlag2", 0 0, v0x55808117d560_0;  alias, 1 drivers
v0x558081162170_0 .net "regWrite1", 0 0, v0x558081156170_0;  alias, 1 drivers
v0x558081162260_0 .net "regWrite2", 0 0, v0x55808117d6e0_0;  alias, 1 drivers
v0x558081162350_0 .net "reset1", 0 0, v0x5580811615b0_0;  alias, 1 drivers
v0x558081162440_0 .net "reset2", 0 0, v0x558081161680_0;  alias, 1 drivers
v0x558081162530_0 .net "rs_used", 0 0, v0x5580811640c0_0;  1 drivers
v0x5580811625d0_0 .net "rt_used", 0 0, v0x558081164260_0;  1 drivers
v0x558081162670_0 .var "stall", 0 0;
v0x558081162820_0 .net "storeFlag", 0 0, v0x558081163500_0;  1 drivers
v0x5580811628c0_0 .net "writeReg1", 4 0, v0x558081159d50_0;  alias, 1 drivers
v0x5580811629b0_0 .net "writeReg2", 4 0, v0x55808117d880_0;  alias, 1 drivers
E_0x558081160f00/0 .event edge, v0x558081162530_0, v0x5580811618b0_0, v0x55808117d7a0_0, v0x55808117d620_0;
E_0x558081160f00/1 .event edge, v0x55808117d4a0_0, v0x55808117d880_0, v0x55808117d6e0_0, v0x55808117d560_0;
E_0x558081160f00/2 .event edge, v0x5580811625d0_0, v0x5580811619b0_0, v0x558081162820_0;
E_0x558081160f00 .event/or E_0x558081160f00/0, E_0x558081160f00/1, E_0x558081160f00/2;
S_0x558081160fc0 .scope module, "StallUnit" "Staller" 14 63, 14 68 0, S_0x558081160a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "is_link";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /OUTPUT 1 "enable_1";
    .port_info 3 /OUTPUT 1 "enable2";
    .port_info 4 /OUTPUT 1 "reset1";
    .port_info 5 /OUTPUT 1 "reset2";
v0x558081161320_0 .var "enable2", 0 0;
v0x558081161410_0 .var "enable_1", 0 0;
v0x5580811614e0_0 .net "is_link", 0 0, v0x558081163410_0;  alias, 1 drivers
v0x5580811615b0_0 .var "reset1", 0 0;
v0x558081161680_0 .var "reset2", 0 0;
v0x558081161770_0 .net "stall", 0 0, v0x558081162670_0;  1 drivers
E_0x5580811612a0 .event edge, v0x558081161770_0, v0x5580811614e0_0;
S_0x558081164b40 .scope module, "instruction_RAM" "InstructionRAM" 3 110, 15 5 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /OUTPUT 32 "DATA";
v0x558081164fd0_0 .net "CLOCK", 0 0, v0x55808118ff40_0;  alias, 1 drivers
v0x558081165090_0 .var "DATA", 31 0;
L_0x7f6e36e7f0f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x558081165180_0 .net "DATA_0", 63 0, L_0x7f6e36e7f0f0;  1 drivers
L_0x7f6e36e7f180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558081165250_0 .net "ENABLE", 0 0, L_0x7f6e36e7f180;  1 drivers
v0x558081165310_0 .net "FETCH_ADDRESS", 31 0, L_0x5580811a09c0;  1 drivers
v0x558081165440 .array "RAM", 511 0, 31 0;
o0x7f6e36ecb588 .functor BUFZ 1, C4<z>; HiZ drive
v0x558081165500_0 .net "RESET", 0 0, o0x7f6e36ecb588;  0 drivers
L_0x7f6e36e7f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5580811655c0_0 .net/2u *"_ivl_0", 31 0, L_0x7f6e36e7f060;  1 drivers
L_0x7f6e36e7f0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5580811656a0_0 .net/2u *"_ivl_4", 31 0, L_0x7f6e36e7f0a8;  1 drivers
v0x558081165780_0 .net/s "c$wild_app_arg", 63 0, L_0x5580811a0510;  1 drivers
v0x558081165860_0 .net/s "c$wild_app_arg_0", 63 0, L_0x5580811a0600;  1 drivers
v0x558081165940_0 .net/s "wild", 63 0, L_0x5580811a0510;  alias, 1 drivers
v0x558081165a00_0 .net/s "wild_0", 63 0, L_0x5580811a0600;  alias, 1 drivers
v0x558081165ad0_0 .net "x1", 31 0, L_0x5580811a07e0;  1 drivers
L_0x7f6e36e7f138 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x558081165b90_0 .net "x1_projection", 63 0, L_0x7f6e36e7f138;  1 drivers
L_0x5580811a0510 .concat [ 32 32 0 0], L_0x5580811a09c0, L_0x7f6e36e7f060;
L_0x5580811a0600 .concat [ 32 32 0 0], L_0x5580811a07e0, L_0x7f6e36e7f0a8;
L_0x5580811a07e0 .part L_0x7f6e36e7f138, 32, 32;
S_0x558081164dd0 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 15 41, 15 41 0, S_0x558081164b40;
 .timescale -13 -13;
S_0x558081165d40 .scope module, "main_memory" "MainMemory" 3 280, 16 5 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "ENABLE";
    .port_info 3 /INPUT 32 "FETCH_ADDRESS";
    .port_info 4 /INPUT 65 "EDIT_SERIAL";
    .port_info 5 /OUTPUT 32 "DATA";
v0x558081166170_0 .net "CLOCK", 0 0, v0x55808118ff40_0;  alias, 1 drivers
v0x558081166230_0 .var "DATA", 31 0;
v0x558081166340 .array "DATA_RAM", 511 0, 31 0;
v0x5580811663e0_0 .net "EDIT_SERIAL", 64 0, L_0x5580811a3c40;  1 drivers
v0x5580811664c0_0 .net "ENABLE", 0 0, v0x55808117d020_0;  alias, 1 drivers
v0x5580811665b0_0 .net "FETCH_ADDRESS", 31 0, L_0x5580811a3770;  1 drivers
o0x7f6e36ecb828 .functor BUFZ 1, C4<z>; HiZ drive
v0x558081166670_0 .net "RESET", 0 0, o0x7f6e36ecb828;  0 drivers
L_0x7f6e36e7f600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558081166730_0 .net/2u *"_ivl_0", 31 0, L_0x7f6e36e7f600;  1 drivers
L_0x7f6e36e7f6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558081166810_0 .net/2u *"_ivl_14", 31 0, L_0x7f6e36e7f6d8;  1 drivers
v0x5580811668f0_0 .net *"_ivl_21", 0 0, L_0x5580811a3400;  1 drivers
L_0x7f6e36e7f720 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5580811669d0_0 .net *"_ivl_22", 63 0, L_0x7f6e36e7f720;  1 drivers
v0x558081166ab0_0 .net *"_ivl_5", 0 0, L_0x5580811a2e70;  1 drivers
L_0x7f6e36e7f648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558081166b90_0 .net/2u *"_ivl_6", 0 0, L_0x7f6e36e7f648;  1 drivers
L_0x7f6e36e7f690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558081166c70_0 .net/2u *"_ivl_8", 0 0, L_0x7f6e36e7f690;  1 drivers
v0x558081166d50_0 .net "a1", 63 0, L_0x5580811a32d0;  1 drivers
v0x558081166e30_0 .net "c$app_arg", 0 0, L_0x5580811a2f10;  1 drivers
v0x558081166ef0_0 .net "c$i", 31 0, L_0x5580811a30a0;  1 drivers
v0x558081166fd0_0 .net/s "c$wild_app_arg", 63 0, L_0x5580811a2d30;  1 drivers
v0x5580811670b0_0 .net/s "c$wild_app_arg_0", 63 0, L_0x5580811a3140;  1 drivers
v0x558081167190_0 .net "ds", 63 0, L_0x5580811a34a0;  1 drivers
v0x558081167270_0 .var/i "i", 31 0;
v0x558081167350_0 .var "ram_init", 16383 0;
v0x558081167430_0 .net/s "wild", 63 0, L_0x5580811a2d30;  alias, 1 drivers
v0x5580811674f0_0 .net/s "wild_0", 63 0, L_0x5580811a3140;  alias, 1 drivers
L_0x5580811a2d30 .concat [ 32 32 0 0], L_0x5580811a3770, L_0x7f6e36e7f600;
L_0x5580811a2e70 .part L_0x5580811a3c40, 64, 1;
L_0x5580811a2f10 .functor MUXZ 1, L_0x7f6e36e7f690, L_0x7f6e36e7f648, L_0x5580811a2e70, C4<>;
L_0x5580811a30a0 .part L_0x5580811a34a0, 32, 32;
L_0x5580811a3140 .concat [ 32 32 0 0], L_0x5580811a30a0, L_0x7f6e36e7f6d8;
L_0x5580811a32d0 .part L_0x5580811a3c40, 0, 64;
L_0x5580811a3400 .part L_0x5580811a3c40, 64, 1;
L_0x5580811a34a0 .functor MUXZ 64, L_0x7f6e36e7f720, L_0x5580811a32d0, L_0x5580811a3400, C4<>;
S_0x558081165f70 .scope begin, "DATA_blockRam" "DATA_blockRam" 16 51, 16 51 0, S_0x558081165d40;
 .timescale -13 -13;
S_0x5580811676a0 .scope module, "register_file" "RegisterFile" 3 173, 17 1 0, S_0x5580811503b0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 5 "in2";
    .port_info 3 /INPUT 5 "in3";
    .port_info 4 /OUTPUT 32 "rd1";
    .port_info 5 /OUTPUT 32 "rd2";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /INPUT 32 "writeData";
v0x558081168740_0 .net *"_ivl_10", 6 0, L_0x5580811a17d0;  1 drivers
v0x558081168840_0 .net *"_ivl_16", 6 0, L_0x5580811a1a00;  1 drivers
L_0x7f6e36e7f3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558081168920_0 .net *"_ivl_19", 1 0, L_0x7f6e36e7f3c0;  1 drivers
L_0x7f6e36e7f408 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x5580811689e0_0 .net/2u *"_ivl_20", 6 0, L_0x7f6e36e7f408;  1 drivers
v0x558081168ac0_0 .net *"_ivl_22", 6 0, L_0x5580811a1b40;  1 drivers
v0x558081168bf0_0 .net *"_ivl_4", 6 0, L_0x5580811a1690;  1 drivers
L_0x7f6e36e7f2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558081168cd0_0 .net *"_ivl_7", 1 0, L_0x7f6e36e7f2e8;  1 drivers
L_0x7f6e36e7f330 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x558081168db0_0 .net/2u *"_ivl_8", 6 0, L_0x7f6e36e7f330;  1 drivers
v0x558081168e90_0 .net "clk", 0 0, v0x55808118ff40_0;  alias, 1 drivers
v0x558081168f30_0 .net "in1", 4 0, L_0x5580811a1d10;  1 drivers
v0x558081168ff0_0 .net "in2", 4 0, L_0x5580811a1ec0;  1 drivers
v0x5580811690c0_0 .net "in3", 4 0, v0x558081157e80_0;  alias, 1 drivers
v0x558081169190_0 .net "rd1", 31 0, v0x558081167e20_0;  alias, 1 drivers
v0x558081169230_0 .net "rd2", 31 0, v0x5580811684d0_0;  alias, 1 drivers
v0x558081169340 .array "rgFile", 31 1, 31 0;
v0x558081169400_0 .net "write", 0 0, v0x558081157c60_0;  alias, 1 drivers
v0x5580811694a0_0 .net "writeData", 31 0, v0x55808115a3d0_0;  alias, 1 drivers
E_0x5580811611c0 .event negedge, v0x5580810049a0_0;
L_0x5580811a15f0 .array/port v0x558081169340, L_0x5580811a17d0;
L_0x5580811a1690 .concat [ 5 2 0 0], L_0x5580811a1d10, L_0x7f6e36e7f2e8;
L_0x5580811a17d0 .arith/sub 7, L_0x5580811a1690, L_0x7f6e36e7f330;
L_0x5580811a1960 .array/port v0x558081169340, L_0x5580811a1b40;
L_0x5580811a1a00 .concat [ 5 2 0 0], L_0x5580811a1ec0, L_0x7f6e36e7f3c0;
L_0x5580811a1b40 .arith/sub 7, L_0x5580811a1a00, L_0x7f6e36e7f408;
S_0x558081167990 .scope module, "RegMx1" "Mux2to1_reg" 17 21, 5 117 0, S_0x5580811676a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 5 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
L_0x7f6e36e7f2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558081167c40_0 .net "in1", 31 0, L_0x7f6e36e7f2a0;  1 drivers
v0x558081167d40_0 .net "in2", 31 0, L_0x5580811a15f0;  1 drivers
v0x558081167e20_0 .var "out", 31 0;
v0x558081167f20_0 .net "select", 4 0, L_0x5580811a1d10;  alias, 1 drivers
E_0x558081167bc0 .event edge, v0x558081167f20_0, v0x558081167c40_0, v0x558081167d40_0;
S_0x558081168090 .scope module, "RegMx2" "Mux2to1_reg" 17 22, 5 117 0, S_0x5580811676a0;
 .timescale -13 -13;
    .port_info 0 /INPUT 5 "select";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /OUTPUT 32 "out";
L_0x7f6e36e7f378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5580811682f0_0 .net "in1", 31 0, L_0x7f6e36e7f378;  1 drivers
v0x5580811683f0_0 .net "in2", 31 0, L_0x5580811a1960;  1 drivers
v0x5580811684d0_0 .var "out", 31 0;
v0x5580811685d0_0 .net "select", 4 0, L_0x5580811a1ec0;  alias, 1 drivers
E_0x558081168290 .event edge, v0x5580811685d0_0, v0x5580811682f0_0, v0x5580811683f0_0;
    .scope S_0x558081164b40;
T_0 ;
    %vpi_call 15 38 "$readmemb", "CPU_instruction.bin", v0x558081165440 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x558081164b40;
T_1 ;
    %wait E_0x5580810416a0;
    %fork t_1, S_0x558081164dd0;
    %jmp t_0;
    .scope S_0x558081164dd0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x558081165250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x558081165180_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x558081165a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558081165440, 0, 4;
T_1.0 ;
    %load/vec4 v0x558081165250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 4, v0x558081165940_0;
    %load/vec4a v0x558081165440, 4;
    %assign/vec4 v0x558081165090_0, 0;
T_1.2 ;
    %end;
    .scope S_0x558081164b40;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55808115aa40;
T_2 ;
    %wait E_0x5580810416a0;
    %load/vec4 v0x55808115b7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55808115b1d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55808115b390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55808115b0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x55808115b6e0_0;
    %assign/vec4 v0x55808115b1d0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x55808115b4f0_0;
    %assign/vec4 v0x55808115b1d0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x55808115b5d0_0;
    %assign/vec4 v0x55808115b1d0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x55808115b430_0;
    %assign/vec4 v0x55808115b1d0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558081156880;
T_3 ;
    %wait E_0x5580810416a0;
    %load/vec4 v0x558081157230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558081156dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558081156fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558081157150_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x558081156c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x558081157090_0;
    %assign/vec4 v0x558081157150_0, 0;
    %load/vec4 v0x558081156ec0_0;
    %assign/vec4 v0x558081156fd0_0, 0;
    %load/vec4 v0x558081156d10_0;
    %assign/vec4 v0x558081156dd0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558081160fc0;
T_4 ;
    %wait E_0x5580811612a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081161410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081161320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811615b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081161680_0, 0, 1;
    %load/vec4 v0x558081161770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081161410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081161320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081161680_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5580811614e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811615b0_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x558081160a90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081162670_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x558081160a90;
T_6 ;
    %wait E_0x558081160f00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081162670_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081161ca0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081161de0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081161ef0_0, 0, 1;
    %load/vec4 v0x558081162530_0;
    %load/vec4 v0x5580811618b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5580811618b0_0;
    %load/vec4 v0x5580811628c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558081162170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x558081162030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081162670_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081161ca0_0, 0, 2;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5580811618b0_0;
    %load/vec4 v0x5580811629b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558081162260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x5580811620d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x558081161ca0_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558081161ca0_0, 0, 2;
T_6.9 ;
T_6.6 ;
T_6.3 ;
T_6.0 ;
    %load/vec4 v0x5580811625d0_0;
    %load/vec4 v0x5580811619b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x5580811619b0_0;
    %load/vec4 v0x5580811628c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558081162170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x558081162030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x558081162820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081161ef0_0, 0, 1;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081162670_0, 0, 1;
T_6.17 ;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081161de0_0, 0, 2;
T_6.15 ;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x5580811619b0_0;
    %load/vec4 v0x5580811629b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558081162260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v0x5580811620d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x558081161de0_0, 0, 2;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558081161de0_0, 0, 2;
T_6.21 ;
T_6.18 ;
T_6.13 ;
T_6.10 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55808115dc40;
T_7 ;
    %wait E_0x558081160a30;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163820_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811630d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811636e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081163640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081163a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081163500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081163410_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %load/vec4 v0x558081163780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.12;
T_7.0 ;
    %load/vec4 v0x558081163170_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %jmp T_7.29;
T_7.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.17 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.18 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.19 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.21 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.23 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.24 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.25 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.26 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.27 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.29;
T_7.28 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558081163820_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163410_0, 0, 1;
    %jmp T_7.29;
T_7.29 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811630d0_0, 0, 1;
    %jmp T_7.12;
T_7.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811630d0_0, 0, 1;
    %jmp T_7.12;
T_7.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811630d0_0, 0, 1;
    %jmp T_7.12;
T_7.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811630d0_0, 0, 1;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811630d0_0, 0, 1;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163640_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811630d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811636e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811630d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.12;
T_7.8 ;
    %load/vec4 v0x5580811639d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x558081163820_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163410_0, 0, 1;
T_7.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811630d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.12;
T_7.9 ;
    %load/vec4 v0x5580811639d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.32, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x558081163820_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163410_0, 0, 1;
T_7.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811630d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580811640c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081164260_0, 0, 1;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081163820_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163410_0, 0, 1;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558081163820_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558081160c90_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558081162e00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558081162ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580811635a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558081163e10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081163410_0, 0, 1;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x558081167990;
T_8 ;
    %wait E_0x558081167bc0;
    %load/vec4 v0x558081167f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %load/vec4 v0x558081167d40_0;
    %store/vec4 v0x558081167e20_0, 0, 32;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x558081167c40_0;
    %store/vec4 v0x558081167e20_0, 0, 32;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x558081168090;
T_9 ;
    %wait E_0x558081168290;
    %load/vec4 v0x5580811685d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %load/vec4 v0x5580811683f0_0;
    %store/vec4 v0x5580811684d0_0, 0, 32;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x5580811682f0_0;
    %store/vec4 v0x5580811684d0_0, 0, 32;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5580811676a0;
T_10 ;
    %wait E_0x5580811611c0;
    %load/vec4 v0x558081169400_0;
    %load/vec4 v0x5580811690c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5580811694a0_0;
    %load/vec4 v0x5580811690c0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558081169340, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x558081158100;
T_11 ;
    %wait E_0x558081172090;
    %load/vec4 v0x5580811585e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x558081158300_0;
    %store/vec4 v0x5580811584e0_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x558081158400_0;
    %store/vec4 v0x5580811584e0_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55808117dc60;
T_12 ;
    %wait E_0x558081026ec0;
    %load/vec4 v0x558081153910_0;
    %store/vec4 v0x558081153830_0, 0, 32;
    %load/vec4 v0x558081153ad0_0;
    %store/vec4 v0x5580811539f0_0, 0, 32;
    %load/vec4 v0x55808117e010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x558081153910_0;
    %store/vec4 v0x558081153830_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x558081122180_0;
    %store/vec4 v0x558081153830_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x55808117df70_0;
    %store/vec4 v0x558081153830_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x55808117e190_0;
    %store/vec4 v0x558081153830_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55808117e0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x558081153ad0_0;
    %store/vec4 v0x5580811539f0_0, 0, 32;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x558081122180_0;
    %store/vec4 v0x5580811539f0_0, 0, 32;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x55808117df70_0;
    %store/vec4 v0x5580811539f0_0, 0, 32;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0x55808117e190_0;
    %store/vec4 v0x5580811539f0_0, 0, 32;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x558081153cd0;
T_13 ;
    %wait E_0x5580810416a0;
    %load/vec4 v0x5580811562e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558081156170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558081156000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558081155430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580811555a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558081155230_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558081154210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5580811543d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558081154570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558081155c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5580811558d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558081155aa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558081154c70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558081154e10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558081154780_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558081154920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558081154b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558081154fd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558081154ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558081155710_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x558081156240_0;
    %assign/vec4 v0x558081156170_0, 0;
    %load/vec4 v0x5580811552d0_0;
    %assign/vec4 v0x558081156000_0, 0;
    %load/vec4 v0x5580811560d0_0;
    %assign/vec4 v0x558081155430_0, 0;
    %load/vec4 v0x558081155500_0;
    %assign/vec4 v0x5580811555a0_0, 0;
    %load/vec4 v0x558081155670_0;
    %assign/vec4 v0x558081155230_0, 0;
    %load/vec4 v0x5580811542f0_0;
    %assign/vec4 v0x558081154210_0, 0;
    %load/vec4 v0x5580811546a0_0;
    %assign/vec4 v0x558081154570_0, 0;
    %load/vec4 v0x558081155b60_0;
    %assign/vec4 v0x558081155aa0_0, 0;
    %load/vec4 v0x558081154d30_0;
    %assign/vec4 v0x558081154c70_0, 0;
    %load/vec4 v0x558081154490_0;
    %assign/vec4 v0x5580811543d0_0, 0;
    %load/vec4 v0x558081155f20_0;
    %assign/vec4 v0x558081155c50_0, 0;
    %load/vec4 v0x5580811559b0_0;
    %assign/vec4 v0x5580811558d0_0, 0;
    %load/vec4 v0x5580811550b0_0;
    %assign/vec4 v0x558081154fd0_0, 0;
    %load/vec4 v0x558081155370_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x558081154ef0_0, 0;
    %load/vec4 v0x558081155370_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x558081154e10_0, 0;
    %load/vec4 v0x558081154860_0;
    %assign/vec4 v0x558081154780_0, 0;
    %load/vec4 v0x558081154a70_0;
    %assign/vec4 v0x558081154920_0, 0;
    %load/vec4 v0x558081154bd0_0;
    %assign/vec4 v0x558081154b30_0, 0;
    %load/vec4 v0x5580811557f0_0;
    %assign/vec4 v0x558081155710_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x558081158730;
T_14 ;
    %wait E_0x558081172240;
    %load/vec4 v0x558081158d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %jmp T_14.3;
T_14.0 ;
    %load/vec4 v0x5580811589e0_0;
    %store/vec4 v0x558081158cc0_0, 0, 32;
    %jmp T_14.3;
T_14.1 ;
    %load/vec4 v0x558081158af0_0;
    %store/vec4 v0x558081158cc0_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x558081158bc0_0;
    %store/vec4 v0x558081158cc0_0, 0, 32;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x558081158f20;
T_15 ;
    %wait E_0x5580811720d0;
    %load/vec4 v0x558081159560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x5580811591d0_0;
    %store/vec4 v0x558081159480_0, 0, 32;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x5580811592e0_0;
    %store/vec4 v0x558081159480_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5580811593b0_0;
    %store/vec4 v0x558081159480_0, 0, 32;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x558081159720;
T_16 ;
    %wait E_0x558081159a10;
    %load/vec4 v0x558081159e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0x558081159aa0_0;
    %store/vec4 v0x558081159d50_0, 0, 5;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v0x558081159bb0_0;
    %store/vec4 v0x558081159d50_0, 0, 5;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x558081159c80_0;
    %store/vec4 v0x558081159d50_0, 0, 5;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55808115c420;
T_17 ;
    %wait E_0x55808115ce40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %load/vec4 v0x55808115ceb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %jmp T_17.15;
T_17.0 ;
    %load/vec4 v0x55808115d080_0;
    %load/vec4 v0x55808115d180_0;
    %add;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.1 ;
    %load/vec4 v0x55808115d080_0;
    %load/vec4 v0x55808115d180_0;
    %add;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.2 ;
    %load/vec4 v0x55808115d080_0;
    %load/vec4 v0x55808115d180_0;
    %sub;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.3 ;
    %load/vec4 v0x55808115d080_0;
    %load/vec4 v0x55808115d180_0;
    %sub;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.4 ;
    %load/vec4 v0x55808115d080_0;
    %load/vec4 v0x55808115d180_0;
    %and;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.5 ;
    %load/vec4 v0x55808115d080_0;
    %load/vec4 v0x55808115d180_0;
    %or;
    %inv;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.6 ;
    %load/vec4 v0x55808115d080_0;
    %load/vec4 v0x55808115d180_0;
    %or;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.7 ;
    %load/vec4 v0x55808115d080_0;
    %load/vec4 v0x55808115d180_0;
    %xor;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.8 ;
    %load/vec4 v0x55808115d080_0;
    %load/vec4 v0x55808115d180_0;
    %sub;
    %store/vec4 v0x55808115cfc0_0, 0, 32;
    %load/vec4 v0x55808115cfc0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.9 ;
    %load/vec4 v0x55808115d180_0;
    %ix/getv 4, v0x55808115d080_0;
    %shiftl 4;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.10 ;
    %load/vec4 v0x55808115d180_0;
    %load/vec4 v0x55808115d080_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.11 ;
    %load/vec4 v0x55808115d180_0;
    %ix/getv 4, v0x55808115d080_0;
    %shiftr 4;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.12 ;
    %load/vec4 v0x55808115d180_0;
    %load/vec4 v0x55808115d080_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.13 ;
    %load/vec4 v0x55808115d180_0;
    %ix/getv 4, v0x55808115d080_0;
    %shiftr/s 4;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.14 ;
    %load/vec4 v0x55808115d180_0;
    %load/vec4 v0x55808115d080_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55808115d250_0, 0, 32;
    %jmp T_17.15;
T_17.15 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x558081141780;
T_18 ;
    %wait E_0x5580810416a0;
    %load/vec4 v0x55808117d620_0;
    %assign/vec4 v0x55808117d6e0_0, 0;
    %load/vec4 v0x55808117d1a0_0;
    %assign/vec4 v0x55808117d260_0, 0;
    %load/vec4 v0x55808117d320_0;
    %assign/vec4 v0x55808117d3e0_0, 0;
    %load/vec4 v0x55808117d0e0_0;
    %assign/vec4 v0x55808117d020_0, 0;
    %load/vec4 v0x558081123d70_0;
    %assign/vec4 v0x55808116f020_0, 0;
    %load/vec4 v0x55808117d7a0_0;
    %assign/vec4 v0x55808117d880_0, 0;
    %load/vec4 v0x55808117d4a0_0;
    %assign/vec4 v0x55808117d560_0, 0;
    %load/vec4 v0x5580811264b0_0;
    %assign/vec4 v0x558081147790_0, 0;
    %load/vec4 v0x5580810dfee0_0;
    %assign/vec4 v0x55808117cf40_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x558081165d40;
T_19 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v0x558081167350_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558081167270_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x558081167270_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0x558081167350_0;
    %load/vec4 v0x558081167270_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v0x558081167270_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0x558081166340, 4, 0;
    %load/vec4 v0x558081167270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558081167270_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x558081165d40;
T_20 ;
    %wait E_0x5580810416a0;
    %fork t_3, S_0x558081165f70;
    %jmp t_2;
    .scope S_0x558081165f70;
t_3 ;
    %load/vec4 v0x558081166e30_0;
    %load/vec4 v0x5580811664c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x558081167190_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x5580811674f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558081166340, 0, 4;
T_20.0 ;
    %load/vec4 v0x5580811664c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %ix/getv/s 4, v0x558081167430_0;
    %load/vec4a v0x558081166340, 4;
    %assign/vec4 v0x558081166230_0, 0;
T_20.2 ;
    %end;
    .scope S_0x558081165d40;
t_2 %join;
    %jmp T_20;
    .thread T_20;
    .scope S_0x558081157410;
T_21 ;
    %wait E_0x5580810416a0;
    %load/vec4 v0x558081157b90_0;
    %assign/vec4 v0x558081157c60_0, 0;
    %load/vec4 v0x5580811575f0_0;
    %assign/vec4 v0x558081157720_0, 0;
    %load/vec4 v0x558081157a30_0;
    %assign/vec4 v0x558081157ad0_0, 0;
    %load/vec4 v0x5580811578a0_0;
    %assign/vec4 v0x558081157940_0, 0;
    %load/vec4 v0x558081157d90_0;
    %assign/vec4 v0x558081157e80_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x558081159f90;
T_22 ;
    %wait E_0x55808115a170;
    %load/vec4 v0x55808115a4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %jmp T_22.2;
T_22.0 ;
    %load/vec4 v0x55808115a1f0_0;
    %store/vec4 v0x55808115a3d0_0, 0, 32;
    %jmp T_22.2;
T_22.1 ;
    %load/vec4 v0x55808115a300_0;
    %store/vec4 v0x55808115a3d0_0, 0, 32;
    %jmp T_22.2;
T_22.2 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55808116fe90;
T_23 ;
    %vpi_call 2 13 "$dumpfile", "test_cpu.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55808116fe90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55808118ff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081190260_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55808118ffe0_0, 0, 32;
    %vpi_func 2 18 "$fopen" 32, "data.bin", "w" {0 0 0};
    %store/vec4 v0x5580811900c0_0, 0, 32;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55808118ff40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558081190260_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55808118ff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558081190260_0, 0, 1;
T_23.0 ;
    %load/vec4 v0x55808116c900_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz T_23.1, 6;
    %delay 500000, 0;
    %load/vec4 v0x55808118ff40_0;
    %inv;
    %store/vec4 v0x55808118ff40_0, 0, 1;
    %jmp T_23.0;
T_23.1 ;
T_23.2 ;
    %load/vec4 v0x55808118ffe0_0;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz T_23.3, 4;
    %delay 500000, 0;
    %load/vec4 v0x55808118ff40_0;
    %inv;
    %store/vec4 v0x55808118ff40_0, 0, 1;
    %load/vec4 v0x55808118ffe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55808118ffe0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558081190180_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x558081190180_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_23.5, 5;
    %vpi_call 2 39 "$fwrite", v0x5580811900c0_0, "%b\012", &A<v0x558081166340, v0x558081190180_0 > {0 0 0};
    %load/vec4 v0x558081190180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558081190180_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %vpi_call 2 42 "$fclose", v0x5580811900c0_0 {0 0 0};
    %vpi_call 2 43 "$display", "==============================" {0 0 0};
    %vpi_call 2 44 "$display", "Test finished." {0 0 0};
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "test_cpu.v";
    "cpu.v";
    "./EX_MEM.v";
    "./Mux.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./PC.v";
    "./SignExtend.v";
    "./alu.v";
    "./Comparator.v";
    "./ControlUnit.v";
    "./HazardUnit.v";
    "./InstructionRAM.v";
    "./MainMemory.v";
    "./RegisterFile.v";
