<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 2.0.00.17.20.15 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  bb_lcd
Project Path         :  C:\projects\ispMach-LCD\project
Project Fitted on    :  Sat Jan 13 12:11:27 2018

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  Pure_Verilog_HDL


<font color=green size=4><span class=blink><strong><B>Project 'bb_lcd' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.08 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                1
Total Logic Functions           46
  Total Output Pins             23
  Total Bidir I/O Pins          0
  Total Buried Nodes            23
Total Flip-Flops                17
  Total D Flip-Flops            9
  Total T Flip-Flops            8
  Total Latches                 0
Total Product Terms             141

Total Reserved Pins             0
Total Locked Pins               24
Total Locked Nodes              2

Total Unique Output Enables     0
Total Unique Clocks             2
Total Unique Clock Enables      0
Total Unique Resets             1
Total Unique Presets            1

Fmax Logic Levels               -


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        1      9    -->    10
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           94       23     71    -->    24
Logic Functions                   256       45    211    -->    17
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576       92    484    -->    15
Logical Product Terms            1280      111   1169    -->     8
Occupied GLBs                      16       11      5    -->    68
Macrocells                        256       44    212    -->    17

Control Product Terms:
  GLB Clock/Clock Enables          16        4     12    -->    25
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        4    252    -->     1
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        0    256    -->     0
  Macrocell Presets               256        0    256    -->     0

Global Routing Pool               356       26    330    -->     7
  GRP from IFB                     ..        0     ..    -->    ..
    (from input signals)           ..        0     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       26     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      0     0     0      0/6      0    0      0             16        0        0
  GLB    B      0     0     0      0/6      0    0      0             16        0        0
  GLB    C      1    13    14      6/6      0    9      0              7       20        9
  GLB    D      6     7    13      6/6      0    7      0              9       22        7
-------------------------------------------------------------------------------------------
  GLB    E      4     6    10      3/6      0    3      0             13       11        3
  GLB    F      0     4     4      0/6      0    3      0             13        4        3
  GLB    G      9     0     9      0/6      0    1      0             15        8        2
  GLB    H      3     0     3      0/6      0    1      0             15        2        1
-------------------------------------------------------------------------------------------
  GLB    I      0    18    18      6/6      0   11      0              5       22       11
  GLB    J      3     1     4      2/6      0    3      0             13        5        3
  GLB    K      1     3     4      0/6      0    2      0             14        6        2
  GLB    L      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    M      3     4     7      0/6      0    2      0             14        4        2
  GLB    N      0     0     0      0/6      0    0      0             16        0        0
  GLB    O      1     5     6      0/6      0    2      0             14        7        2
  GLB    P      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
TOTALS:        31    61    92     23/96     0   44      0            212      111       45

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   1      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   0      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         4      0      0      0      0
  GLB    J   0      0         0      0      0      0      0
  GLB    K   0      0         0      0      0      0      0
  GLB    L   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      0      0      0      0
  GLB    N   0      0         0      0      0      0      0
  GLB    O   1      0         0      0      0      0      0
  GLB    P   0      0         0      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="OSCTIMER_Summary"></A><FONT COLOR=maroon><U><B><big>OSCTIMER_Summary</big></B></U></FONT>
<BR>
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    I1
  Dynamic Disable Signal                    gnd_n_n
  Timer Reset Signal                        _dup_gnd_n_n
  Oscillator Output Clock         mfb C-15  A0_OSCOUT
  Timer Output Clock              mfb F-15  osc_sclk

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.8828 KHz
  Timer Divider                             1024


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
</B>------------------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |    *   |LVCMOS18         | Output|<A href=#29>lcdcom</A>|
5     |  I_O  |   0  |C10 |    *   |LVCMOS18         | Output|<A href=#22>lcdseg1_0_</A>|
6     |  I_O  |   0  |C8  |    *   |LVCMOS18         | Output|<A href=#21>lcdseg1_1_</A>|
7     |  I_O  |   0  |C6  |    *   |LVCMOS18         | Output|<A href=#20>lcdseg1_2_</A>|
8     |  I_O  |   0  |C4  |    *   |LVCMOS18         | Output|<A href=#19>lcdseg1_3_</A>|
9     |  I_O  |   0  |C2  |    *   |LVCMOS18         | Output|<A href=#18>lcdseg1_4_</A>|
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |    *   |LVCMOS18         | Output|<A href=#17>lcdseg1_5_</A>|
12    |  I_O  |   0  |D12 |    *   |LVCMOS18         | Output|<A href=#7>lcdseg1_6_</A>|
13    |  I_O  |   0  |D10 |    *   |LVCMOS18         | Output|<A href=#28>lcdseg2_0_</A>|
14    |  I_O  |   0  |D8  |    *   |LVCMOS18         | Output|<A href=#27>lcdseg2_1_</A>|
15    |  I_O  |   0  |D6  |    *   |LVCMOS18         | Output|<A href=#26>lcdseg2_2_</A>|
16    |  I_O  |   0  |D4  |    *   |LVCMOS18         | Output|<A href=#25>lcdseg2_3_</A>|
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |    *   |LVCMOS18         | Output|<A href=#24>lcdseg2_4_</A>|
22    |  I_O  |   0  |E4  |    *   |LVCMOS18         | Output|<A href=#23>lcdseg2_5_</A>|
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Output|<A href=#8>lcdseg2_6_</A>|
24    |  I_O  |   0  |E8  |        |                 |       |            |
25    |  I_O  |   0  |E10 |        |                 |       |            |
26    |  I_O  |   0  |E12 |        |                 |       |            |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |        |                 |       |            |
29    |  I_O  |   0  |F4  |        |                 |       |            |
30    |  I_O  |   0  |F6  |        |                 |       |            |
31    |  I_O  |   0  |F8  |        |                 |       |            |
32    |  I_O  |   0  |F10 |        |                 |       |            |
33    |  I_O  |   0  |F12 |        |                 |       |            |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |        |                 |       |            |
40    |  I_O  |   0  |G10 |        |                 |       |            |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |        |                 |       |            |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |        |                 |       |            |
49    |  I_O  |   0  |H10 |        |                 |       |            |
50    |  I_O  |   0  |H8  |        |                 |       |            |
51    |  I_O  |   0  |H6  |        |                 |       |            |
52    |  I_O  |   0  |H4  |        |                 |       |            |
53    |  I_O  |   0  |H2  |        |                 |       |            |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Output|<A href=#6>led_7_</A>|
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Output|<A href=#10>led_6_</A>|
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Output|<A href=#11>led_5_</A>|
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Output|<A href=#12>led_4_</A>|
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Output|<A href=#13>led_3_</A>|
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|<A href=#14>led_2_</A>|
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |    *   |LVCMOS18         | Output|<A href=#15>led_1_</A>|
71    |  I_O  |   1  |J12 |    *   |LVCMOS18         | Output|<A href=#16>led_0_</A>|
72    | IN4   |   0  |    |    *   |LVCMOS18         | Input |<A href=#9>nrst</A>|
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |        |                 |       |            |
77    |  I_O  |   1  |K10 |        |                 |       |            |
78    |  I_O  |   1  |K8  |        |                 |       |            |
79    |  I_O  |   1  |K6  |        |                 |       |            |
80    |  I_O  |   1  |K4  |        |                 |       |            |
81    |  I_O  |   1  |K2  |        |                 |       |            |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |        |                 |       |            |
84    |  I_O  |   1  |L12 |        |                 |       |            |
85    |  I_O  |   1  |L10 |        |                 |       |            |
86    |  I_O  |   1  |L8  |        |                 |       |            |
87    |  I_O  |   1  |L6  |        |                 |       |            |
88    |  I_O  |   1  |L4  |        |                 |       |            |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |        |                 |       |            |
94    |  I_O  |   1  |M4  |        |                 |       |            |
95    |  I_O  |   1  |M6  |        |                 |       |            |
96    |  I_O  |   1  |M8  |        |                 |       |            |
97    |  I_O  |   1  |M10 |        |                 |       |            |
98    |  I_O  |   1  |M12 |        |                 |       |            |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |        |                 |       |            |
101   |  I_O  |   1  |N4  |        |                 |       |            |
102   |  I_O  |   1  |N6  |        |                 |       |            |
103   |  I_O  |   1  |N8  |        |                 |       |            |
104   |  I_O  |   1  |N10 |        |                 |       |            |
105   |  I_O  |   1  |N12 |        |                 |       |            |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |        |                 |       |            |
112   |  I_O  |   1  |O10 |        |                 |       |            |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |        |                 |       |            |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |        |                 |       |            |
121   |  I_O  |   1  |P10 |        |                 |       |            |
122   |  I_O  |   1  |P8  |        |                 |       |            |
123   |  I_O  |   1  |P6  |        |                 |       |            |
124   |  I_O  |   1  |P4  |        |                 |       |            |
125   | I_O/OE|   1  |P2  |        |                 |       |            |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |        |                 |       |            |
131   |  I_O  |   0  |A4  |        |                 |       |            |
132   |  I_O  |   0  |A6  |        |                 |       |            |
133   |  I_O  |   0  |A8  |        |                 |       |            |
134   |  I_O  |   0  |A10 |        |                 |       |            |
135   |  I_O  |   0  |A12 |        |                 |       |            |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |        |                 |       |            |
139   |  I_O  |   0  |B4  |        |                 |       |            |
140   |  I_O  |   0  |B6  |        |                 |       |            |
141   |  I_O  |   0  |B8  |        |                 |       |            |
142   |  I_O  |   0  |B10 |        |                 |       |            |
143   |  I_O  |   0  |B12 |        |                 |       |            |
144   | IN9   |   0  |    |        |                 |       |            |
------------------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
</B>-------------------------------------------------
  72  --  IN       ----------------     Off <A name=9>nrst</A>
-------------------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-----------------------------------------------------------------------------------
   4   C  7  -   1  1 TFF    * R         4  --CDE---I-------  Fast    Off <A href=#29>lcdcom</A>
   5   C  2  -   2  1 COM                   ----------------  Fast    Off <A href=#22>lcdseg1_0_</A>
   6   C  5  -   5  1 COM                   ----------------  Fast    Off <A href=#21>lcdseg1_1_</A>
   7   C  5  -   3  1 COM                   ----------------  Fast    Off <A href=#20>lcdseg1_2_</A>
   8   C  5  -   4  1 COM                   ----------------  Fast    Off <A href=#19>lcdseg1_3_</A>
   9   C  5  -   3  1 COM                   ----------------  Fast    Off <A href=#18>lcdseg1_4_</A>
  11   D  5  -   4  1 COM                   ----------------  Fast    Off <A href=#17>lcdseg1_5_</A>
  12   D  6  -   4  1 COM                   ----------------  Fast    Off <A href=#7>lcdseg1_6_</A>
  13   D  4  -   4  1 COM                   ----------------  Fast    Off <A href=#28>lcdseg2_0_</A>
  14   D  8  -   4  1 COM                   ----------------  Fast    Off <A href=#27>lcdseg2_1_</A>
  15   D  3  -   3  1 COM                   ----------------  Fast    Off <A href=#26>lcdseg2_2_</A>
  16   D  2  -   2  1 COM                   ----------------  Fast    Off <A href=#25>lcdseg2_3_</A>
  21   E  5  -   3  1 COM                   ----------------  Fast    Off <A href=#24>lcdseg2_4_</A>
  22   E  7  -   4  1 COM                   ----------------  Fast   Down <A href=#23>lcdseg2_5_</A>
  23   E  6  -   4  1 COM                   ----------------  Fast    Off <A href=#8>lcdseg2_6_</A>
  71   J  1  1   1  1 COM                   ----------------  Fast    Off <A href=#16>led_0_</A>
  70   J  1  1   1  1 COM                   ----------------  Fast    Off <A href=#15>led_1_</A>
  63   I 13  -   1  1 TFF    * R            ----------------  Fast    Off <A href=#14>led_2_</A>
  62   I  1  -   1  1 COM                   ----------------  Fast    Off <A href=#13>led_3_</A>
  61   I  3  -   2  1 DFF  *   S         8  --CD-FGHIJK-----  Fast    Off <A href=#12>led_4_</A>
  60   I  6  -   4  1 DFF  *   S         9  --CDEFGHIJK-----  Fast    Off <A href=#11>led_5_</A>
  59   I  5  -   4  1 DFF  *   S         8  --CDEFG-IJK-----  Fast    Off <A href=#10>led_6_</A>
  58   I  6  -   5  1 DFF  *   S         7  --CDEFG-I-K-----  Fast    Off <A href=#6>led_7_</A>
-----------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
</B>----------------------------------------------------------------------------
 9   K  3  -   2  1 COM              2  --CD------------  <A href=#47>N_77_i_0</A>
15   F  0  -   0  1 COM              4  --C-----I---M-O-  <A href=#52>_dup_gnd_n_n</A>
 3   K  4  -   4  1 COM              3  ---DE-G---------  <A href=#45>cnt10a_G_122</A>
 5   J  3  -   3  1 COM              3  ---DE-G---------  <A href=#42>cnt10a_G_95</A>
15   C  0  -   0  1 COM                 ----------------  <A href=#30>gnd_n_n</A>
 2   F  4  -   2  1 COM              4  ---DE-GH--------  <A href=#46>inc09_0_un4_inc09_n</A>
15   F  0  -   0  0 COM              4  --C-----I---M-O-  <A href=#31>osc_sclk</A>
 5   F  4  -   2  1 COM              3  --CDE-----------  <A href=#49>seg1_0_0__n</A>
 4   G  9  -   8  2 COM              1  ---D------------  <A href=#50>seg2_0_3__n</A>
 3   C  3  -   1  1 DFF    * R       4  --C-----I---M-O-  <A href=#32>slow_clk_0_</A>
 9   I 12  -   1  1 TFF    * R       1  --------I-------  <A href=#41>slow_clk_10_</A>
12   I 13  -   1  1 TFF    * R       1  --------I-------  <A href=#48>slow_clk_11_reg</A>
 9   M  4  -   2  1 DFF    * R       4  --C-----I---M-O-  <A href=#33>slow_clk_1_</A>
 9   O  5  -   3  1 DFF    * R       4  --C-----I---M-O-  <A href=#34>slow_clk_2_</A>
 3   O  6  -   4  1 DFF    * R       4  --C-----I---M-O-  <A href=#35>slow_clk_3_</A>
 3   M  7  -   2  1 DFF    * R       3  --C-----I---M---  <A href=#36>slow_clk_4_</A>
 5   C  8  -   1  1 TFF    * R       1  --------I-------  <A href=#37>slow_clk_6_</A>
 3   I  9  -   1  1 TFF    * R       1  --------I-------  <A href=#38>slow_clk_7_</A>
 5   I 10  -   1  1 TFF    * R       1  --------I-------  <A href=#39>slow_clk_8_</A>
 7   I 11  -   1  1 TFF    * R       1  --------I-------  <A href=#40>slow_clk_9_</A>
 3   D  2  -   1  1 COM              3  ---DE-G---------  <A href=#43>un10_inc09_0__n</A>
 7   H  3  -   2  1 COM              3  ---DE-G---------  <A href=#44>un10_inc09_1__n</A>
----------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>

<A name=47>N_77_i_0</A> = <A href=#10>led_6_.Q</A> & <A href=#11>led_5_.Q</A>
    # <A href=#6>led_7_.Q</A> ; (2 pterms, 3 signals)

<A name=52>_dup_gnd_n_n</A> = 0 ; (0 pterm, 0 signal)

<A name=45>cnt10a_G_122</A> = <A href=#6>led_7_.Q</A> & !<A href=#10>led_6_.Q</A> & !<A href=#11>led_5_.Q</A> & !<A href=#12>led_4_.Q</A>
    # !led_7_.Q & led_6_.Q
    # !led_7_.Q & led_5_.Q
    # !led_7_.Q & led_4_.Q ; (4 pterms, 4 signals)

<A name=42>cnt10a_G_95</A> = <A href=#10>led_6_.Q</A> & !<A href=#11>led_5_.Q</A> & !<A href=#12>led_4_.Q</A>
    # !led_6_.Q & led_5_.Q
    # !led_6_.Q & led_4_.Q ; (3 pterms, 3 signals)

<A name=30>gnd_n_n</A> = 0 ; (0 pterm, 0 signal)

<A name=46>inc09_0_un4_inc09_n</A> = <A href=#10>led_6_.Q</A> & <A href=#11>led_5_.Q</A> & <A href=#12>led_4_.Q</A>
    # <A href=#6>led_7_.Q</A> ; (2 pterms, 4 signals)

<A name=29>lcdcom.T</A> = <A href=#32>slow_clk_0_.Q</A> & <A href=#33>slow_clk_1_.Q</A> & <A href=#34>slow_clk_2_.Q</A> & <A href=#35>slow_clk_3_.Q</A>
       & <A href=#36>slow_clk_4_.Q</A> ; (1 pterm, 5 signals)
lcdcom.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
lcdcom.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=22>lcdseg1_0_</A> = !<A href=#29>lcdcom.Q</A> & !<A href=#49>seg1_0_0__n</A>
    # lcdcom.Q & seg1_0_0__n ; (2 pterms, 2 signals)

<A name=21>lcdseg1_1_.X1</A> = !<A href=#10>led_6_.Q</A> & <A href=#11>led_5_.Q</A> & !<A href=#12>led_4_.Q</A>
    # !<A href=#6>led_7_.Q</A> & !led_6_.Q
    # !led_7_.Q & !led_5_.Q
    # !led_6_.Q & !led_5_.Q & led_4_.Q ; (4 pterms, 4 signals)
lcdseg1_1_.X2 = !<A href=#29>lcdcom.Q</A> ; (1 pterm, 1 signal)

<A name=20>lcdseg1_2_.X1</A> = !<A href=#47>N_77_i_0</A>
    # <A href=#10>led_6_.Q</A> & !<A href=#11>led_5_.Q</A> & <A href=#12>led_4_.Q</A> ; (2 pterms, 4 signals)
lcdseg1_2_.X2 = !<A href=#29>lcdcom.Q</A> ; (1 pterm, 1 signal)

<A name=19>lcdseg1_3_.X1</A> = <A href=#6>led_7_.Q</A> & !<A href=#10>led_6_.Q</A> & <A href=#11>led_5_.Q</A> & <A href=#12>led_4_.Q</A>
    # led_7_.Q & led_6_.Q & led_5_.Q & !led_4_.Q
    # led_7_.Q & !led_6_.Q & !led_5_.Q & !led_4_.Q ; (3 pterms, 4 signals)
lcdseg1_3_.X2 = !<A href=#29>lcdcom.Q</A> ; (1 pterm, 1 signal)

<A name=18>lcdseg1_4_.X1</A> = !<A href=#12>led_4_.Q</A> & <A href=#47>N_77_i_0</A>
    # !<A href=#10>led_6_.Q</A> & <A href=#11>led_5_.Q</A> & N_77_i_0 ; (2 pterms, 4 signals)
lcdseg1_4_.X2 = !<A href=#29>lcdcom.Q</A> ; (1 pterm, 1 signal)

<A name=17>lcdseg1_5_.X1</A> = <A href=#6>led_7_.Q</A> & !<A href=#11>led_5_.Q</A> & !<A href=#12>led_4_.Q</A>
    # led_7_.Q & <A href=#10>led_6_.Q</A> & !led_4_.Q
    # led_7_.Q & led_6_.Q & !led_5_.Q ; (3 pterms, 4 signals)
lcdseg1_5_.X2 = !<A href=#29>lcdcom.Q</A> ; (1 pterm, 1 signal)

<A name=7>lcdseg1_6_.X1</A> = !<A href=#47>N_77_i_0</A>
    # <A href=#6>led_7_.Q</A> & <A href=#10>led_6_.Q</A> & <A href=#11>led_5_.Q</A>
    # !led_6_.Q & !led_5_.Q & !<A href=#12>led_4_.Q</A> ; (3 pterms, 5 signals)
lcdseg1_6_.X2 = !<A href=#29>lcdcom.Q</A> ; (1 pterm, 1 signal)

<A name=28>lcdseg2_0_</A> = <A href=#6>led_7_.Q</A> & <A href=#10>led_6_.Q</A> & <A href=#29>lcdcom.Q</A> & !<A href=#44>un10_inc09_1__n</A>
    # !led_7_.Q & !lcdcom.Q
    # !led_6_.Q & !lcdcom.Q
    # !lcdcom.Q & un10_inc09_1__n ; (4 pterms, 4 signals)

<A name=27>lcdseg2_1_.X1</A> = <A href=#42>cnt10a_G_95</A> & <A href=#45>cnt10a_G_122</A> & <A href=#46>inc09_0_un4_inc09_n</A>
    # <A href=#11>led_5_.Q</A> & cnt10a_G_95 & <A href=#44>un10_inc09_1__n</A> & inc09_0_un4_inc09_n
    # <A href=#6>led_7_.Q</A> & led_5_.Q & <A href=#12>led_4_.Q</A> & cnt10a_G_95 & inc09_0_un4_inc09_n ; (3 pterms, 7 signals)
lcdseg2_1_.X2 = !<A href=#29>lcdcom.Q</A> ; (1 pterm, 1 signal)

<A name=26>lcdseg2_2_</A> = <A href=#29>lcdcom.Q</A> & !<A href=#43>un10_inc09_0__n</A> & <A href=#49>seg1_0_0__n</A>
    # !lcdcom.Q & un10_inc09_0__n
    # !lcdcom.Q & !seg1_0_0__n ; (3 pterms, 3 signals)

<A name=25>lcdseg2_3_</A> = !<A href=#29>lcdcom.Q</A> & !<A href=#50>seg2_0_3__n</A>
    # lcdcom.Q & seg2_0_3__n ; (2 pterms, 2 signals)

<A name=24>lcdseg2_4_.X1</A> = <A href=#43>un10_inc09_0__n</A>
    # <A href=#6>led_7_.Q</A> & <A href=#10>led_6_.Q</A> & !<A href=#11>led_5_.Q</A> ; (2 pterms, 4 signals)
lcdseg2_4_.X2 = !<A href=#29>lcdcom.Q</A> ; (1 pterm, 1 signal)

<A name=23>lcdseg2_5_.X1</A> = !<A href=#42>cnt10a_G_95</A> & <A href=#44>un10_inc09_1__n</A>
    # <A href=#43>un10_inc09_0__n</A> & !<A href=#45>cnt10a_G_122</A> & !<A href=#49>seg1_0_0__n</A>
    # un10_inc09_0__n & !<A href=#46>inc09_0_un4_inc09_n</A> & !seg1_0_0__n ; (3 pterms, 6 signals)
lcdseg2_5_.X2 = !<A href=#29>lcdcom.Q</A> ; (1 pterm, 1 signal)

<A name=8>lcdseg2_6_.X1</A> = !<A href=#44>un10_inc09_1__n</A> & !<A href=#46>inc09_0_un4_inc09_n</A>
    # !<A href=#42>cnt10a_G_95</A> & !un10_inc09_1__n & !<A href=#45>cnt10a_G_122</A>
    # cnt10a_G_95 & <A href=#43>un10_inc09_0__n</A> & un10_inc09_1__n ; (3 pterms, 5 signals)
lcdseg2_6_.X2 = !<A href=#29>lcdcom.Q</A> ; (1 pterm, 1 signal)

<A name=16>led_0_</A> = <A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=15>led_1_</A> = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=14>led_2_.T</A> = <A href=#29>lcdcom.Q</A> & <A href=#32>slow_clk_0_.Q</A> & <A href=#33>slow_clk_1_.Q</A> & <A href=#34>slow_clk_2_.Q</A>
       & <A href=#35>slow_clk_3_.Q</A> & <A href=#36>slow_clk_4_.Q</A> & <A href=#37>slow_clk_6_.Q</A> & <A href=#38>slow_clk_7_.Q</A>
       & <A href=#39>slow_clk_8_.Q</A> & <A href=#40>slow_clk_9_.Q</A> & <A href=#41>slow_clk_10_.Q</A> ; (1 pterm, 11 signals)
led_2_.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
led_2_.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=13>led_3_</A> = !<A href=#48>slow_clk_11_reg.Q</A> ; (1 pterm, 1 signal)

<A name=12>led_4_.D</A> = !<A href=#12>led_4_.Q</A> ; (1 pterm, 1 signal)
led_4_.C = <A href=#48>slow_clk_11_reg.Q</A> ; (1 pterm, 1 signal)
led_4_.AP = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=11>led_5_.D</A> = !<A href=#6>led_7_.Q</A> & <A href=#10>led_6_.Q</A> & <A href=#11>led_5_.Q</A>
    # !led_5_.Q & !<A href=#12>led_4_.Q</A>
    # led_5_.Q & led_4_.Q ; (3 pterms, 4 signals)
led_5_.C = <A href=#48>slow_clk_11_reg.Q</A> ; (1 pterm, 1 signal)
led_5_.AP = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=10>led_6_.D</A> = !<A href=#10>led_6_.Q</A> & !<A href=#11>led_5_.Q</A> & !<A href=#12>led_4_.Q</A>
    # led_6_.Q & led_5_.Q
    # led_6_.Q & led_4_.Q ; (3 pterms, 3 signals)
led_6_.C = <A href=#48>slow_clk_11_reg.Q</A> ; (1 pterm, 1 signal)
led_6_.AP = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=6>led_7_.D</A> = !( <A href=#6>led_7_.Q</A> & !<A href=#10>led_6_.Q</A> & !<A href=#11>led_5_.Q</A> & !<A href=#12>led_4_.Q</A>
    # !led_7_.Q & led_6_.Q & !led_5_.Q
    # !led_7_.Q & !led_6_.Q & led_5_.Q
    # !led_7_.Q & led_4_.Q ) ; (4 pterms, 4 signals)
led_7_.C = <A href=#48>slow_clk_11_reg.Q</A> ; (1 pterm, 1 signal)
led_7_.AP = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=49>seg1_0_0__n</A> = <A href=#6>led_7_.Q</A> & <A href=#10>led_6_.Q</A> & <A href=#11>led_5_.Q</A> & !<A href=#12>led_4_.Q</A>
    # led_7_.Q & !led_6_.Q & led_5_.Q & led_4_.Q ; (2 pterms, 4 signals)

<A name=50>seg2_0_3__n</A> = !( <A href=#6>led_7_.Q</A> & <A href=#10>led_6_.Q</A> & <A href=#11>led_5_.Q</A> & !<A href=#12>led_4_.Q</A>
    # led_7_.Q & !led_6_.Q & !led_5_.Q & !led_4_.Q
    # led_7_.Q & !led_6_.Q & led_5_.Q & led_4_.Q
    # !<A href=#42>cnt10a_G_95</A> & <A href=#44>un10_inc09_1__n</A>
    # !led_7_.Q & !<A href=#43>un10_inc09_0__n</A>
    # !led_6_.Q & !un10_inc09_0__n
    # led_5_.Q & !un10_inc09_0__n
    # <A href=#45>cnt10a_G_122</A> & <A href=#46>inc09_0_un4_inc09_n</A> ) ; (8 pterms, 9 signals)

<A name=32>slow_clk_0_.D</A> = !<A href=#32>slow_clk_0_.Q</A> ; (1 pterm, 1 signal)
slow_clk_0_.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
slow_clk_0_.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=41>slow_clk_10_.T</A> = <A href=#29>lcdcom.Q</A> & <A href=#32>slow_clk_0_.Q</A> & <A href=#33>slow_clk_1_.Q</A> & <A href=#34>slow_clk_2_.Q</A>
       & <A href=#35>slow_clk_3_.Q</A> & <A href=#36>slow_clk_4_.Q</A> & <A href=#37>slow_clk_6_.Q</A> & <A href=#38>slow_clk_7_.Q</A>
       & <A href=#39>slow_clk_8_.Q</A> & <A href=#40>slow_clk_9_.Q</A> ; (1 pterm, 10 signals)
slow_clk_10_.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
slow_clk_10_.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=48>slow_clk_11_reg.T</A> = <A href=#29>lcdcom.Q</A> & <A href=#32>slow_clk_0_.Q</A> & <A href=#33>slow_clk_1_.Q</A> & <A href=#34>slow_clk_2_.Q</A>
       & <A href=#35>slow_clk_3_.Q</A> & <A href=#36>slow_clk_4_.Q</A> & <A href=#37>slow_clk_6_.Q</A> & <A href=#38>slow_clk_7_.Q</A>
       & <A href=#39>slow_clk_8_.Q</A> & <A href=#40>slow_clk_9_.Q</A> & <A href=#41>slow_clk_10_.Q</A> ; (1 pterm, 11 signals)
slow_clk_11_reg.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
slow_clk_11_reg.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=33>slow_clk_1_.D</A> = <A href=#32>slow_clk_0_.Q</A> & !<A href=#33>slow_clk_1_.Q</A>
    # !slow_clk_0_.Q & slow_clk_1_.Q ; (2 pterms, 2 signals)
slow_clk_1_.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
slow_clk_1_.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=34>slow_clk_2_.D</A> = <A href=#32>slow_clk_0_.Q</A> & <A href=#33>slow_clk_1_.Q</A> & !<A href=#34>slow_clk_2_.Q</A>
    # !slow_clk_1_.Q & slow_clk_2_.Q
    # !slow_clk_0_.Q & slow_clk_2_.Q ; (3 pterms, 3 signals)
slow_clk_2_.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
slow_clk_2_.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=35>slow_clk_3_.D</A> = <A href=#32>slow_clk_0_.Q</A> & <A href=#33>slow_clk_1_.Q</A> & <A href=#34>slow_clk_2_.Q</A> & !<A href=#35>slow_clk_3_.Q</A>
    # !slow_clk_2_.Q & slow_clk_3_.Q
    # !slow_clk_1_.Q & slow_clk_3_.Q
    # !slow_clk_0_.Q & slow_clk_3_.Q ; (4 pterms, 4 signals)
slow_clk_3_.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
slow_clk_3_.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=36>slow_clk_4_.D.X1</A> = <A href=#32>slow_clk_0_.Q</A> & <A href=#33>slow_clk_1_.Q</A> & <A href=#34>slow_clk_2_.Q</A>
       & <A href=#35>slow_clk_3_.Q</A> ; (1 pterm, 4 signals)
slow_clk_4_.D.X2 = <A href=#36>slow_clk_4_.Q</A> ; (1 pterm, 1 signal)
slow_clk_4_.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
slow_clk_4_.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=37>slow_clk_6_.T</A> = <A href=#29>lcdcom.Q</A> & <A href=#32>slow_clk_0_.Q</A> & <A href=#33>slow_clk_1_.Q</A> & <A href=#34>slow_clk_2_.Q</A>
       & <A href=#35>slow_clk_3_.Q</A> & <A href=#36>slow_clk_4_.Q</A> ; (1 pterm, 6 signals)
slow_clk_6_.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
slow_clk_6_.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=38>slow_clk_7_.T</A> = <A href=#29>lcdcom.Q</A> & <A href=#32>slow_clk_0_.Q</A> & <A href=#33>slow_clk_1_.Q</A> & <A href=#34>slow_clk_2_.Q</A>
       & <A href=#35>slow_clk_3_.Q</A> & <A href=#36>slow_clk_4_.Q</A> & <A href=#37>slow_clk_6_.Q</A> ; (1 pterm, 7 signals)
slow_clk_7_.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
slow_clk_7_.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=39>slow_clk_8_.T</A> = <A href=#29>lcdcom.Q</A> & <A href=#32>slow_clk_0_.Q</A> & <A href=#33>slow_clk_1_.Q</A> & <A href=#34>slow_clk_2_.Q</A>
       & <A href=#35>slow_clk_3_.Q</A> & <A href=#36>slow_clk_4_.Q</A> & <A href=#37>slow_clk_6_.Q</A> & <A href=#38>slow_clk_7_.Q</A> ; (1 pterm, 8 signals)
slow_clk_8_.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
slow_clk_8_.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=40>slow_clk_9_.T</A> = <A href=#29>lcdcom.Q</A> & <A href=#32>slow_clk_0_.Q</A> & <A href=#33>slow_clk_1_.Q</A> & <A href=#34>slow_clk_2_.Q</A>
       & <A href=#35>slow_clk_3_.Q</A> & <A href=#36>slow_clk_4_.Q</A> & <A href=#37>slow_clk_6_.Q</A> & <A href=#38>slow_clk_7_.Q</A>
       & <A href=#39>slow_clk_8_.Q</A> ; (1 pterm, 9 signals)
slow_clk_9_.C = <A href=#31>osc_sclk</A> ; (1 pterm, 1 signal)
slow_clk_9_.AR = !<A href=#9>nrst</A> ; (1 pterm, 1 signal)

<A name=43>un10_inc09_0__n</A> = <A href=#12>led_4_.Q</A> & <A href=#47>N_77_i_0</A> ; (1 pterm, 2 signals)

<A name=44>un10_inc09_1__n</A> = <A href=#11>led_5_.Q</A> & !<A href=#12>led_4_.Q</A> & <A href=#46>inc09_0_un4_inc09_n</A>
    # !led_5_.Q & led_4_.Q & inc09_0_un4_inc09_n ; (2 pterms, 3 signals)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


