

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_2u_array_ap_ufixed_24_8_4_0_0_2u_relu_config4_s'
================================================================
* Date:           Mon Apr 29 02:51:16 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.542 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  0.530 us|  0.530 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      104|      104|         2|          1|          1|   104|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      124|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       63|     -|
|Register             |        -|      -|       11|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       11|      187|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_8_fu_87_p2                      |         +|   0|  0|  14|           7|           1|
    |ap_condition_101                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_81_p2                |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln51_7_fu_142_p2             |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_fu_112_p2               |      icmp|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |out_data_5_fu_130_p3              |    select|   0|  0|  21|           1|          21|
    |out_data_7_fu_166_p3              |    select|   0|  0|  21|           1|          21|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 124|          52|          56|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|    7|         14|
    |i_fu_56                  |   9|          2|    7|         14|
    |layer2_out_blk_n         |   9|          2|    1|          2|
    |layer4_out_blk_n         |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_56                  |  7|   0|    7|          0|
    |start_once_reg           |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4>|  return value|
|layer2_out_dout            |   in|   32|     ap_fifo|                                                             layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|    8|     ap_fifo|                                                             layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|    8|     ap_fifo|                                                             layer2_out|       pointer|
|layer2_out_empty_n         |   in|    1|     ap_fifo|                                                             layer2_out|       pointer|
|layer2_out_read            |  out|    1|     ap_fifo|                                                             layer2_out|       pointer|
|layer4_out_din             |  out|   48|     ap_fifo|                                                             layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|    8|     ap_fifo|                                                             layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|    8|     ap_fifo|                                                             layer4_out|       pointer|
|layer4_out_full_n          |   in|    1|     ap_fifo|                                                             layer4_out|       pointer|
|layer4_out_write           |  out|    1|     ap_fifo|                                                             layer4_out|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer4_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer2_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln41 = store i7 0, i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 8 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 10 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%icmp_ln41 = icmp_eq  i7 %i_7, i7 104" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%i_8 = add i7 %i_7, i7 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'add' 'i_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.body4.split_ifconv, void %for.end15" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 13 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln41 = store i7 %i_8, i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 14 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 34 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.54>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 15 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 104, i64 104, i64 104" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 17 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.14ns)   --->   "%layer2_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer2_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 18 'read' 'layer2_out_read' <Predicate = true> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 104> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_data = trunc i32 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 19 'trunc' 'in_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in_data_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %layer2_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 20 'partselect' 'in_data_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln51 = icmp_sgt  i16 %in_data, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 21 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%out_data = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %trunc_ln52, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'bitconcatenate' 'out_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.34ns)   --->   "%out_data_5 = select i1 %icmp_ln51, i21 %out_data, i21 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 24 'select' 'out_data_5' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i21 %out_data_5" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 25 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%icmp_ln51_7 = icmp_sgt  i16 %in_data_7, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 26 'icmp' 'icmp_ln51_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %layer2_out_read, i32 16, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%out_data_6 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %tmp_7, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'bitconcatenate' 'out_data_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.34ns)   --->   "%out_data_7 = select i1 %icmp_ln51_7, i21 %out_data_6, i21 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 29 'select' 'out_data_7' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i21.i24, i21 %out_data_7, i24 %zext_ln45" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i45 %tmp_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 31 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.26ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer4_out, i48 %zext_ln57" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 32 'write' 'write_ln57' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 104> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 33 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer4_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
store_ln41             (store            ) [ 000]
br_ln41                (br               ) [ 000]
i_7                    (load             ) [ 000]
icmp_ln41              (icmp             ) [ 010]
i_8                    (add              ) [ 000]
br_ln41                (br               ) [ 000]
store_ln41             (store            ) [ 000]
specpipeline_ln42      (specpipeline     ) [ 000]
speclooptripcount_ln41 (speclooptripcount) [ 000]
specloopname_ln41      (specloopname     ) [ 000]
layer2_out_read        (read             ) [ 000]
in_data                (trunc            ) [ 000]
in_data_7              (partselect       ) [ 000]
icmp_ln51              (icmp             ) [ 000]
trunc_ln52             (trunc            ) [ 000]
out_data               (bitconcatenate   ) [ 000]
out_data_5             (select           ) [ 000]
zext_ln45              (zext             ) [ 000]
icmp_ln51_7            (icmp             ) [ 000]
tmp_7                  (partselect       ) [ 000]
out_data_6             (bitconcatenate   ) [ 000]
out_data_7             (select           ) [ 000]
tmp_s                  (bitconcatenate   ) [ 000]
zext_ln57              (zext             ) [ 000]
write_ln57             (write            ) [ 000]
br_ln41                (br               ) [ 000]
ret_ln59               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer4_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer4_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i15.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i21.i24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="layer2_out_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_out_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln57_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="48" slack="0"/>
<pin id="69" dir="0" index="2" bw="45" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln41_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="7" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_7_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln41_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="0" index="1" bw="7" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_8_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln41_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="0" index="1" bw="7" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in_data_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_data/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in_data_7_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="0" index="3" bw="6" slack="0"/>
<pin id="107" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_data_7/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln51_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln52_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_data_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="21" slack="0"/>
<pin id="124" dir="0" index="1" bw="15" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_data/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_data_5_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="21" slack="0"/>
<pin id="133" dir="0" index="2" bw="21" slack="0"/>
<pin id="134" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_5/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln45_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="21" slack="0"/>
<pin id="140" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln51_7_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_7/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_7_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="0" index="3" bw="6" slack="0"/>
<pin id="153" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="out_data_6_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="21" slack="0"/>
<pin id="160" dir="0" index="1" bw="15" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_data_6/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="out_data_7_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="21" slack="0"/>
<pin id="169" dir="0" index="2" bw="21" slack="0"/>
<pin id="170" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_7/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_s_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="45" slack="0"/>
<pin id="176" dir="0" index="1" bw="21" slack="0"/>
<pin id="177" dir="0" index="2" bw="21" slack="0"/>
<pin id="178" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln57_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="45" slack="0"/>
<pin id="184" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="54" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="78" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="78" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="87" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="60" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="60" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="116"><net_src comp="98" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="60" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="112" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="122" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="102" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="60" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="148" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="142" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="158" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="166" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="138" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="190"><net_src comp="56" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="93" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer4_out | {2 }
 - Input state : 
	Port: relu<array<ap_fixed,2u>,array<ap_ufixed<24,8,4,0,0>,2u>,relu_config4> : layer2_out | {2 }
  - Chain level:
	State 1
		store_ln41 : 1
		i_7 : 1
		icmp_ln41 : 2
		i_8 : 2
		br_ln41 : 3
		store_ln41 : 3
	State 2
		icmp_ln51 : 1
		out_data : 1
		out_data_5 : 2
		zext_ln45 : 3
		icmp_ln51_7 : 1
		out_data_6 : 1
		out_data_7 : 2
		tmp_s : 4
		zext_ln57 : 5
		write_ln57 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       icmp_ln41_fu_81      |    0    |    14   |
|   icmp   |      icmp_ln51_fu_112      |    0    |    23   |
|          |     icmp_ln51_7_fu_142     |    0    |    23   |
|----------|----------------------------|---------|---------|
|  select  |      out_data_5_fu_130     |    0    |    21   |
|          |      out_data_7_fu_166     |    0    |    21   |
|----------|----------------------------|---------|---------|
|    add   |          i_8_fu_87         |    0    |    14   |
|----------|----------------------------|---------|---------|
|   read   | layer2_out_read_read_fu_60 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln57_write_fu_66   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        in_data_fu_98       |    0    |    0    |
|          |      trunc_ln52_fu_118     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      in_data_7_fu_102      |    0    |    0    |
|          |        tmp_7_fu_148        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       out_data_fu_122      |    0    |    0    |
|bitconcatenate|      out_data_6_fu_158     |    0    |    0    |
|          |        tmp_s_fu_174        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln45_fu_138      |    0    |    0    |
|          |      zext_ln57_fu_182      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   116   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_187|    7   |
+---------+--------+
|  Total  |    7   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   116  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   116  |
+-----------+--------+--------+
