// Seed: 405940636
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output supply1 id_4,
    input id_5
);
  assign id_4[1] = {1'b0 - id_5{id_5}} || id_0;
  always @(posedge 1 or posedge 1'b0) begin
    if (id_1 == id_5) begin
      SystemTFIdentifier(1);
    end
  end
endmodule
