File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.40278e-08	4	66	76	62	62	82	82	8365	25771	33	99	301.39	1891.6	4.1514e-09	5.93312e-09	5.20048e-09	6.235e-09	9.35188	12.1681	
	0.000237109	239	123	28	30	2560	3
	0.000236884	55	197	1	1	2560	2
	0.000236884	285	182	2	2	2560	2
	7.40281e-05	97	401	0	0	701	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	9.17163e-09	3	42	54	29	29	106	106	6042	19777	1463	4389	115.51	610.09	1.95536e-09	2.84827e-09	4.15906e-09	5.19358e-09	6.11442	8.04185	
	0.00023735	775	663	563	567	2560	6
	0.000237149	596	683	446	627	2560	6
	0.000103783	280	381	150	269	976	10
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	7.58298e-09	3	44	48	38	38	304	304	6177	20174	1260	3780	131.18	446.86	1.87469e-09	2.99321e-09	3.18063e-09	5.6547e-09	5.05532	8.69034	
	0.000237543	630	535	484	576	2560	13
	0.000237225	647	716	420	489	2560	10
	0.00011884	366	578	156	195	1161	29
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	9.00122e-09	2	58	96	10	10	10	10	4598	15027	0	0	130.7	555.56	3.16962e-09	4.8105e-09	2.83119e-09	3.85881e-09	6.00081	8.66931	
	0.000236818	1217	21	0	0	2560	1
	0.000192418	16	1216	0	0	2038	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	1.05406e-08	2	64	88	16	16	40	40	4575	14252	0	0	124.21	1792.32	3.85332e-09	5.77588e-09	3.17373e-09	3.18753e-09	7.02705	8.96341	
	0.000236821	490	22	0	0	2560	1
	0.000192421	37	495	0	0	2015	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.16206e-08	2	48	58	131	131	114	114	3602	12165	1122	3366	67.73	820.67	2.22474e-09	3.38293e-09	5.52232e-09	6.54304e-09	7.74706	9.92597	
	0.000237613	960	939	814	806	2560	3
	0.000103786	399	498	321	316	1042	8
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.61048e-08	2	56	64	20	20	116	116	3539	11855	886	2658	135.15	685.64	2.44625e-09	4.23207e-09	8.29024e-09	1.07018e-08	10.7365	14.9339	
	0.000238282	918	929	732	720	2560	4
	0.000103793	320	635	167	166	979	6
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	9.49749e-09	2	54	78	16	16	46	46	3690	11517	0	0	107.21	549	3.50737e-09	5.16465e-09	2.82429e-09	3.19443e-09	6.33166	8.35908	
	0.000236819	424	24	0	0	2560	1
	0.000118419	23	406	0	0	1130	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	3.49646e-09	1	46	38	229	229	197	197	1699	5446	224	672	30.76	98.5	1.03785e-09	1.51644e-09	1.33555e-09	1.33555e-09	2.33097	2.80956	
	0.000162828	349	565	336	224	1707	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.3278e-08	1	30	34	4	4	6	6	1930	5808	8	24	32.13	116.44	3.32276e-09	4.29224e-09	5.52922e-09	7.26262e-09	8.85198	11.5549	
	0.000192878	18	16	12	8	1930	18
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	6.21366e-09	1	42	44	256	256	245	245	1591	5018	0	0	29.1	114.88	2.00323e-09	1.87059e-09	2.13921e-09	2.48865e-09	4.14244	4.35924	
	0.000148012	245	256	0	0	1591	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.21996e-09	1	38	46	229	229	197	197	1362	4317	224	672	21.11	78.13	1.04195e-09	1.24706e-09	1.10469e-09	1.44723e-09	2.14664	2.69429	
	0.000136491	231	444	215	224	1370	511
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	9.85962e-09	1	36	42	64	64	39	39	1494	4900	377	1131	19.69	98.29	1.4002e-09	2.15637e-09	5.17288e-09	5.17978e-09	6.57308	7.33615	
	0.000148316	418	446	382	377	1494	16
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	7.47939e-09	1	48	54	38	38	3	3	1878	5637	0	0	22.71	248.1	2.14817e-09	3.37473e-09	2.83809e-09	2.83119e-09	4.98626	6.20592	
	0.000177615	3	38	0	0	1878	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	6.33375e-09	1	46	54	41	41	35	35	1750	5285	0	0	33.48	158.14	1.73385e-09	2.7635e-09	2.48865e-09	2.49555e-09	4.2225	5.25905	
	0.000162813	35	41	0	0	1750	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	8.93456e-09	1	32	36	52	52	122	122	1046	3650	385	1155	12.35	95.35	1.46857e-09	1.81452e-09	4.4878e-09	5.52232e-09	5.95637	7.33684	
	0.000103957	512	443	391	385	1046	20
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	6.4033e-09	1	38	44	14	14	8	8	1522	4574	0	0	14.93	79.33	1.79402e-09	2.41755e-09	2.47485e-09	2.83119e-09	4.26887	5.24874	
	0.000148013	8	14	0	0	1522	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	6.74293e-09	1	48	52	9	9	19	19	1262	3805	0	0	16.21	69.77	2.34918e-09	2.83597e-09	2.14611e-09	2.50245e-09	4.49529	5.33842	
	0.000118413	19	9	0	0	1262	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	6.4198e-09	1	44	48	14	14	14	14	1397	4205	0	0	16.52	68.18	1.79812e-09	2.82367e-09	2.48175e-09	2.48175e-09	4.27987	5.30542	
	0.000133213	14	14	0	0	1397	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	7.44536e-09	1	48	60	8	8	63	63	1064	3255	0	0	14.38	91.93	2.48182e-09	2.69513e-09	2.48175e-09	2.83809e-09	4.96357	5.53322	
	0.000103615	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '13437', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
