<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH net-next-2.6] can: add support for CAN interface cards based	on the PLX90xx PCI bridge
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-January/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%5D%20can%3A%20add%20support%20for%20CAN%20interface%20cards%20based%0A%09on%20the%20PLX90xx%20PCI%20bridge&In-Reply-To=%3C1264758309-1632-1-git-send-email-chebl%40star.inp.nsk.su%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="003917.html">
   <LINK REL="Next"  HREF="003915.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH net-next-2.6] can: add support for CAN interface cards based	on the PLX90xx PCI bridge</H1>
    <B>Pavel B. Cheblakov</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%5D%20can%3A%20add%20support%20for%20CAN%20interface%20cards%20based%0A%09on%20the%20PLX90xx%20PCI%20bridge&In-Reply-To=%3C1264758309-1632-1-git-send-email-chebl%40star.inp.nsk.su%3E"
       TITLE="[PATCH net-next-2.6] can: add support for CAN interface cards based	on the PLX90xx PCI bridge">P.B.Cheblakov at inp.nsk.su
       </A><BR>
    <I>Fri Jan 29 10:45:09 CET 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="003917.html">[PATCH net-next-2.6] can: add support for CAN interface cards based	on the PLX90xx PCI bridge
</A></li>
        <LI>Next message: <A HREF="003915.html">[PATCH net-next-2.6] can: add support for CAN interface cards 	based on the PLX90xx PCI bridge
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3914">[ date ]</a>
              <a href="thread.html#3914">[ thread ]</a>
              <a href="subject.html#3914">[ subject ]</a>
              <a href="author.html#3914">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>From: Pavel Cheblakov &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">P.B.Cheblakov at inp.nsk.su</A>&gt;

This driver is for CAN interface cards based on the PLX90xx PCI bridge.
Driver supports now:
 - Adlink PCI-7841/cPCI-7841 card (<A HREF="http://www.adlinktech.com/">http://www.adlinktech.com/</A>)
 - Adlink PCI-7841/cPCI-7841 SE card
 - Marathon CAN-bus-PCI card (<A HREF="http://www.marathon.ru/">http://www.marathon.ru/</A>)
 - TEWS TECHNOLOGIES TPMC810 card (<A HREF="http://www.tews.com/">http://www.tews.com/</A>)

Signed-off-by: Pavel Cheblakov &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">P.B.Cheblakov at inp.nsk.su</A>&gt;
---
 drivers/net/can/sja1000/Kconfig   |   12 +
 drivers/net/can/sja1000/Makefile  |    1 +
 drivers/net/can/sja1000/plx_pci.c |  457 +++++++++++++++++++++++++++++++++++++
 3 files changed, 470 insertions(+), 0 deletions(-)
 create mode 100644 drivers/net/can/sja1000/plx_pci.c

diff --git a/drivers/net/can/sja1000/Kconfig b/drivers/net/can/sja1000/Kconfig
index 4c67492..9e277d6 100644
--- a/drivers/net/can/sja1000/Kconfig
+++ b/drivers/net/can/sja1000/Kconfig
@@ -44,4 +44,16 @@ config CAN_KVASER_PCI
 	  This driver is for the the PCIcanx and PCIcan cards (1, 2 or
 	  4 channel) from Kvaser (<A HREF="http://www.kvaser.com">http://www.kvaser.com</A>).
 
+config CAN_PLX_PCI
+	tristate &quot;PLX90xx PCI-bridge based Cards&quot;
+	depends on PCI
+	---help---
+	  This driver is for CAN interface cards based on
+	  the PLX90xx PCI bridge.
+	  Driver supports now:
+	   - Adlink PCI-7841/cPCI-7841 card (<A HREF="http://www.adlinktech.com/">http://www.adlinktech.com/</A>)
+	   - Adlink PCI-7841/cPCI-7841 SE card
+	   - Marathon CAN-bus-PCI card (<A HREF="http://www.marathon.ru/">http://www.marathon.ru/</A>)
+	   - TEWS TECHNOLOGIES TPMC810 card (<A HREF="http://www.tews.com/">http://www.tews.com/</A>)
+
 endif
diff --git a/drivers/net/can/sja1000/Makefile b/drivers/net/can/sja1000/Makefile
index 9d245ac..ce92455 100644
--- a/drivers/net/can/sja1000/Makefile
+++ b/drivers/net/can/sja1000/Makefile
@@ -8,5 +8,6 @@ obj-$(CONFIG_CAN_SJA1000_PLATFORM) += sja1000_platform.o
 obj-$(CONFIG_CAN_SJA1000_OF_PLATFORM) += sja1000_of_platform.o
 obj-$(CONFIG_CAN_EMS_PCI) += ems_pci.o
 obj-$(CONFIG_CAN_KVASER_PCI) += kvaser_pci.o
+obj-$(CONFIG_CAN_PLX_PCI) += plx_pci.o
 
 ccflags-$(CONFIG_CAN_DEBUG_DEVICES) := -DDEBUG
diff --git a/drivers/net/can/sja1000/plx_pci.c b/drivers/net/can/sja1000/plx_pci.c
new file mode 100644
index 0000000..4b7a697
--- /dev/null
+++ b/drivers/net/can/sja1000/plx_pci.c
@@ -0,0 +1,457 @@
+/*
+ * Copyright (C) 2008-2010 Pavel Cheblakov &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">P.B.Cheblakov at inp.nsk.su</A>&gt;
+ *
+ * Derived from the ems_pci.c driver:
+ *	Copyright (C) 2007 Wolfgang Grandegger &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">wg at grandegger.com</A>&gt;
+ *	Copyright (C) 2008 Markus Plessing &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">plessing at ems-wuensche.com</A>&gt;
+ *	Copyright (C) 2008 Sebastian Haas &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">haas at ems-wuensche.com</A>&gt;
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the version 2 of the GNU General Public License
+ * as published by the Free Software Foundation
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software Foundation,
+ * Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
+ */
+
+#include &lt;linux/kernel.h&gt;
+#include &lt;linux/module.h&gt;
+#include &lt;linux/interrupt.h&gt;
+#include &lt;linux/netdevice.h&gt;
+#include &lt;linux/delay.h&gt;
+#include &lt;linux/pci.h&gt;
+#include &lt;linux/can.h&gt;
+#include &lt;linux/can/dev.h&gt;
+#include &lt;linux/io.h&gt;
+
+#include &quot;sja1000.h&quot;
+
+#define DRV_NAME  &quot;sja1000_plx_pci&quot;
+
+MODULE_AUTHOR(&quot;Pavel Cheblakov &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">P.B.Cheblakov at inp.nsk.su</A>&gt;&quot;);
+MODULE_DESCRIPTION(&quot;Socket-CAN driver for PLX90xx PCI-bridge cards with &quot;
+		   &quot;the SJA1000 chips&quot;);
+MODULE_SUPPORTED_DEVICE(&quot;Adlink PCI-7841/cPCI-7841, &quot;
+			&quot;Adlink PCI-7841/cPCI-7841 SE, &quot;
+			&quot;Marathon CAN-bus-PCI, &quot;
+			&quot;TEWS TECHNOLOGIES TPMC810&quot;);
+MODULE_LICENSE(&quot;GPL v2&quot;);
+
+#define PLX_PCI_MAX_CHAN 2
+
+struct plx_pci_card {
+	int channels;			/* detected channels count */
+	struct net_device *net_dev[PLX_PCI_MAX_CHAN];
+	void __iomem *conf_addr;
+};
+
+#define PLX_PCI_CAN_CLOCK (16000000 / 2)
+
+/* PLX90xx registers */
+#define PLX_INTCSR	0x4c		/* Interrup Control/Status */
+#define PLX_CNTRL	0x50		/* User I/O, Direct Slave Response,
+					 * Serial EEPROM, and Initialization
+					 * Control register
+					 */
+
+#define PLX_LINT1_EN	0x1		/* Local interrupt 1 enable */
+#define PLX_LINT2_EN	(1 &lt;&lt; 3)	/* Local interrupt 2 enable */
+#define PLX_PCI_INT_EN	(1 &lt;&lt; 6)	/* PCI Interrupt Enable */
+#define PLX_PCI_RESET	(1 &lt;&lt; 30)	/* PCI Adapter Software Reset */
+
+/*
+ * The board configuration is probably following:
+ * RX1 is connected to ground.
+ * TX1 is not connected.
+ * CLKO is not connected.
+ * Setting the OCR register to 0xDA is a good idea.
+ * This means normal output mode, push-pull and the correct polarity.
+ */
+#define PLX_PCI_OCR	(OCR_TX0_PUSHPULL | OCR_TX1_PUSHPULL)
+
+/*
+ * In the CDR register, you should set CBP to 1.
+ * You will probably also want to set the clock divider value to 7
+ * (meaning direct oscillator output) because the second SJA1000 chip
+ * is driven by the first one CLKOUT output.
+ */
+#define PLX_PCI_CDR			(CDR_CBP | CDR_CLKOUT_MASK)
+
+#define ADLINK_PCI_VENDOR_ID		0x144A
+#define ADLINK_PCI_DEVICE_ID		0x7841
+
+#define MARATHON_PCI_DEVICE_ID		0x2715
+
+#define TEWS_PCI_VENDOR_ID		0x1498
+#define TEWS_PCI_DEVICE_ID_TMPC810	0x032A
+
+static void plx_pci_reset_common(struct pci_dev *pdev);
+static void plx_pci_reset_marathon(struct pci_dev *pdev);
+
+struct plx_pci_channel_map {
+	u32 bar;
+	u32 offset;
+	u32 size;		/* 0x00 - auto, e.g. length of entire bar */
+};
+
+struct plx_pci_card_info {
+	const char *name;
+	int channel_count;
+	u32 can_clock;
+	u8 ocr;			/* output control register */
+	u8 cdr;			/* clock divider register */
+
+	/* Parameters for mapping local configuration space */
+	struct plx_pci_channel_map conf_map;
+
+	/* Parameters for mapping the SJA1000 chips */
+	struct plx_pci_channel_map chan_map_tbl[PLX_PCI_MAX_CHAN];
+
+	/* Pointer to device-dependent reset function */
+	void (*reset_func)(struct pci_dev *pdev);
+};
+
+static struct plx_pci_card_info plx_pci_card_info_adlink __devinitdata = {
+	&quot;Adlink PCI-7841/cPCI-7841&quot;, 2,
+	PLX_PCI_CAN_CLOCK, PLX_PCI_OCR, PLX_PCI_CDR,
+	{1, 0x00, 0x00}, { {2, 0x00, 0x80}, {2, 0x80, 0x80} },
+	&amp;plx_pci_reset_common
+	/* based on PLX9052 */
+};
+
+static struct plx_pci_card_info plx_pci_card_info_adlink_se __devinitdata = {
+	&quot;Adlink PCI-7841/cPCI-7841 SE&quot;, 2,
+	PLX_PCI_CAN_CLOCK, PLX_PCI_OCR, PLX_PCI_CDR,
+	{0, 0x00, 0x00}, { {2, 0x00, 0x80}, {2, 0x80, 0x80} },
+	&amp;plx_pci_reset_common
+	/* based on PLX9052 */
+};
+
+static struct plx_pci_card_info plx_pci_card_info_marathon __devinitdata = {
+	&quot;Marathon CAN-bus-PCI&quot;, 2,
+	PLX_PCI_CAN_CLOCK, PLX_PCI_OCR, PLX_PCI_CDR,
+	{0, 0x00, 0x00}, { {2, 0x00, 0x00}, {4, 0x00, 0x00} },
+	&amp;plx_pci_reset_marathon
+	/* based on PLX9052 */
+};
+
+static struct plx_pci_card_info plx_pci_card_info_tews __devinitdata = {
+	&quot;TEWS TECHNOLOGIES TPMC810&quot;, 2,
+	PLX_PCI_CAN_CLOCK, PLX_PCI_OCR, PLX_PCI_CDR,
+	{0, 0x00, 0x00}, { {2, 0x000, 0x80}, {2, 0x100, 0x80} },
+	&amp;plx_pci_reset_common
+	/* based on PLX9030 */
+};
+
+static struct pci_device_id plx_pci_tbl[] = {
+	{
+		/* Adlink PCI-7841/cPCI-7841 */
+		ADLINK_PCI_VENDOR_ID, ADLINK_PCI_DEVICE_ID,
+		PCI_ANY_ID, PCI_ANY_ID,
+		PCI_CLASS_NETWORK_OTHER &lt;&lt; 8, ~0,
+		(kernel_ulong_t)&amp;plx_pci_card_info_adlink
+	},
+	{
+		/* Adlink PCI-7841/cPCI-7841 SE */
+		ADLINK_PCI_VENDOR_ID, ADLINK_PCI_DEVICE_ID,
+		PCI_ANY_ID, PCI_ANY_ID,
+		PCI_CLASS_COMMUNICATION_OTHER &lt;&lt; 8, ~0,
+		(kernel_ulong_t)&amp;plx_pci_card_info_adlink_se
+	},
+	{
+		/* Marathon CAN-bus-PCI card */
+		PCI_VENDOR_ID_PLX, MARATHON_PCI_DEVICE_ID,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0,
+		(kernel_ulong_t)&amp;plx_pci_card_info_marathon
+	},
+	{
+		/* TEWS TECHNOLOGIES TPMC810 card */
+		TEWS_PCI_VENDOR_ID, TEWS_PCI_DEVICE_ID_TMPC810,
+		PCI_ANY_ID, PCI_ANY_ID,
+		0, 0,
+		(kernel_ulong_t)&amp;plx_pci_card_info_tews
+	},
+	{ 0,}
+};
+MODULE_DEVICE_TABLE(pci, plx_pci_tbl);
+
+static u8 plx_pci_read_reg(const struct sja1000_priv *priv, int port)
+{
+	return ioread8(priv-&gt;reg_base + port);
+}
+
+static void plx_pci_write_reg(const struct sja1000_priv *priv, int port, u8 val)
+{
+	iowrite8(val, priv-&gt;reg_base + port);
+}
+
+/*
+ * Check if a CAN controller is present at the specified location
+ * by trying to switch 'em from the Basic mode into the PeliCAN mode.
+ * Also check states of some registers in reset mode.
+ */
+static inline int plx_pci_check_sja1000(const struct sja1000_priv *priv)
+{
+	int flag = 0;
+
+	/*
+	 * Check registers after hardware reset (the Basic mode)
+	 * See states on p. 10 of the Datasheet.
+	 */
+	if ((priv-&gt;read_reg(priv, REG_MOD) &amp; 0xa1) == 0x21 &amp;&amp;
+	    (priv-&gt;read_reg(priv, REG_SR) == 0x0c) &amp;&amp;
+	    (priv-&gt;read_reg(priv, REG_IR) == 0xe0))
+		flag = 1;
+
+	/* Bring the SJA1000 into the PeliCAN mode*/
+	priv-&gt;write_reg(priv, REG_CDR, CDR_PELICAN);
+
+	/*
+	 * Check registers after reset in the PeliCAN mode.
+	 * See states on p. 23 of the Datasheet.
+	 */
+	if ((priv-&gt;read_reg(priv, REG_MOD) &amp; 0xf1) == 0x01 &amp;&amp;
+	    (priv-&gt;read_reg(priv, REG_SR) &amp; 0x37) == 0x34 &amp;&amp;
+	    (priv-&gt;read_reg(priv, REG_IR) &amp; 0xfb) == 0x00)
+		return flag;
+
+	return 0;
+}
+
+/*
+ * PLX90xx software reset
+ * Also LRESET# asserts and brings to reset device on the Local Bus (if wired).
+ * For most cards it's enough for reset the SJA1000 chips.
+ */
+static void plx_pci_reset_common(struct pci_dev *pdev)
+{
+	struct plx_pci_card *card = pci_get_drvdata(pdev);
+	u32 cntrl;
+
+	cntrl = ioread32(card-&gt;conf_addr + PLX_CNTRL);
+	cntrl |= PLX_PCI_RESET;
+	iowrite32(cntrl, card-&gt;conf_addr + PLX_CNTRL);
+	udelay(100);
+	cntrl ^= PLX_PCI_RESET;
+	iowrite32(cntrl, card-&gt;conf_addr + PLX_CNTRL);
+};
+
+/* Special reset function for Marathon card */
+static void plx_pci_reset_marathon(struct pci_dev *pdev)
+{
+	void __iomem *reset_addr;
+	int i;
+	int reset_bar[2] = {3, 5};
+
+	plx_pci_reset_common(pdev);
+
+	for (i = 0; i &lt; 2; i++) {
+		reset_addr = pci_iomap(pdev, reset_bar[i], 0);
+		if (!reset_addr) {
+			dev_err(&amp;pdev-&gt;dev, &quot;Failed to remap reset &quot;
+				&quot;space %d (BAR%d)\n&quot;, i, reset_bar[i]);
+		} else {
+			/* reset the SJA1000 chip */
+			iowrite8(0x1, reset_addr);
+			udelay(100);
+			pci_iounmap(pdev, reset_addr);
+		}
+	}
+}
+
+static void plx_pci_del_card(struct pci_dev *pdev)
+{
+	struct plx_pci_card *card = pci_get_drvdata(pdev);
+	struct net_device *dev;
+	struct sja1000_priv *priv;
+	int i = 0;
+
+	for (i = 0; i &lt; card-&gt;channels; i++) {
+		dev = card-&gt;net_dev[i];
+		if (!dev)
+			continue;
+
+		dev_info(&amp;pdev-&gt;dev, &quot;Removing %s\n&quot;, dev-&gt;name);
+		unregister_sja1000dev(dev);
+		priv = netdev_priv(dev);
+		if (priv-&gt;reg_base)
+			pci_iounmap(pdev, priv-&gt;reg_base);
+		free_sja1000dev(dev);
+	}
+
+	plx_pci_reset_common(pdev);
+
+	/*
+	 * Disable interrupts from PCI-card (PLX90xx) and disable Local_1,
+	 * Local_2 interrupts
+	 */
+	iowrite32(0x0, card-&gt;conf_addr + PLX_INTCSR);
+
+	if (card-&gt;conf_addr)
+		pci_iounmap(pdev, card-&gt;conf_addr);
+
+	kfree(card);
+
+	pci_disable_device(pdev);
+	pci_set_drvdata(pdev, NULL);
+}
+
+/*
+ * Probe PLX90xx based device for the SJA1000 chips and register each
+ * available CAN channel to SJA1000 Socket-CAN subsystem.
+ */
+static int __devinit plx_pci_add_card(struct pci_dev *pdev,
+				      const struct pci_device_id *ent)
+{
+	struct sja1000_priv *priv;
+	struct net_device *dev;
+	struct plx_pci_card *card;
+	struct plx_pci_card_info *ci;
+	int err, i;
+	u32 val;
+	void __iomem *addr;
+
+	ci = (struct plx_pci_card_info *)ent-&gt;driver_data;
+
+	if (pci_enable_device(pdev) &lt; 0) {
+		dev_err(&amp;pdev-&gt;dev, &quot;Failed to enable PCI device\n&quot;);
+		return -ENODEV;
+	}
+
+	dev_info(&amp;pdev-&gt;dev, &quot;Detected \&quot;%s\&quot; card at slot #%i\n&quot;,
+		 ci-&gt;name, PCI_SLOT(pdev-&gt;devfn));
+
+	/* Allocate card structures to hold addresses, ... */
+	card = kzalloc(sizeof(*card), GFP_KERNEL);
+	if (!card) {
+		dev_err(&amp;pdev-&gt;dev, &quot;Unable to allocate memory\n&quot;);
+		pci_disable_device(pdev);
+		return -ENOMEM;
+	}
+
+	pci_set_drvdata(pdev, card);
+
+	card-&gt;channels = 0;
+
+	/* Remap PLX90xx configuration space */
+	addr = pci_iomap(pdev, ci-&gt;conf_map.bar, ci-&gt;conf_map.size);
+	if (!addr) {
+		err = -ENOMEM;
+		dev_err(&amp;pdev-&gt;dev, &quot;Failed to remap configuration space &quot;
+			&quot;(BAR%d)\n&quot;, ci-&gt;conf_map.bar);
+		goto failure_cleanup;
+	}
+	card-&gt;conf_addr = addr + ci-&gt;conf_map.offset;
+
+	ci-&gt;reset_func(pdev);
+
+	/* Detect available channels */
+	for (i = 0; i &lt; ci-&gt;channel_count; i++) {
+		struct plx_pci_channel_map *cm = &amp;ci-&gt;chan_map_tbl[i];
+
+		dev = alloc_sja1000dev(0);
+		if (!dev) {
+			err = -ENOMEM;
+			goto failure_cleanup;
+		}
+
+		card-&gt;net_dev[i] = dev;
+		priv = netdev_priv(dev);
+		priv-&gt;priv = card;
+		priv-&gt;irq_flags = IRQF_SHARED;
+
+		dev-&gt;irq = pdev-&gt;irq;
+
+		/*
+		 * Remap IO space of the SJA1000 chips
+		 * This is device-dependent mapping
+		 */
+		addr = pci_iomap(pdev, cm-&gt;bar, cm-&gt;size);
+		if (!addr) {
+			err = -ENOMEM;
+			dev_err(&amp;pdev-&gt;dev, &quot;Failed to remap BAR%d\n&quot;, cm-&gt;bar);
+			goto failure_cleanup;
+		}
+
+		priv-&gt;reg_base = addr + cm-&gt;offset;
+		priv-&gt;read_reg = plx_pci_read_reg;
+		priv-&gt;write_reg = plx_pci_write_reg;
+
+		/* Check if channel is present */
+		if (plx_pci_check_sja1000(priv)) {
+			priv-&gt;can.clock.freq = ci-&gt;can_clock;
+			priv-&gt;ocr = ci-&gt;ocr;
+			priv-&gt;cdr = ci-&gt;cdr;
+
+			SET_NETDEV_DEV(dev, &amp;pdev-&gt;dev);
+
+			/* Register SJA1000 device */
+			err = register_sja1000dev(dev);
+			if (err) {
+				dev_err(&amp;pdev-&gt;dev, &quot;Registering device failed &quot;
+					&quot;(err=%d)\n&quot;, err);
+				free_sja1000dev(dev);
+				goto failure_cleanup;
+			}
+
+			card-&gt;channels++;
+
+			dev_info(&amp;pdev-&gt;dev, &quot;Channel #%d at 0x%p, irq %d &quot;
+				 &quot;registered as %s\n&quot;, i + 1, priv-&gt;reg_base,
+				 dev-&gt;irq, dev-&gt;name);
+		} else {
+			dev_err(&amp;pdev-&gt;dev, &quot;Channel #%d not detected\n&quot;,
+				i + 1);
+			free_sja1000dev(dev);
+		}
+	}
+
+	if (!card-&gt;channels) {
+		err = -ENODEV;
+		goto failure_cleanup;
+	}
+
+	/*
+	 * Enable interrupts from PCI-card (PLX90xx) and enable Local_1,
+	 * Local_2 interrupts from the SJA1000 chips
+	 */
+	val = ioread32(card-&gt;conf_addr + PLX_INTCSR);
+	val |= PLX_LINT1_EN | PLX_LINT2_EN | PLX_PCI_INT_EN;
+	iowrite32(val, card-&gt;conf_addr + PLX_INTCSR);
+
+	return 0;
+
+failure_cleanup:
+	dev_err(&amp;pdev-&gt;dev, &quot;Error: %d. Cleaning Up.\n&quot;, err);
+
+	plx_pci_del_card(pdev);
+
+	return err;
+}
+
+static struct pci_driver plx_pci_driver = {
+	.name = DRV_NAME,
+	.id_table = plx_pci_tbl,
+	.probe = plx_pci_add_card,
+	.remove = plx_pci_del_card,
+};
+
+static int __init plx_pci_init(void)
+{
+	return pci_register_driver(&amp;plx_pci_driver);
+}
+
+static void __exit plx_pci_exit(void)
+{
+	pci_unregister_driver(&amp;plx_pci_driver);
+}
+
+module_init(plx_pci_init);
+module_exit(plx_pci_exit);
-- 
1.6.0.6


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="003917.html">[PATCH net-next-2.6] can: add support for CAN interface cards based	on the PLX90xx PCI bridge
</A></li>
	<LI>Next message: <A HREF="003915.html">[PATCH net-next-2.6] can: add support for CAN interface cards 	based on the PLX90xx PCI bridge
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#3914">[ date ]</a>
              <a href="thread.html#3914">[ thread ]</a>
              <a href="subject.html#3914">[ subject ]</a>
              <a href="author.html#3914">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
