###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       148613   # Number of WRITE/WRITEP commands
num_reads_done                 =       880911   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       701875   # Number of read row buffer hits
num_read_cmds                  =       880906   # Number of READ/READP commands
num_writes_done                =       148632   # Number of read requests issued
num_write_row_hits             =        94275   # Number of write row buffer hits
num_act_cmds                   =       234675   # Number of ACT commands
num_pre_cmds                   =       234646   # Number of PRE commands
num_ondemand_pres              =       210086   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9466402   # Cyles of rank active rank.0
rank_active_cycles.1           =      9196755   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       533598   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       803245   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       975317   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12719   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10004   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2347   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          910   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1274   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1456   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1104   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1446   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2294   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20673   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =           95   # Write cmd latency (cycles)
write_latency[40-59]           =           99   # Write cmd latency (cycles)
write_latency[60-79]           =          222   # Write cmd latency (cycles)
write_latency[80-99]           =          457   # Write cmd latency (cycles)
write_latency[100-119]         =          817   # Write cmd latency (cycles)
write_latency[120-139]         =         1561   # Write cmd latency (cycles)
write_latency[140-159]         =         2364   # Write cmd latency (cycles)
write_latency[160-179]         =         3198   # Write cmd latency (cycles)
write_latency[180-199]         =         4124   # Write cmd latency (cycles)
write_latency[200-]            =       135666   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       304841   # Read request latency (cycles)
read_latency[40-59]            =       106203   # Read request latency (cycles)
read_latency[60-79]            =       111417   # Read request latency (cycles)
read_latency[80-99]            =        59470   # Read request latency (cycles)
read_latency[100-119]          =        44856   # Read request latency (cycles)
read_latency[120-139]          =        35563   # Read request latency (cycles)
read_latency[140-159]          =        25797   # Read request latency (cycles)
read_latency[160-179]          =        20400   # Read request latency (cycles)
read_latency[180-199]          =        16904   # Read request latency (cycles)
read_latency[200-]             =       155455   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.41876e+08   # Write energy
read_energy                    =  3.55181e+09   # Read energy
act_energy                     =  6.42071e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.56127e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.85558e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90703e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73878e+09   # Active standby energy rank.1
average_read_latency           =      135.431   # Average read request latency (cycles)
average_interarrival           =       9.7129   # Average request interarrival latency (cycles)
total_energy                   =  1.79279e+10   # Total energy (pJ)
average_power                  =      1792.79   # Average power (mW)
average_bandwidth              =      8.78543   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       140293   # Number of WRITE/WRITEP commands
num_reads_done                 =       888542   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       688280   # Number of read row buffer hits
num_read_cmds                  =       888541   # Number of READ/READP commands
num_writes_done                =       140316   # Number of read requests issued
num_write_row_hits             =        90822   # Number of write row buffer hits
num_act_cmds                   =       250952   # Number of ACT commands
num_pre_cmds                   =       250924   # Number of PRE commands
num_ondemand_pres              =       226718   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9337400   # Cyles of rank active rank.0
rank_active_cycles.1           =      9327524   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       662600   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       672476   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       973486   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13876   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9977   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2356   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          976   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1241   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1474   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1093   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1453   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2310   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20620   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           67   # Write cmd latency (cycles)
write_latency[40-59]           =           86   # Write cmd latency (cycles)
write_latency[60-79]           =          182   # Write cmd latency (cycles)
write_latency[80-99]           =          409   # Write cmd latency (cycles)
write_latency[100-119]         =          715   # Write cmd latency (cycles)
write_latency[120-139]         =         1411   # Write cmd latency (cycles)
write_latency[140-159]         =         2193   # Write cmd latency (cycles)
write_latency[160-179]         =         3140   # Write cmd latency (cycles)
write_latency[180-199]         =         4036   # Write cmd latency (cycles)
write_latency[200-]            =       128048   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       297487   # Read request latency (cycles)
read_latency[40-59]            =       104711   # Read request latency (cycles)
read_latency[60-79]            =       119553   # Read request latency (cycles)
read_latency[80-99]            =        63170   # Read request latency (cycles)
read_latency[100-119]          =        47913   # Read request latency (cycles)
read_latency[120-139]          =        38105   # Read request latency (cycles)
read_latency[140-159]          =        27529   # Read request latency (cycles)
read_latency[160-179]          =        21447   # Read request latency (cycles)
read_latency[180-199]          =        17339   # Read request latency (cycles)
read_latency[200-]             =       151286   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.00343e+08   # Write energy
read_energy                    =   3.5826e+09   # Read energy
act_energy                     =  6.86605e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.18048e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.22788e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82654e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82037e+09   # Active standby energy rank.1
average_read_latency           =      133.818   # Average read request latency (cycles)
average_interarrival           =      9.71934   # Average request interarrival latency (cycles)
total_energy                   =  1.79619e+10   # Total energy (pJ)
average_power                  =      1796.19   # Average power (mW)
average_bandwidth              =      8.77959   # Average bandwidth
