TimeQuest Timing Analyzer report for al422_bam
Thu Jan 11 16:31:01 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'in_clk'
 13. Hold: 'in_clk'
 14. Minimum Pulse Width: 'in_clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Setup Transfers
 20. Hold Transfers
 21. Report TCCS
 22. Report RSKM
 23. Unconstrained Paths
 24. TimeQuest Timing Analyzer Messages
 25. TimeQuest Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; al422_bam                                                         ;
; Device Family      ; MAX3000A                                                          ;
; Device Name        ; EPM3064ATC44-10                                                   ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Slow Model                                                        ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; al422_bam.sdc ; OK     ; Thu Jan 11 16:31:00 2018 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; in_clk     ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { in_clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-------------------------------------------------+
; Fmax Summary                                    ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 58.48 MHz ; 58.48 MHz       ; in_clk     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Setup Summary                  ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; in_clk ; 2.900 ; 0.000         ;
+--------+-------+---------------+


+--------------------------------+
; Hold Summary                   ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; in_clk ; 3.900 ; 0.000         ;
+--------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+--------------------------------+
; Minimum Pulse Width Summary    ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; in_clk ; 6.000 ; 0.000         ;
+--------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'in_clk'                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.900 ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                          ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.200     ;
; 2.900 ; al422_bam_first_stage:first_stage|row_data_ready                           ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.200     ;
; 2.900 ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                          ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.200     ;
; 2.900 ; al422_bam_first_stage:first_stage|row_data_ready                           ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.200     ;
; 2.900 ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                          ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.200     ;
; 2.900 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.200     ;
; 2.900 ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                          ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.200     ;
; 2.900 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.200     ;
; 3.100 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[0] ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.000     ;
; 3.100 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[2] ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.000     ;
; 3.100 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[1] ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.000     ;
; 3.100 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[0] ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.000     ;
; 3.100 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[2] ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.000     ;
; 3.100 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[1] ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 14.000     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|predelay_counter[1]                    ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|predelay_counter[0]                    ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|predelay_counter[2]                    ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|postdelay_counter[1]                   ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|postdelay_counter[0]                   ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|postdelay_counter[2]                   ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[7] ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[6] ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[5] ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[4] ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[3] ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|predelay_counter[1]                    ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|predelay_counter[0]                    ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|predelay_counter[2]                    ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|postdelay_counter[1]                   ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|postdelay_counter[0]                   ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|postdelay_counter[2]                   ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[7] ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[6] ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[5] ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[4] ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 3.200 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[3] ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                         ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 13.900     ;
; 4.900 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 12.200     ;
; 4.900 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 12.200     ;
; 4.900 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 12.200     ;
; 4.900 ; al422_bam_first_stage:first_stage|module_is_busy                           ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 12.200     ;
; 4.900 ; al422_bam_first_stage:first_stage|module_is_busy                           ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 12.200     ;
; 4.900 ; al422_bam_first_stage:first_stage|module_is_busy                           ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 12.200     ;
; 5.800 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; al422_bam_first_stage:first_stage|module_is_busy                          ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.300     ;
; 5.800 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; al422_bam_first_stage:first_stage|led_clk                                 ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.300     ;
; 5.800 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0] ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.300     ;
; 5.800 ; al422_bam_first_stage:first_stage|module_is_busy                           ; al422_bam_first_stage:first_stage|module_is_busy                          ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.300     ;
; 5.800 ; al422_bam_first_stage:first_stage|module_is_busy                           ; al422_bam_first_stage:first_stage|led_clk                                 ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.300     ;
; 5.800 ; al422_bam_first_stage:first_stage|module_is_busy                           ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0] ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.300     ;
; 5.900 ; al422_bam_first_stage:first_stage|phase_cntr[0]                            ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.200     ;
; 5.900 ; al422_bam_first_stage:first_stage|phase_cntr[0]                            ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.200     ;
; 5.900 ; al422_bam_first_stage:first_stage|data_in_data_buffer_valid                ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.200     ;
; 5.900 ; al422_bam_first_stage:first_stage|phase_cntr[1]                            ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.200     ;
; 5.900 ; al422_bam_first_stage:first_stage|data_in_data_buffer_valid                ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.200     ;
; 5.900 ; al422_bam_first_stage:first_stage|phase_cntr[1]                            ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.200     ;
; 5.900 ; al422_bam_first_stage:first_stage|data_in_data_buffer_valid                ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.200     ;
; 5.900 ; al422_bam_first_stage:first_stage|phase_cntr[1]                            ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.200     ;
; 5.900 ; al422_bam_first_stage:first_stage|phase_cntr[0]                            ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 11.200     ;
; 7.900 ; in_data[0]                                                                 ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 3.600      ; 7.800      ;
; 7.900 ; in_data[2]                                                                 ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 3.600      ; 7.800      ;
; 7.900 ; in_data[3]                                                                 ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 3.600      ; 7.800      ;
; 8.800 ; in_data[0]                                                                 ; al422_bam_first_stage:first_stage|in_data_buffer[0]                       ; in_clk       ; in_clk      ; 20.000       ; 3.600      ; 6.900      ;
; 8.800 ; in_data[2]                                                                 ; al422_bam_first_stage:first_stage|in_data_buffer[2]                       ; in_clk       ; in_clk      ; 20.000       ; 3.600      ; 6.900      ;
; 8.800 ; in_data[3]                                                                 ; al422_bam_first_stage:first_stage|in_data_buffer[3]                       ; in_clk       ; in_clk      ; 20.000       ; 3.600      ; 6.900      ;
; 8.800 ; in_data[1]                                                                 ; al422_bam_first_stage:first_stage|in_data_buffer[1]                       ; in_clk       ; in_clk      ; 20.000       ; 3.600      ; 6.900      ;
; 8.800 ; in_data[4]                                                                 ; al422_bam_first_stage:first_stage|in_data_buffer[4]                       ; in_clk       ; in_clk      ; 20.000       ; 3.600      ; 6.900      ;
; 8.800 ; in_data[6]                                                                 ; al422_bam_first_stage:first_stage|in_data_buffer[6]                       ; in_clk       ; in_clk      ; 20.000       ; 3.600      ; 6.900      ;
; 8.800 ; in_data[7]                                                                 ; al422_bam_first_stage:first_stage|in_data_buffer[7]                       ; in_clk       ; in_clk      ; 20.000       ; 3.600      ; 6.900      ;
; 8.800 ; in_data[5]                                                                 ; al422_bam_first_stage:first_stage|in_data_buffer[5]                       ; in_clk       ; in_clk      ; 20.000       ; 3.600      ; 6.900      ;
; 9.000 ; bit_counter[2]                                                             ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.100      ;
; 9.000 ; bit_counter[0]                                                             ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.100      ;
; 9.000 ; bit_counter[1]                                                             ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.100      ;
; 9.000 ; bit_counter[2]                                                             ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.100      ;
; 9.000 ; bit_counter[0]                                                             ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.100      ;
; 9.000 ; bit_counter[1]                                                             ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.100      ;
; 9.000 ; bit_counter[2]                                                             ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.100      ;
; 9.000 ; bit_counter[0]                                                             ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.100      ;
; 9.000 ; bit_counter[1]                                                             ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.100      ;
; 9.100 ; al422_bam_first_stage:first_stage|in_data_buffer[0]                        ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.000      ;
; 9.100 ; al422_bam_first_stage:first_stage|in_data_buffer[2]                        ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.000      ;
; 9.100 ; al422_bam_first_stage:first_stage|in_data_buffer[3]                        ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.000      ;
; 9.100 ; al422_bam_first_stage:first_stage|in_data_buffer[1]                        ; al422_bam_first_stage:first_stage|rgb_tmp[0]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.000      ;
; 9.100 ; al422_bam_first_stage:first_stage|in_data_buffer[0]                        ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.000      ;
; 9.100 ; al422_bam_first_stage:first_stage|in_data_buffer[2]                        ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.000      ;
; 9.100 ; al422_bam_first_stage:first_stage|in_data_buffer[3]                        ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.000      ;
; 9.100 ; al422_bam_first_stage:first_stage|in_data_buffer[1]                        ; al422_bam_first_stage:first_stage|rgb_tmp[1]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.000      ;
; 9.100 ; al422_bam_first_stage:first_stage|in_data_buffer[0]                        ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.000      ;
; 9.100 ; al422_bam_first_stage:first_stage|in_data_buffer[2]                        ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.000      ;
; 9.100 ; al422_bam_first_stage:first_stage|in_data_buffer[3]                        ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.000      ;
; 9.100 ; al422_bam_first_stage:first_stage|in_data_buffer[1]                        ; al422_bam_first_stage:first_stage|rgb_tmp[2]                              ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 8.000      ;
; 9.700 ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                          ; al422_bam_oe_processor:oe_processor|predelay_counter[0]                   ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 7.400      ;
; 9.700 ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                          ; al422_bam_oe_processor:oe_processor|predelay_counter[0]                   ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 7.400      ;
; 9.700 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; al422_bam_oe_processor:oe_processor|predelay_counter[0]                   ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 7.400      ;
; 9.700 ; al422_bam_first_stage:first_stage|row_data_ready                           ; al422_bam_oe_processor:oe_processor|predelay_counter[0]                   ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 7.400      ;
; 9.700 ; al422_bam_first_stage:first_stage|row_data_ready                           ; al422_bam_oe_processor:oe_processor|predelay_counter[1]                   ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 7.400      ;
; 9.700 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; al422_bam_oe_processor:oe_processor|predelay_counter[1]                   ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 7.400      ;
; 9.700 ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                          ; al422_bam_oe_processor:oe_processor|predelay_counter[1]                   ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 7.400      ;
; 9.700 ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                          ; al422_bam_oe_processor:oe_processor|predelay_counter[1]                   ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 7.400      ;
; 9.700 ; al422_bam_first_stage:first_stage|row_data_ready                           ; al422_bam_oe_processor:oe_processor|predelay_counter[2]                   ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 7.400      ;
; 9.700 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; al422_bam_oe_processor:oe_processor|predelay_counter[2]                   ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 7.400      ;
; 9.700 ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                          ; al422_bam_oe_processor:oe_processor|predelay_counter[2]                   ; in_clk       ; in_clk      ; 20.000       ; 0.000      ; 7.400      ;
+-------+----------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'in_clk'                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.900 ; led_row_in[0]                                                              ; bit_counter[0]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.200      ;
; 3.900 ; led_row_in[2]                                                              ; bit_counter[0]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.200      ;
; 3.900 ; led_row_in[1]                                                              ; bit_counter[0]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.200      ;
; 3.900 ; led_row_in[0]                                                              ; bit_counter[1]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.200      ;
; 3.900 ; led_row_in[2]                                                              ; bit_counter[1]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.200      ;
; 3.900 ; led_row_in[1]                                                              ; bit_counter[1]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.200      ;
; 3.900 ; led_row_in[0]                                                              ; bit_counter[2]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.200      ;
; 3.900 ; led_row_in[2]                                                              ; bit_counter[2]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.200      ;
; 3.900 ; led_row_in[1]                                                              ; bit_counter[2]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.200      ;
; 4.100 ; al422_bam_first_stage:first_stage|row_data_ready                           ; led_row_in[2]                                                              ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.400      ;
; 4.100 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; led_row_in[2]                                                              ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.400      ;
; 4.100 ; al422_bam_first_stage:first_stage|row_data_ready                           ; bit_counter[0]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.400      ;
; 4.100 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; bit_counter[0]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.400      ;
; 4.100 ; al422_bam_first_stage:first_stage|row_data_ready                           ; bit_counter[1]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.400      ;
; 4.100 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; bit_counter[1]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.400      ;
; 4.100 ; al422_bam_first_stage:first_stage|row_data_ready                           ; bit_counter[2]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.400      ;
; 4.100 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; bit_counter[2]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.400      ;
; 4.100 ; al422_bam_first_stage:first_stage|row_data_ready                           ; led_row_in[0]                                                              ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.400      ;
; 4.100 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; led_row_in[0]                                                              ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.400      ;
; 4.100 ; al422_bam_first_stage:first_stage|row_data_ready                           ; led_row_in[1]                                                              ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.400      ;
; 4.100 ; al422_bam_oe_processor:oe_processor|module_is_busy                         ; led_row_in[1]                                                              ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 5.400      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|predelay_counter[0]                    ; al422_bam_oe_processor:oe_processor|predelay_counter[0]                    ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|predelay_counter[1]                    ; al422_bam_oe_processor:oe_processor|predelay_counter[1]                    ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|predelay_counter[0]                    ; al422_bam_oe_processor:oe_processor|predelay_counter[1]                    ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|predelay_counter[2]                    ; al422_bam_oe_processor:oe_processor|predelay_counter[2]                    ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|predelay_counter[1]                    ; al422_bam_oe_processor:oe_processor|predelay_counter[2]                    ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|predelay_counter[0]                    ; al422_bam_oe_processor:oe_processor|predelay_counter[2]                    ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|postdelay_counter[0]                   ; al422_bam_oe_processor:oe_processor|postdelay_counter[0]                   ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|postdelay_counter[1]                   ; al422_bam_oe_processor:oe_processor|postdelay_counter[1]                   ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|postdelay_counter[0]                   ; al422_bam_oe_processor:oe_processor|postdelay_counter[1]                   ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|postdelay_counter[2]                   ; al422_bam_oe_processor:oe_processor|postdelay_counter[2]                   ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|postdelay_counter[1]                   ; al422_bam_oe_processor:oe_processor|postdelay_counter[2]                   ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|postdelay_counter[0]                   ; al422_bam_oe_processor:oe_processor|postdelay_counter[2]                   ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; led_row_in[2]                                                              ; led_row_in[2]                                                              ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; bit_counter[0]                                                             ; bit_counter[0]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; bit_counter[1]                                                             ; bit_counter[1]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; bit_counter[2]                                                             ; bit_counter[2]                                                             ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[0] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[0] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[1] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[1] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[2] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[2] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[3] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[3] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[3] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[4] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[4] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[4] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[4] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[5] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[3] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[5] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[5] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[5] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[3] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[6] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[5] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[6] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[4] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[6] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[6] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[6] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[6] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[7] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[5] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[7] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[4] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[7] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[3] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[7] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[7] ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[7] ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                          ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                          ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; first_stage_address_reset                                                  ; al422_bam_first_stage:first_stage|al422_nrst                               ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|data_in_data_buffer_valid                ; al422_bam_first_stage:first_stage|data_in_data_buffer_valid                ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|al422_nrst                               ; al422_bam_first_stage:first_stage|data_in_data_buffer_valid                ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[1]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[1]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[1]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|led_clk                                  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[1]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[5]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[5]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[4]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[5]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[3]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[5]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[2]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[5]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[5]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[1]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[5]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|led_clk                                  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[5]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[4]  ; al422_bam_first_stage:first_stage|module_is_busy                           ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[2]  ; al422_bam_first_stage:first_stage|module_is_busy                           ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[1]  ; al422_bam_first_stage:first_stage|module_is_busy                           ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[3]  ; al422_bam_first_stage:first_stage|module_is_busy                           ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[5]  ; al422_bam_first_stage:first_stage|module_is_busy                           ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0]  ; al422_bam_first_stage:first_stage|module_is_busy                           ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|first_cycle_finished                     ; al422_bam_first_stage:first_stage|first_cycle_finished                     ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|out_data_valid                           ; al422_bam_first_stage:first_stage|led_clk                                  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|led_clk                                  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[2]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[2]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[2]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[1]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[2]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|led_clk                                  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[2]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[3]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[3]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[2]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[3]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[3]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[1]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[3]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|led_clk                                  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[3]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[4]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[4]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[3]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[4]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[2]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[4]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[4]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[1]  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[4]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|led_clk                                  ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[4]  ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|row_data_ready                           ; al422_bam_first_stage:first_stage|row_data_ready                           ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[4]  ; al422_bam_first_stage:first_stage|row_data_ready                           ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[2]  ; al422_bam_first_stage:first_stage|row_data_ready                           ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[1]  ; al422_bam_first_stage:first_stage|row_data_ready                           ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[3]  ; al422_bam_first_stage:first_stage|row_data_ready                           ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
; 5.800 ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[5]  ; al422_bam_first_stage:first_stage|row_data_ready                           ; in_clk       ; in_clk      ; 0.000        ; 0.000      ; 7.100      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'in_clk'                                                                                                                               ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------+
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|al422_nrst                               ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|al422_nrst                               ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|al422_re                                 ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|al422_re                                 ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|data_in_data_buffer_valid                ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|data_in_data_buffer_valid                ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|first_cycle_finished                     ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|first_cycle_finished                     ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[0]                        ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[0]                        ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[1]                        ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[1]                        ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[2]                        ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[2]                        ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[3]                        ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[3]                        ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[4]                        ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[4]                        ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[5]                        ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[5]                        ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[6]                        ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[6]                        ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[7]                        ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|in_data_buffer[7]                        ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|led_clk                                  ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|led_clk                                  ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0]  ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[0]  ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[1]  ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[1]  ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[2]  ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[2]  ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[3]  ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[3]  ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[4]  ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[4]  ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[5]  ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|lpm_counter:pixel_counter_rtl_0|dffs[5]  ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|module_is_busy                           ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|module_is_busy                           ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|out_data_valid                           ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|out_data_valid                           ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|phase_cntr[0]                            ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|phase_cntr[0]                            ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|phase_cntr[1]                            ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|phase_cntr[1]                            ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|rgb_out1[0]                              ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|rgb_out1[0]                              ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|rgb_out1[1]                              ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|rgb_out1[1]                              ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|rgb_out1[2]                              ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|rgb_out1[2]                              ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|rgb_tmp[0]                               ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|rgb_tmp[0]                               ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|rgb_tmp[1]                               ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|rgb_tmp[1]                               ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|rgb_tmp[2]                               ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|rgb_tmp[2]                               ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|row_data_ready                           ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_first_stage:first_stage|row_data_ready                           ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[0] ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[0] ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[1] ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[1] ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[2] ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[2] ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[3] ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[3] ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[4] ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[4] ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[5] ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[5] ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[6] ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[6] ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[7] ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|lpm_counter:main_counter_rtl_0|dffs[7] ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|module_is_busy                         ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|module_is_busy                         ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                          ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|phase_cntr[0]                          ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                          ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|phase_cntr[1]                          ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|postdelay_counter[0]                   ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|postdelay_counter[0]                   ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|postdelay_counter[1]                   ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|postdelay_counter[1]                   ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|postdelay_counter[2]                   ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|postdelay_counter[2]                   ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|predelay_counter[0]                    ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|predelay_counter[0]                    ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|predelay_counter[1]                    ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|predelay_counter[1]                    ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|predelay_counter[2]                    ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; al422_bam_oe_processor:oe_processor|predelay_counter[2]                    ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; bit_counter[0]                                                             ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; bit_counter[0]                                                             ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; bit_counter[1]                                                             ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; bit_counter[1]                                                             ;
; 6.000 ; 10.000       ; 4.000          ; High Pulse Width ; in_clk ; Rise       ; bit_counter[2]                                                             ;
; 6.000 ; 10.000       ; 4.000          ; Low Pulse Width  ; in_clk ; Rise       ; bit_counter[2]                                                             ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; in_data[*]  ; in_clk     ; 7.100 ; 7.100 ; Rise       ; in_clk          ;
;  in_data[0] ; in_clk     ; 7.100 ; 7.100 ; Rise       ; in_clk          ;
;  in_data[1] ; in_clk     ; 6.200 ; 6.200 ; Rise       ; in_clk          ;
;  in_data[2] ; in_clk     ; 7.100 ; 7.100 ; Rise       ; in_clk          ;
;  in_data[3] ; in_clk     ; 7.100 ; 7.100 ; Rise       ; in_clk          ;
;  in_data[4] ; in_clk     ; 6.200 ; 6.200 ; Rise       ; in_clk          ;
;  in_data[5] ; in_clk     ; 6.200 ; 6.200 ; Rise       ; in_clk          ;
;  in_data[6] ; in_clk     ; 6.200 ; 6.200 ; Rise       ; in_clk          ;
;  in_data[7] ; in_clk     ; 6.200 ; 6.200 ; Rise       ; in_clk          ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; in_data[*]  ; in_clk     ; -2.000 ; -2.000 ; Rise       ; in_clk          ;
;  in_data[0] ; in_clk     ; -2.000 ; -2.000 ; Rise       ; in_clk          ;
;  in_data[1] ; in_clk     ; -2.000 ; -2.000 ; Rise       ; in_clk          ;
;  in_data[2] ; in_clk     ; -2.000 ; -2.000 ; Rise       ; in_clk          ;
;  in_data[3] ; in_clk     ; -2.000 ; -2.000 ; Rise       ; in_clk          ;
;  in_data[4] ; in_clk     ; -2.000 ; -2.000 ; Rise       ; in_clk          ;
;  in_data[5] ; in_clk     ; -2.000 ; -2.000 ; Rise       ; in_clk          ;
;  in_data[6] ; in_clk     ; -2.000 ; -2.000 ; Rise       ; in_clk          ;
;  in_data[7] ; in_clk     ; -2.000 ; -2.000 ; Rise       ; in_clk          ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; al422_nrst_out ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
; al422_re_out   ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
; led_clk_out    ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
; led_lat_out    ; in_clk     ; 14.100 ; 14.100 ; Rise       ; in_clk          ;
; led_oe_out     ; in_clk     ; 14.100 ; 14.100 ; Rise       ; in_clk          ;
; led_row[*]     ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
;  led_row[0]    ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
;  led_row[1]    ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
;  led_row[2]    ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
; rgb1[*]        ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
;  rgb1[0]       ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
;  rgb1[1]       ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
;  rgb1[2]       ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; al422_nrst_out ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
; al422_re_out   ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
; led_clk_out    ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
; led_lat_out    ; in_clk     ; 14.100 ; 14.100 ; Rise       ; in_clk          ;
; led_oe_out     ; in_clk     ; 14.100 ; 14.100 ; Rise       ; in_clk          ;
; led_row[*]     ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
;  led_row[0]    ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
;  led_row[1]    ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
;  led_row[2]    ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
; rgb1[*]        ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
;  rgb1[0]       ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
;  rgb1[1]       ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
;  rgb1[2]       ; in_clk     ; 7.000  ; 7.000  ; Rise       ; in_clk          ;
+----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; in_clk     ; in_clk   ; 877      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; in_clk     ; in_clk   ; 877      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 54    ; 54   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jan 11 16:30:59 2018
Info: Command: quartus_sta al422_bam -c al422_bam
Info: qsta_default_script.tcl version: #1
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Warning (335095): TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family.
Info (332104): Reading SDC File: 'al422_bam.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 2.900
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.900         0.000 in_clk 
Info (332146): Worst-case hold slack is 3.900
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.900         0.000 in_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.000         0.000 in_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (144001): Generated suppressed messages file D:/altera/al422-bam/output_files/al422_bam.sta.smsg
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 351 megabytes
    Info: Processing ended: Thu Jan 11 16:31:01 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+-----------------------------------------------+
; TimeQuest Timing Analyzer Suppressed Messages ;
+-----------------------------------------------+
The suppressed messages can be found in D:/altera/al422-bam/output_files/al422_bam.sta.smsg.


