/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* dirA */
.set dirA__0__DM__MASK, 0x07
.set dirA__0__DM__SHIFT, 0
.set dirA__0__DR, CYREG_PRT2_DR
.set dirA__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set dirA__0__HSIOM_MASK, 0x0000000F
.set dirA__0__HSIOM_SHIFT, 0
.set dirA__0__INTCFG, CYREG_PRT2_INTCFG
.set dirA__0__INTSTAT, CYREG_PRT2_INTSTAT
.set dirA__0__MASK, 0x01
.set dirA__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set dirA__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set dirA__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set dirA__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set dirA__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set dirA__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set dirA__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set dirA__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set dirA__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set dirA__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set dirA__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set dirA__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set dirA__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set dirA__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set dirA__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set dirA__0__PC, CYREG_PRT2_PC
.set dirA__0__PC2, CYREG_PRT2_PC2
.set dirA__0__PORT, 2
.set dirA__0__PS, CYREG_PRT2_PS
.set dirA__0__SHIFT, 0
.set dirA__DR, CYREG_PRT2_DR
.set dirA__INTCFG, CYREG_PRT2_INTCFG
.set dirA__INTSTAT, CYREG_PRT2_INTSTAT
.set dirA__MASK, 0x01
.set dirA__PA__CFG0, CYREG_UDB_PA2_CFG0
.set dirA__PA__CFG1, CYREG_UDB_PA2_CFG1
.set dirA__PA__CFG10, CYREG_UDB_PA2_CFG10
.set dirA__PA__CFG11, CYREG_UDB_PA2_CFG11
.set dirA__PA__CFG12, CYREG_UDB_PA2_CFG12
.set dirA__PA__CFG13, CYREG_UDB_PA2_CFG13
.set dirA__PA__CFG14, CYREG_UDB_PA2_CFG14
.set dirA__PA__CFG2, CYREG_UDB_PA2_CFG2
.set dirA__PA__CFG3, CYREG_UDB_PA2_CFG3
.set dirA__PA__CFG4, CYREG_UDB_PA2_CFG4
.set dirA__PA__CFG5, CYREG_UDB_PA2_CFG5
.set dirA__PA__CFG6, CYREG_UDB_PA2_CFG6
.set dirA__PA__CFG7, CYREG_UDB_PA2_CFG7
.set dirA__PA__CFG8, CYREG_UDB_PA2_CFG8
.set dirA__PA__CFG9, CYREG_UDB_PA2_CFG9
.set dirA__PC, CYREG_PRT2_PC
.set dirA__PC2, CYREG_PRT2_PC2
.set dirA__PORT, 2
.set dirA__PS, CYREG_PRT2_PS
.set dirA__SHIFT, 0

/* dirB */
.set dirB__0__DM__MASK, 0x38
.set dirB__0__DM__SHIFT, 3
.set dirB__0__DR, CYREG_PRT2_DR
.set dirB__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set dirB__0__HSIOM_MASK, 0x000000F0
.set dirB__0__HSIOM_SHIFT, 4
.set dirB__0__INTCFG, CYREG_PRT2_INTCFG
.set dirB__0__INTSTAT, CYREG_PRT2_INTSTAT
.set dirB__0__MASK, 0x02
.set dirB__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set dirB__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set dirB__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set dirB__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set dirB__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set dirB__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set dirB__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set dirB__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set dirB__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set dirB__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set dirB__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set dirB__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set dirB__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set dirB__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set dirB__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set dirB__0__PC, CYREG_PRT2_PC
.set dirB__0__PC2, CYREG_PRT2_PC2
.set dirB__0__PORT, 2
.set dirB__0__PS, CYREG_PRT2_PS
.set dirB__0__SHIFT, 1
.set dirB__DR, CYREG_PRT2_DR
.set dirB__INTCFG, CYREG_PRT2_INTCFG
.set dirB__INTSTAT, CYREG_PRT2_INTSTAT
.set dirB__MASK, 0x02
.set dirB__PA__CFG0, CYREG_UDB_PA2_CFG0
.set dirB__PA__CFG1, CYREG_UDB_PA2_CFG1
.set dirB__PA__CFG10, CYREG_UDB_PA2_CFG10
.set dirB__PA__CFG11, CYREG_UDB_PA2_CFG11
.set dirB__PA__CFG12, CYREG_UDB_PA2_CFG12
.set dirB__PA__CFG13, CYREG_UDB_PA2_CFG13
.set dirB__PA__CFG14, CYREG_UDB_PA2_CFG14
.set dirB__PA__CFG2, CYREG_UDB_PA2_CFG2
.set dirB__PA__CFG3, CYREG_UDB_PA2_CFG3
.set dirB__PA__CFG4, CYREG_UDB_PA2_CFG4
.set dirB__PA__CFG5, CYREG_UDB_PA2_CFG5
.set dirB__PA__CFG6, CYREG_UDB_PA2_CFG6
.set dirB__PA__CFG7, CYREG_UDB_PA2_CFG7
.set dirB__PA__CFG8, CYREG_UDB_PA2_CFG8
.set dirB__PA__CFG9, CYREG_UDB_PA2_CFG9
.set dirB__PC, CYREG_PRT2_PC
.set dirB__PC2, CYREG_PRT2_PC2
.set dirB__PORT, 2
.set dirB__PS, CYREG_PRT2_PS
.set dirB__SHIFT, 1

/* pwmA */
.set pwmA__0__DM__MASK, 0x1C0
.set pwmA__0__DM__SHIFT, 6
.set pwmA__0__DR, CYREG_PRT2_DR
.set pwmA__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set pwmA__0__HSIOM_MASK, 0x00000F00
.set pwmA__0__HSIOM_SHIFT, 8
.set pwmA__0__INTCFG, CYREG_PRT2_INTCFG
.set pwmA__0__INTSTAT, CYREG_PRT2_INTSTAT
.set pwmA__0__MASK, 0x04
.set pwmA__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pwmA__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pwmA__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pwmA__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pwmA__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pwmA__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pwmA__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pwmA__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pwmA__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pwmA__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pwmA__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pwmA__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pwmA__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pwmA__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pwmA__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pwmA__0__PC, CYREG_PRT2_PC
.set pwmA__0__PC2, CYREG_PRT2_PC2
.set pwmA__0__PORT, 2
.set pwmA__0__PS, CYREG_PRT2_PS
.set pwmA__0__SHIFT, 2
.set pwmA__DR, CYREG_PRT2_DR
.set pwmA__INTCFG, CYREG_PRT2_INTCFG
.set pwmA__INTSTAT, CYREG_PRT2_INTSTAT
.set pwmA__MASK, 0x04
.set pwmA__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pwmA__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pwmA__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pwmA__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pwmA__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pwmA__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pwmA__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pwmA__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pwmA__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pwmA__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pwmA__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pwmA__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pwmA__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pwmA__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pwmA__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pwmA__PC, CYREG_PRT2_PC
.set pwmA__PC2, CYREG_PRT2_PC2
.set pwmA__PORT, 2
.set pwmA__PS, CYREG_PRT2_PS
.set pwmA__SHIFT, 2

/* pwmB */
.set pwmB__0__DM__MASK, 0xE00
.set pwmB__0__DM__SHIFT, 9
.set pwmB__0__DR, CYREG_PRT2_DR
.set pwmB__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set pwmB__0__HSIOM_MASK, 0x0000F000
.set pwmB__0__HSIOM_SHIFT, 12
.set pwmB__0__INTCFG, CYREG_PRT2_INTCFG
.set pwmB__0__INTSTAT, CYREG_PRT2_INTSTAT
.set pwmB__0__MASK, 0x08
.set pwmB__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pwmB__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pwmB__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pwmB__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pwmB__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pwmB__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pwmB__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pwmB__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pwmB__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pwmB__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pwmB__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pwmB__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pwmB__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pwmB__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pwmB__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pwmB__0__PC, CYREG_PRT2_PC
.set pwmB__0__PC2, CYREG_PRT2_PC2
.set pwmB__0__PORT, 2
.set pwmB__0__PS, CYREG_PRT2_PS
.set pwmB__0__SHIFT, 3
.set pwmB__DR, CYREG_PRT2_DR
.set pwmB__INTCFG, CYREG_PRT2_INTCFG
.set pwmB__INTSTAT, CYREG_PRT2_INTSTAT
.set pwmB__MASK, 0x08
.set pwmB__PA__CFG0, CYREG_UDB_PA2_CFG0
.set pwmB__PA__CFG1, CYREG_UDB_PA2_CFG1
.set pwmB__PA__CFG10, CYREG_UDB_PA2_CFG10
.set pwmB__PA__CFG11, CYREG_UDB_PA2_CFG11
.set pwmB__PA__CFG12, CYREG_UDB_PA2_CFG12
.set pwmB__PA__CFG13, CYREG_UDB_PA2_CFG13
.set pwmB__PA__CFG14, CYREG_UDB_PA2_CFG14
.set pwmB__PA__CFG2, CYREG_UDB_PA2_CFG2
.set pwmB__PA__CFG3, CYREG_UDB_PA2_CFG3
.set pwmB__PA__CFG4, CYREG_UDB_PA2_CFG4
.set pwmB__PA__CFG5, CYREG_UDB_PA2_CFG5
.set pwmB__PA__CFG6, CYREG_UDB_PA2_CFG6
.set pwmB__PA__CFG7, CYREG_UDB_PA2_CFG7
.set pwmB__PA__CFG8, CYREG_UDB_PA2_CFG8
.set pwmB__PA__CFG9, CYREG_UDB_PA2_CFG9
.set pwmB__PC, CYREG_PRT2_PC
.set pwmB__PC2, CYREG_PRT2_PC2
.set pwmB__PORT, 2
.set pwmB__PS, CYREG_PRT2_PS
.set pwmB__SHIFT, 3

/* BlueLED */
.set BlueLED__0__DM__MASK, 0xE00
.set BlueLED__0__DM__SHIFT, 9
.set BlueLED__0__DR, CYREG_PRT0_DR
.set BlueLED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set BlueLED__0__HSIOM_MASK, 0x0000F000
.set BlueLED__0__HSIOM_SHIFT, 12
.set BlueLED__0__INTCFG, CYREG_PRT0_INTCFG
.set BlueLED__0__INTSTAT, CYREG_PRT0_INTSTAT
.set BlueLED__0__MASK, 0x08
.set BlueLED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BlueLED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BlueLED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BlueLED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BlueLED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BlueLED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BlueLED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BlueLED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BlueLED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BlueLED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BlueLED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BlueLED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BlueLED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BlueLED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BlueLED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BlueLED__0__PC, CYREG_PRT0_PC
.set BlueLED__0__PC2, CYREG_PRT0_PC2
.set BlueLED__0__PORT, 0
.set BlueLED__0__PS, CYREG_PRT0_PS
.set BlueLED__0__SHIFT, 3
.set BlueLED__DR, CYREG_PRT0_DR
.set BlueLED__INTCFG, CYREG_PRT0_INTCFG
.set BlueLED__INTSTAT, CYREG_PRT0_INTSTAT
.set BlueLED__MASK, 0x08
.set BlueLED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set BlueLED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set BlueLED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set BlueLED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set BlueLED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set BlueLED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set BlueLED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set BlueLED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set BlueLED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set BlueLED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set BlueLED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set BlueLED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set BlueLED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set BlueLED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set BlueLED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set BlueLED__PC, CYREG_PRT0_PC
.set BlueLED__PC2, CYREG_PRT0_PC2
.set BlueLED__PORT, 0
.set BlueLED__PS, CYREG_PRT0_PS
.set BlueLED__SHIFT, 3

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
