
Lesson4_labs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001fc  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800032c  08000334  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800032c  0800032c  00010334  2**0
                  CONTENTS
  4 .ARM          00000000  0800032c  0800032c  00010334  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800032c  08000334  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800032c  0800032c  0001032c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000330  08000330  00010330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000334  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000334  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010334  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000014a  00000000  00000000  0001035d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000080  00000000  00000000  000104a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000001c4  00000000  00000000  00010527  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000078  00000000  00000000  000106f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000060  00000000  00000000  00010768  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00000f4a  00000000  00000000  000107c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00000478  00000000  00000000  00011712  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00003d2f  00000000  00000000  00011b8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000158b9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000118  00000000  00000000  00015934  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000314 	.word	0x08000314

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000314 	.word	0x08000314

08000170 <clock_init>:

//NVIC register
#define NVIC_EXTIE0 *(volatile uint32_t *) (0XE000E100)

void clock_init(void)
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	/*Bit 2 IOPAEN: I/O port A clock enable
	Set and cleared by software.
	0: I/O port A clock disabled
	1:I/O port A clock enabled*/
	RCC_APB2ENR |= 1<<2;
 8000174:	4b07      	ldr	r3, [pc, #28]	; (8000194 <clock_init+0x24>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a06      	ldr	r2, [pc, #24]	; (8000194 <clock_init+0x24>)
 800017a:	f043 0304 	orr.w	r3, r3, #4
 800017e:	6013      	str	r3, [r2, #0]

	/*Bit 0 AFIOEN: Alternate function I/O clock enable
	Set and cleared by software.
	0: Alternate Function I/O clock disabled
	1:Alternate Function I/O clock enabled*/
	RCC_APB2ENR |= 1;
 8000180:	4b04      	ldr	r3, [pc, #16]	; (8000194 <clock_init+0x24>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a03      	ldr	r2, [pc, #12]	; (8000194 <clock_init+0x24>)
 8000186:	f043 0301 	orr.w	r3, r3, #1
 800018a:	6013      	str	r3, [r2, #0]

	// the clock of EXTI module is not controlled, by default is enabled
}
 800018c:	bf00      	nop
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	40021018 	.word	0x40021018

08000198 <GPIO_init>:

void GPIO_init(void)
{
 8000198:	b480      	push	{r7}
 800019a:	af00      	add	r7, sp, #0
	//pin A13
	GPIOA_CRH &= 0xff0fffff;
 800019c:	4b0a      	ldr	r3, [pc, #40]	; (80001c8 <GPIO_init+0x30>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	4a09      	ldr	r2, [pc, #36]	; (80001c8 <GPIO_init+0x30>)
 80001a2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80001a6:	6013      	str	r3, [r2, #0]
	GPIOA_CRH |= 0x00200000;
 80001a8:	4b07      	ldr	r3, [pc, #28]	; (80001c8 <GPIO_init+0x30>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a06      	ldr	r2, [pc, #24]	; (80001c8 <GPIO_init+0x30>)
 80001ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80001b2:	6013      	str	r3, [r2, #0]

	//pin A0: Floating input (reset state)
	GPIOA_CRL |= 1<<2;
 80001b4:	4b05      	ldr	r3, [pc, #20]	; (80001cc <GPIO_init+0x34>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a04      	ldr	r2, [pc, #16]	; (80001cc <GPIO_init+0x34>)
 80001ba:	f043 0304 	orr.w	r3, r3, #4
 80001be:	6013      	str	r3, [r2, #0]
}
 80001c0:	bf00      	nop
 80001c2:	46bd      	mov	sp, r7
 80001c4:	bc80      	pop	{r7}
 80001c6:	4770      	bx	lr
 80001c8:	40010804 	.word	0x40010804
 80001cc:	40010800 	.word	0x40010800

080001d0 <AFIO_init>:

void AFIO_init(void)
{
 80001d0:	b480      	push	{r7}
 80001d2:	af00      	add	r7, sp, #0
	//EXTI0 configuration to portA pin 0
	AFIO_EXTICR1 |= 0x0;
 80001d4:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <AFIO_init+0x14>)
 80001d6:	4a03      	ldr	r2, [pc, #12]	; (80001e4 <AFIO_init+0x14>)
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	6013      	str	r3, [r2, #0]
}
 80001dc:	bf00      	nop
 80001de:	46bd      	mov	sp, r7
 80001e0:	bc80      	pop	{r7}
 80001e2:	4770      	bx	lr
 80001e4:	40010008 	.word	0x40010008

080001e8 <EXIT_init>:

void EXIT_init(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
	//detect the rising edge at the input line 0
	EXTI_RTSR |= 1;
 80001ec:	4b07      	ldr	r3, [pc, #28]	; (800020c <EXIT_init+0x24>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	4a06      	ldr	r2, [pc, #24]	; (800020c <EXIT_init+0x24>)
 80001f2:	f043 0301 	orr.w	r3, r3, #1
 80001f6:	6013      	str	r3, [r2, #0]

	//enable the interrupt (not masked) for the line 0
	EXTI_IMR |= 1;
 80001f8:	4b05      	ldr	r3, [pc, #20]	; (8000210 <EXIT_init+0x28>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	4a04      	ldr	r2, [pc, #16]	; (8000210 <EXIT_init+0x28>)
 80001fe:	f043 0301 	orr.w	r3, r3, #1
 8000202:	6013      	str	r3, [r2, #0]


}
 8000204:	bf00      	nop
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	40010408 	.word	0x40010408
 8000210:	40010400 	.word	0x40010400

08000214 <NVIC_init>:

void NVIC_init(void)
{
 8000214:	b480      	push	{r7}
 8000216:	af00      	add	r7, sp, #0
	NVIC_EXTIE0 |= (1<<6);
 8000218:	4b04      	ldr	r3, [pc, #16]	; (800022c <NVIC_init+0x18>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a03      	ldr	r2, [pc, #12]	; (800022c <NVIC_init+0x18>)
 800021e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000222:	6013      	str	r3, [r2, #0]
}
 8000224:	bf00      	nop
 8000226:	46bd      	mov	sp, r7
 8000228:	bc80      	pop	{r7}
 800022a:	4770      	bx	lr
 800022c:	e000e100 	.word	0xe000e100

08000230 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0
	//toggle pin 13 in the GPIOA
	GPIOA_ODR ^= (1<<13);
 8000234:	4b07      	ldr	r3, [pc, #28]	; (8000254 <EXTI0_IRQHandler+0x24>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a06      	ldr	r2, [pc, #24]	; (8000254 <EXTI0_IRQHandler+0x24>)
 800023a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800023e:	6013      	str	r3, [r2, #0]

	//clear pending request for the line 0
	EXTI_PR |= 1;
 8000240:	4b05      	ldr	r3, [pc, #20]	; (8000258 <EXTI0_IRQHandler+0x28>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a04      	ldr	r2, [pc, #16]	; (8000258 <EXTI0_IRQHandler+0x28>)
 8000246:	f043 0301 	orr.w	r3, r3, #1
 800024a:	6013      	str	r3, [r2, #0]
}
 800024c:	bf00      	nop
 800024e:	46bd      	mov	sp, r7
 8000250:	bc80      	pop	{r7}
 8000252:	4770      	bx	lr
 8000254:	4001080c 	.word	0x4001080c
 8000258:	40010414 	.word	0x40010414

0800025c <main>:



int main(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
	clock_init();
 8000260:	f7ff ff86 	bl	8000170 <clock_init>
	GPIO_init();
 8000264:	f7ff ff98 	bl	8000198 <GPIO_init>
	AFIO_init();
 8000268:	f7ff ffb2 	bl	80001d0 <AFIO_init>
	EXIT_init();
 800026c:	f7ff ffbc 	bl	80001e8 <EXIT_init>
	NVIC_init();
 8000270:	f7ff ffd0 	bl	8000214 <NVIC_init>
	while(1);
 8000274:	e7fe      	b.n	8000274 <main+0x18>
	...

08000278 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000278:	480d      	ldr	r0, [pc, #52]	; (80002b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800027a:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 800027c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000280:	480c      	ldr	r0, [pc, #48]	; (80002b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000282:	490d      	ldr	r1, [pc, #52]	; (80002b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000284:	4a0d      	ldr	r2, [pc, #52]	; (80002bc <LoopForever+0xe>)
  movs r3, #0
 8000286:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000288:	e002      	b.n	8000290 <LoopCopyDataInit>

0800028a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800028a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800028c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800028e:	3304      	adds	r3, #4

08000290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000294:	d3f9      	bcc.n	800028a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000296:	4a0a      	ldr	r2, [pc, #40]	; (80002c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000298:	4c0a      	ldr	r4, [pc, #40]	; (80002c4 <LoopForever+0x16>)
  movs r3, #0
 800029a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800029c:	e001      	b.n	80002a2 <LoopFillZerobss>

0800029e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800029e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002a0:	3204      	adds	r2, #4

080002a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002a4:	d3fb      	bcc.n	800029e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002a6:	f000 f811 	bl	80002cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002aa:	f7ff ffd7 	bl	800025c <main>

080002ae <LoopForever>:

LoopForever:
    b LoopForever
 80002ae:	e7fe      	b.n	80002ae <LoopForever>
  ldr   r0, =_estack
 80002b0:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80002b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002b8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002bc:	08000334 	.word	0x08000334
  ldr r2, =_sbss
 80002c0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002c4:	2000001c 	.word	0x2000001c

080002c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002c8:	e7fe      	b.n	80002c8 <ADC1_2_IRQHandler>
	...

080002cc <__libc_init_array>:
 80002cc:	b570      	push	{r4, r5, r6, lr}
 80002ce:	2500      	movs	r5, #0
 80002d0:	4e0c      	ldr	r6, [pc, #48]	; (8000304 <__libc_init_array+0x38>)
 80002d2:	4c0d      	ldr	r4, [pc, #52]	; (8000308 <__libc_init_array+0x3c>)
 80002d4:	1ba4      	subs	r4, r4, r6
 80002d6:	10a4      	asrs	r4, r4, #2
 80002d8:	42a5      	cmp	r5, r4
 80002da:	d109      	bne.n	80002f0 <__libc_init_array+0x24>
 80002dc:	f000 f81a 	bl	8000314 <_init>
 80002e0:	2500      	movs	r5, #0
 80002e2:	4e0a      	ldr	r6, [pc, #40]	; (800030c <__libc_init_array+0x40>)
 80002e4:	4c0a      	ldr	r4, [pc, #40]	; (8000310 <__libc_init_array+0x44>)
 80002e6:	1ba4      	subs	r4, r4, r6
 80002e8:	10a4      	asrs	r4, r4, #2
 80002ea:	42a5      	cmp	r5, r4
 80002ec:	d105      	bne.n	80002fa <__libc_init_array+0x2e>
 80002ee:	bd70      	pop	{r4, r5, r6, pc}
 80002f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002f4:	4798      	blx	r3
 80002f6:	3501      	adds	r5, #1
 80002f8:	e7ee      	b.n	80002d8 <__libc_init_array+0xc>
 80002fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002fe:	4798      	blx	r3
 8000300:	3501      	adds	r5, #1
 8000302:	e7f2      	b.n	80002ea <__libc_init_array+0x1e>
 8000304:	0800032c 	.word	0x0800032c
 8000308:	0800032c 	.word	0x0800032c
 800030c:	0800032c 	.word	0x0800032c
 8000310:	08000330 	.word	0x08000330

08000314 <_init>:
 8000314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000316:	bf00      	nop
 8000318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800031a:	bc08      	pop	{r3}
 800031c:	469e      	mov	lr, r3
 800031e:	4770      	bx	lr

08000320 <_fini>:
 8000320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000322:	bf00      	nop
 8000324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000326:	bc08      	pop	{r3}
 8000328:	469e      	mov	lr, r3
 800032a:	4770      	bx	lr
