/*
 * Copyright (C) 2015 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */


#include "ddp_clkmgr.h"
#include "disp_log.h"
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/clk-provider.h>
#include <linux/types.h>
#include <mt-plat/sync_write.h>
#include "ddp_reg.h"

#ifndef CONFIG_MTK_CLKMGR

#define clk_readl(addr) DRV_Reg32(addr)
#define clk_writel(addr, val) mt_reg_sync_writel(val, addr)
#define clk_setl(addr, val) mt_reg_sync_writel(clk_readl(addr) | (val), addr)
#define clk_clrl(addr, val) mt_reg_sync_writel(clk_readl(addr) & ~(val), addr)

static struct clk *ddp_clk[MAX_DISP_CLK_CNT];

static void __iomem *ddp_apmixed_base;
#ifndef AP_PLL_CON0
#define AP_PLL_CON0 (ddp_apmixed_base + 0x00)
#endif


unsigned int parsed_apmixed = 0;
int ddp_set_clk_handle(struct clk *pclk, unsigned int n)
{
	int ret = 0;

	if (n >= MAX_DISP_CLK_CNT) {
		DISPERR("DISPSYS CLK id=%d is more than MAX_DISP_CLK_CNT\n", n);
		return -1;
	}
	ddp_clk[n] = pclk;
	DISPMSG("ddp_clk[%d] %p\n", n, ddp_clk[n]);
	return ret;
}

int ddp_clk_prepare(eDDP_CLK_ID id)
{
	int ret = 0;

	if (NULL == ddp_clk[id]) {
		DISPERR("DISPSYS CLK %d NULL\n", id);
		return -1;
	}
	ret = clk_prepare(ddp_clk[id]);
	if (ret)
		DISPERR("DISPSYS CLK prepare failed: errno %d id %d\n", ret, id);

	return ret;
}

int ddp_clk_unprepare(eDDP_CLK_ID id)
{
	int ret = 0;

	if (NULL == ddp_clk[id]) {
		DISPERR("DISPSYS CLK %d NULL\n", id);
		return -1;
	}
	clk_unprepare(ddp_clk[id]);
	return ret;
}

int ddp_clk_enable(eDDP_CLK_ID id)
{
	int ret = 0;

	if (NULL == ddp_clk[id]) {
		DISPERR("DISPSYS CLK %d NULL\n", id);
		return -1;
	}

	ret = clk_enable(ddp_clk[id]);
	if (ret)
		DISPERR("DISPSYS CLK enable failed: errno %d id=%d\n", ret, id);

	return ret;
}

int ddp_clk_disable(eDDP_CLK_ID id)
{
	int ret = 0;

	if (NULL == ddp_clk[id]) {
		DISPERR("DISPSYS CLK %d NULL\n", id);
		return -1;
	}
	clk_disable(ddp_clk[id]);
	return ret;
}

int ddp_clk_prepare_enable(eDDP_CLK_ID id)
{
	int ret = 0;

	if (NULL == ddp_clk[id]) {
		DISPERR("DISPSYS CLK %d NULL\n", id);
		return -1;
	}
	ret = clk_prepare_enable(ddp_clk[id]);
	if (ret)
		DISPERR("DISPSYS CLK prepare failed: errno %d\n", ret);

	return ret;
}

int ddp_clk_disable_unprepare(eDDP_CLK_ID id)
{
	int ret = 0;

	if (NULL == ddp_clk[id]) {
		DISPERR("DISPSYS CLK %d NULL\n", id);
		return -1;
	}
	clk_disable_unprepare(ddp_clk[id]);
	return ret;
}
int ddp_clk_set_parent(eDDP_CLK_ID id, eDDP_CLK_ID parent)
{
	if ((NULL == ddp_clk[id]) || (NULL == ddp_clk[parent])) {
		DISPERR("DISPSYS CLK %d or parent %d NULL\n", id, parent);
		return -1;
	}
	return clk_set_parent(ddp_clk[id], ddp_clk[parent]);
}

/* m681 2026-07-15 (HWC-jank bandwidth fix): reparent the mm_sel mux from
 * vencpll_ck (286 MHz) to syspll_d3 (364 MHz) for extra display DRAM
 * bandwidth so multi-layer HWC composition stops under-flowing OVL0/RDMA0.
 * syspll_d3 is NOT in the ddp_clk[] table (only MM_VENCPLL / SYSPLL2_D2 are),
 * so it is fetched from the CCF by name. Returns the achieved mm_sel rate on
 * success, 0 on any failure -> caller keeps the current 286 MHz (fail-safe;
 * never wedges). MUX_MM has a real clr/set/upd .set_parent op (clk-mux.c),
 * so this is a clean CCF reparent, not a raw register poke. */
unsigned int ddp_clk_mm_boost_syspll_d3(void)
{
	struct clk *hi;

	if (NULL == ddp_clk[MUX_MM])
		return 0;
	hi = __clk_lookup("syspll_d3");
	if (NULL == hi)
		return 0;
	if (clk_set_parent(ddp_clk[MUX_MM], hi))
		return 0;
	return (unsigned int)clk_get_rate(ddp_clk[MUX_MM]);
}

unsigned int ddp_clk_get_enable_count(eDDP_CLK_ID id)
{
	if (id >= MAX_DISP_CLK_CNT || ddp_clk[id] == NULL)
		return 0xffffffff;

	return __clk_get_enable_count(ddp_clk[id]);
}

unsigned int ddp_clk_get_prepare_count(eDDP_CLK_ID id)
{
	if (id >= MAX_DISP_CLK_CNT || ddp_clk[id] == NULL)
		return 0xffffffff;

	return 0;
}

int ddp_set_mipi26m(int en)
{
	int ret = 0;

	ret = ddp_parse_apmixed_base();
	if (ret)
		return -1;
	if (en)
		clk_setl(AP_PLL_CON0, 1 << 12);
	else
		clk_clrl(AP_PLL_CON0, 1 << 12);
	return ret;
}

int ddp_parse_apmixed_base(void)
{
	int ret = 0;
	struct device_node *node;

	if (parsed_apmixed)
		return ret;


	node = of_find_compatible_node(NULL, NULL, "mediatek,APMIXED");
	if (!node) {
		DISPERR("[DDP_APMIXED] DISP find apmixed node failed\n");
		return -1;
	}
	ddp_apmixed_base = of_iomap(node, 0);
	if (!ddp_apmixed_base) {
		DISPERR("[DDP_APMIXED] DISP apmixed base failed\n");
		return -1;
	}
	parsed_apmixed = 1;
	return ret;
}

#endif	/* CONFIG_MTK_CLKMGR */
