

================================================================
== Vivado HLS Report for 'mul1'
================================================================
* Date:           Tue Apr 20 12:12:48 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Mul
* Solution:       solution6
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   31|   31|   31|   31|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   30|   30|         5|          -|          -|     6|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_7), !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_6), !map !14"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_5), !map !20"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_4), !map !26"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_3), !map !32"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_2), !map !38"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_1), !map !44"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %B_0), !map !50"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_7), !map !56"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_6), !map !60"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_5), !map !64"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_4), !map !68"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_3), !map !72"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_2), !map !76"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_1), !map !80"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %C_0), !map !84"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([18 x i32]* %sparse_new), !map !88"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @mul1_str) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.66ns)   --->   "br label %1" [Mul/new_sparse(s5).c:8]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.18ns)   --->   "%exitcond1 = icmp eq i3 %i, -2" [Mul/new_sparse(s5).c:8]   --->   Operation 27 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.68ns)   --->   "%i_1 = add i3 %i, 1" [Mul/new_sparse(s5).c:8]   --->   Operation 29 'add' 'i_1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [Mul/new_sparse(s5).c:8]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %i to i6" [Mul/new_sparse(s5).c:8]   --->   Operation 31 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)" [Mul/new_sparse(s5).c:8]   --->   Operation 32 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp_3 to i6" [Mul/new_sparse(s5).c:12]   --->   Operation 33 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.86ns)   --->   "%tmp_4 = sub i6 %p_shl_cast, %tmp_cast" [Mul/new_sparse(s5).c:12]   --->   Operation 34 'sub' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i6 %tmp_4 to i64" [Mul/new_sparse(s5).c:12]   --->   Operation 35 'sext' 'tmp_4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sparse_new_addr = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_4_cast" [Mul/new_sparse(s5).c:12]   --->   Operation 36 'getelementptr' 'sparse_new_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.94ns)   --->   "%tmp_7 = add i6 %tmp_4, 1" [Mul/new_sparse(s5).c:13]   --->   Operation 37 'add' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i6 %tmp_7 to i64" [Mul/new_sparse(s5).c:13]   --->   Operation 38 'sext' 'tmp_7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sparse_new_addr_1 = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_7_cast" [Mul/new_sparse(s5).c:13]   --->   Operation 39 'getelementptr' 'sparse_new_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.15ns)   --->   "%r = load i32* %sparse_new_addr, align 4" [Mul/new_sparse(s5).c:12]   --->   Operation 40 'load' 'r' <Predicate = (!exitcond1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 41 [2/2] (2.15ns)   --->   "%c = load i32* %sparse_new_addr_1, align 4" [Mul/new_sparse(s5).c:13]   --->   Operation 41 'load' 'c' <Predicate = (!exitcond1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [Mul/new_sparse(s5).c:21]   --->   Operation 42 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 43 [1/1] (1.94ns)   --->   "%tmp_8 = add i6 %tmp_4, 2" [Mul/new_sparse(s5).c:14]   --->   Operation 43 'add' 'tmp_8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i6 %tmp_8 to i64" [Mul/new_sparse(s5).c:14]   --->   Operation 44 'sext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sparse_new_addr_2 = getelementptr [18 x i32]* %sparse_new, i64 0, i64 %tmp_8_cast" [Mul/new_sparse(s5).c:14]   --->   Operation 45 'getelementptr' 'sparse_new_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (2.15ns)   --->   "%r = load i32* %sparse_new_addr, align 4" [Mul/new_sparse(s5).c:12]   --->   Operation 46 'load' 'r' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 47 [1/2] (2.15ns)   --->   "%c = load i32* %sparse_new_addr_1, align 4" [Mul/new_sparse(s5).c:13]   --->   Operation 47 'load' 'c' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 48 [2/2] (2.15ns)   --->   "%val = load i32* %sparse_new_addr_2, align 4" [Mul/new_sparse(s5).c:14]   --->   Operation 48 'load' 'val' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = sext i32 %c to i64" [Mul/new_sparse(s5).c:18]   --->   Operation 49 'sext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = sext i32 %r to i64" [Mul/new_sparse(s5).c:18]   --->   Operation 50 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [8 x i32]* %B_0, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 51 'getelementptr' 'B_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.15ns)   --->   "%B_0_load = load i32* %B_0_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 52 'load' 'B_0_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr [8 x i32]* %C_0, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 53 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [8 x i32]* %B_1, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 54 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.15ns)   --->   "%B_1_load = load i32* %B_1_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 55 'load' 'B_1_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr [8 x i32]* %C_1, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 56 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr [8 x i32]* %B_2, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 57 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.15ns)   --->   "%B_2_load = load i32* %B_2_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 58 'load' 'B_2_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr [8 x i32]* %C_2, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 59 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr [8 x i32]* %B_3, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 60 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (2.15ns)   --->   "%B_3_load = load i32* %B_3_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 61 'load' 'B_3_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr [8 x i32]* %C_3, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 62 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr [8 x i32]* %B_4, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 63 'getelementptr' 'B_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (2.15ns)   --->   "%B_4_load = load i32* %B_4_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 64 'load' 'B_4_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr [8 x i32]* %C_4, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 65 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr [8 x i32]* %B_5, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 66 'getelementptr' 'B_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.15ns)   --->   "%B_5_load = load i32* %B_5_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 67 'load' 'B_5_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr [8 x i32]* %C_5, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 68 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr [8 x i32]* %B_6, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 69 'getelementptr' 'B_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (2.15ns)   --->   "%B_6_load = load i32* %B_6_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 70 'load' 'B_6_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr [8 x i32]* %C_6, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 71 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr [8 x i32]* %B_7, i64 0, i64 %tmp_1" [Mul/new_sparse(s5).c:18]   --->   Operation 72 'getelementptr' 'B_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (2.15ns)   --->   "%B_7_load = load i32* %B_7_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 73 'load' 'B_7_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr [8 x i32]* %C_7, i64 0, i64 %tmp_2" [Mul/new_sparse(s5).c:18]   --->   Operation 74 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 75 [1/2] (2.15ns)   --->   "%val = load i32* %sparse_new_addr_2, align 4" [Mul/new_sparse(s5).c:14]   --->   Operation 75 'load' 'val' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 76 [1/2] (2.15ns)   --->   "%B_0_load = load i32* %B_0_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 76 'load' 'B_0_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 77 [1/2] (2.15ns)   --->   "%B_1_load = load i32* %B_1_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 77 'load' 'B_1_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 78 [1/2] (2.15ns)   --->   "%B_2_load = load i32* %B_2_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 78 'load' 'B_2_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 79 [1/2] (2.15ns)   --->   "%B_3_load = load i32* %B_3_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 79 'load' 'B_3_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 80 [1/2] (2.15ns)   --->   "%B_4_load = load i32* %B_4_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 80 'load' 'B_4_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 81 [1/2] (2.15ns)   --->   "%B_5_load = load i32* %B_5_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 81 'load' 'B_5_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 82 [1/2] (2.15ns)   --->   "%B_6_load = load i32* %B_6_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 82 'load' 'B_6_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 83 [1/2] (2.15ns)   --->   "%B_7_load = load i32* %B_7_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 83 'load' 'B_7_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 8.47>
ST_5 : Operation 84 [1/1] (8.47ns)   --->   "%tmp_5 = mul nsw i32 %B_0_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 84 'mul' 'tmp_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [2/2] (2.15ns)   --->   "%C_0_load = load i32* %C_0_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 85 'load' 'C_0_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 86 [1/1] (8.47ns)   --->   "%tmp_5_1 = mul nsw i32 %B_1_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 86 'mul' 'tmp_5_1' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [2/2] (2.15ns)   --->   "%C_1_load = load i32* %C_1_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 87 'load' 'C_1_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 88 [1/1] (8.47ns)   --->   "%tmp_5_2 = mul nsw i32 %B_2_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 88 'mul' 'tmp_5_2' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [2/2] (2.15ns)   --->   "%C_2_load = load i32* %C_2_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 89 'load' 'C_2_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 90 [1/1] (8.47ns)   --->   "%tmp_5_3 = mul nsw i32 %B_3_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 90 'mul' 'tmp_5_3' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [2/2] (2.15ns)   --->   "%C_3_load = load i32* %C_3_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 91 'load' 'C_3_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 92 [1/1] (8.47ns)   --->   "%tmp_5_4 = mul nsw i32 %B_4_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 92 'mul' 'tmp_5_4' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [2/2] (2.15ns)   --->   "%C_4_load = load i32* %C_4_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 93 'load' 'C_4_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 94 [1/1] (8.47ns)   --->   "%tmp_5_5 = mul nsw i32 %B_5_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 94 'mul' 'tmp_5_5' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [2/2] (2.15ns)   --->   "%C_5_load = load i32* %C_5_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 95 'load' 'C_5_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 96 [1/1] (8.47ns)   --->   "%tmp_5_6 = mul nsw i32 %B_6_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 96 'mul' 'tmp_5_6' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [2/2] (2.15ns)   --->   "%C_6_load = load i32* %C_6_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 97 'load' 'C_6_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 98 [1/1] (8.47ns)   --->   "%tmp_5_7 = mul nsw i32 %B_7_load, %val" [Mul/new_sparse(s5).c:18]   --->   Operation 98 'mul' 'tmp_5_7' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [2/2] (2.15ns)   --->   "%C_7_load = load i32* %C_7_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 99 'load' 'C_7_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 7.00>
ST_6 : Operation 100 [1/2] (2.15ns)   --->   "%C_0_load = load i32* %C_0_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 100 'load' 'C_0_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 101 [1/1] (2.70ns)   --->   "%tmp_6 = add nsw i32 %tmp_5, %C_0_load" [Mul/new_sparse(s5).c:18]   --->   Operation 101 'add' 'tmp_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (2.15ns)   --->   "store i32 %tmp_6, i32* %C_0_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 102 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 103 [1/2] (2.15ns)   --->   "%C_1_load = load i32* %C_1_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 103 'load' 'C_1_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 104 [1/1] (2.70ns)   --->   "%tmp_6_1 = add nsw i32 %tmp_5_1, %C_1_load" [Mul/new_sparse(s5).c:18]   --->   Operation 104 'add' 'tmp_6_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (2.15ns)   --->   "store i32 %tmp_6_1, i32* %C_1_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 106 [1/2] (2.15ns)   --->   "%C_2_load = load i32* %C_2_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 106 'load' 'C_2_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 107 [1/1] (2.70ns)   --->   "%tmp_6_2 = add nsw i32 %tmp_5_2, %C_2_load" [Mul/new_sparse(s5).c:18]   --->   Operation 107 'add' 'tmp_6_2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (2.15ns)   --->   "store i32 %tmp_6_2, i32* %C_2_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 108 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 109 [1/2] (2.15ns)   --->   "%C_3_load = load i32* %C_3_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 109 'load' 'C_3_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 110 [1/1] (2.70ns)   --->   "%tmp_6_3 = add nsw i32 %tmp_5_3, %C_3_load" [Mul/new_sparse(s5).c:18]   --->   Operation 110 'add' 'tmp_6_3' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (2.15ns)   --->   "store i32 %tmp_6_3, i32* %C_3_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 112 [1/2] (2.15ns)   --->   "%C_4_load = load i32* %C_4_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 112 'load' 'C_4_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 113 [1/1] (2.70ns)   --->   "%tmp_6_4 = add nsw i32 %tmp_5_4, %C_4_load" [Mul/new_sparse(s5).c:18]   --->   Operation 113 'add' 'tmp_6_4' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (2.15ns)   --->   "store i32 %tmp_6_4, i32* %C_4_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 114 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 115 [1/2] (2.15ns)   --->   "%C_5_load = load i32* %C_5_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 115 'load' 'C_5_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 116 [1/1] (2.70ns)   --->   "%tmp_6_5 = add nsw i32 %tmp_5_5, %C_5_load" [Mul/new_sparse(s5).c:18]   --->   Operation 116 'add' 'tmp_6_5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (2.15ns)   --->   "store i32 %tmp_6_5, i32* %C_5_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 117 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 118 [1/2] (2.15ns)   --->   "%C_6_load = load i32* %C_6_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 118 'load' 'C_6_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 119 [1/1] (2.70ns)   --->   "%tmp_6_6 = add nsw i32 %tmp_5_6, %C_6_load" [Mul/new_sparse(s5).c:18]   --->   Operation 119 'add' 'tmp_6_6' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (2.15ns)   --->   "store i32 %tmp_6_6, i32* %C_6_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 121 [1/2] (2.15ns)   --->   "%C_7_load = load i32* %C_7_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 121 'load' 'C_7_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 122 [1/1] (2.70ns)   --->   "%tmp_6_7 = add nsw i32 %tmp_5_7, %C_7_load" [Mul/new_sparse(s5).c:18]   --->   Operation 122 'add' 'tmp_6_7' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (2.15ns)   --->   "store i32 %tmp_6_7, i32* %C_7_addr, align 4" [Mul/new_sparse(s5).c:18]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "br label %1" [Mul/new_sparse(s5).c:8]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sparse_new]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7        (specbitsmap      ) [ 0000000]
StgValue_8        (specbitsmap      ) [ 0000000]
StgValue_9        (specbitsmap      ) [ 0000000]
StgValue_10       (specbitsmap      ) [ 0000000]
StgValue_11       (specbitsmap      ) [ 0000000]
StgValue_12       (specbitsmap      ) [ 0000000]
StgValue_13       (specbitsmap      ) [ 0000000]
StgValue_14       (specbitsmap      ) [ 0000000]
StgValue_15       (specbitsmap      ) [ 0000000]
StgValue_16       (specbitsmap      ) [ 0000000]
StgValue_17       (specbitsmap      ) [ 0000000]
StgValue_18       (specbitsmap      ) [ 0000000]
StgValue_19       (specbitsmap      ) [ 0000000]
StgValue_20       (specbitsmap      ) [ 0000000]
StgValue_21       (specbitsmap      ) [ 0000000]
StgValue_22       (specbitsmap      ) [ 0000000]
StgValue_23       (specbitsmap      ) [ 0000000]
StgValue_24       (spectopmodule    ) [ 0000000]
StgValue_25       (br               ) [ 0111111]
i                 (phi              ) [ 0010000]
exitcond1         (icmp             ) [ 0011111]
empty             (speclooptripcount) [ 0000000]
i_1               (add              ) [ 0111111]
StgValue_30       (br               ) [ 0000000]
tmp_cast          (zext             ) [ 0000000]
tmp_3             (bitconcatenate   ) [ 0000000]
p_shl_cast        (zext             ) [ 0000000]
tmp_4             (sub              ) [ 0001000]
tmp_4_cast        (sext             ) [ 0000000]
sparse_new_addr   (getelementptr    ) [ 0001000]
tmp_7             (add              ) [ 0000000]
tmp_7_cast        (sext             ) [ 0000000]
sparse_new_addr_1 (getelementptr    ) [ 0001000]
StgValue_42       (ret              ) [ 0000000]
tmp_8             (add              ) [ 0000000]
tmp_8_cast        (sext             ) [ 0000000]
sparse_new_addr_2 (getelementptr    ) [ 0000100]
r                 (load             ) [ 0000000]
c                 (load             ) [ 0000000]
tmp_1             (sext             ) [ 0000000]
tmp_2             (sext             ) [ 0000000]
B_0_addr          (getelementptr    ) [ 0000100]
C_0_addr          (getelementptr    ) [ 0000111]
B_1_addr          (getelementptr    ) [ 0000100]
C_1_addr          (getelementptr    ) [ 0000111]
B_2_addr          (getelementptr    ) [ 0000100]
C_2_addr          (getelementptr    ) [ 0000111]
B_3_addr          (getelementptr    ) [ 0000100]
C_3_addr          (getelementptr    ) [ 0000111]
B_4_addr          (getelementptr    ) [ 0000100]
C_4_addr          (getelementptr    ) [ 0000111]
B_5_addr          (getelementptr    ) [ 0000100]
C_5_addr          (getelementptr    ) [ 0000111]
B_6_addr          (getelementptr    ) [ 0000100]
C_6_addr          (getelementptr    ) [ 0000111]
B_7_addr          (getelementptr    ) [ 0000100]
C_7_addr          (getelementptr    ) [ 0000111]
val               (load             ) [ 0000010]
B_0_load          (load             ) [ 0000010]
B_1_load          (load             ) [ 0000010]
B_2_load          (load             ) [ 0000010]
B_3_load          (load             ) [ 0000010]
B_4_load          (load             ) [ 0000010]
B_5_load          (load             ) [ 0000010]
B_6_load          (load             ) [ 0000010]
B_7_load          (load             ) [ 0000010]
tmp_5             (mul              ) [ 0000001]
tmp_5_1           (mul              ) [ 0000001]
tmp_5_2           (mul              ) [ 0000001]
tmp_5_3           (mul              ) [ 0000001]
tmp_5_4           (mul              ) [ 0000001]
tmp_5_5           (mul              ) [ 0000001]
tmp_5_6           (mul              ) [ 0000001]
tmp_5_7           (mul              ) [ 0000001]
C_0_load          (load             ) [ 0000000]
tmp_6             (add              ) [ 0000000]
StgValue_102      (store            ) [ 0000000]
C_1_load          (load             ) [ 0000000]
tmp_6_1           (add              ) [ 0000000]
StgValue_105      (store            ) [ 0000000]
C_2_load          (load             ) [ 0000000]
tmp_6_2           (add              ) [ 0000000]
StgValue_108      (store            ) [ 0000000]
C_3_load          (load             ) [ 0000000]
tmp_6_3           (add              ) [ 0000000]
StgValue_111      (store            ) [ 0000000]
C_4_load          (load             ) [ 0000000]
tmp_6_4           (add              ) [ 0000000]
StgValue_114      (store            ) [ 0000000]
C_5_load          (load             ) [ 0000000]
tmp_6_5           (add              ) [ 0000000]
StgValue_117      (store            ) [ 0000000]
C_6_load          (load             ) [ 0000000]
tmp_6_6           (add              ) [ 0000000]
StgValue_120      (store            ) [ 0000000]
C_7_load          (load             ) [ 0000000]
tmp_6_7           (add              ) [ 0000000]
StgValue_123      (store            ) [ 0000000]
StgValue_124      (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sparse_new">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sparse_new"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul1_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="sparse_new_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sparse_new_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="sparse_new_addr_1_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="6" slack="0"/>
<pin id="71" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sparse_new_addr_1/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="80" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="81" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
<pin id="83" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r/2 c/2 val/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sparse_new_addr_2_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sparse_new_addr_2/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="B_0_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="C_0_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="B_1_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_1_load/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="C_1_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="B_2_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_2_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_2_load/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="C_2_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="B_3_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_3_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_3_load/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="C_3_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_addr/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="B_4_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_4_addr/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_4_load/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="C_4_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="B_5_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_5_addr/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_5_load/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="C_5_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_5_addr/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="B_6_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_6_addr/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_6_load/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="C_6_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_6_addr/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="B_7_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_7_addr/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_7_load/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="C_7_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_7_addr/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="2"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_0_load/5 StgValue_102/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="2"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_1_load/5 StgValue_105/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="2"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_2_load/5 StgValue_108/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="2"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_3_load/5 StgValue_111/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="2"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_4_load/5 StgValue_114/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="2"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_5_load/5 StgValue_117/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="2"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_6_load/5 StgValue_120/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="2"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_7_load/5 StgValue_123/6 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="1"/>
<pin id="295" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="i_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="3" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="exitcond1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="0" index="1" bw="2" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="i_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_shl_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_4_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_7_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_7_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_8_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="1"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_8_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_5_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="0" index="1" bw="32" slack="1"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_5_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="0" index="1" bw="32" slack="1"/>
<pin id="395" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_1/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_5_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_2/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_5_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="0" index="1" bw="32" slack="1"/>
<pin id="403" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_3/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_5_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="1"/>
<pin id="407" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_4/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_5_5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_5/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_5_6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_6/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_5_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="0" index="1" bw="32" slack="1"/>
<pin id="419" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_7/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_6_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_6_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_1/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_6_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_2/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_6_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_3/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_6_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_4/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_6_5_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_5/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_6_6_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_6/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_6_7_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_7/6 "/>
</bind>
</comp>

<comp id="471" class="1005" name="i_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_4_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="1"/>
<pin id="478" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="481" class="1005" name="sparse_new_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="1"/>
<pin id="483" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sparse_new_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="sparse_new_addr_1_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="1"/>
<pin id="488" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sparse_new_addr_1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="sparse_new_addr_2_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="1"/>
<pin id="493" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sparse_new_addr_2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="B_0_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="1"/>
<pin id="498" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="C_0_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="2"/>
<pin id="503" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="C_0_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="B_1_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="1"/>
<pin id="508" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="C_1_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="2"/>
<pin id="513" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="C_1_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="B_2_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="1"/>
<pin id="518" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_2_addr "/>
</bind>
</comp>

<comp id="521" class="1005" name="C_2_addr_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="2"/>
<pin id="523" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="C_2_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="B_3_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="1"/>
<pin id="528" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_3_addr "/>
</bind>
</comp>

<comp id="531" class="1005" name="C_3_addr_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="2"/>
<pin id="533" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="C_3_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="B_4_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="1"/>
<pin id="538" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_4_addr "/>
</bind>
</comp>

<comp id="541" class="1005" name="C_4_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="2"/>
<pin id="543" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="C_4_addr "/>
</bind>
</comp>

<comp id="546" class="1005" name="B_5_addr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="1"/>
<pin id="548" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_5_addr "/>
</bind>
</comp>

<comp id="551" class="1005" name="C_5_addr_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="2"/>
<pin id="553" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="C_5_addr "/>
</bind>
</comp>

<comp id="556" class="1005" name="B_6_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="1"/>
<pin id="558" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_6_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="C_6_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="2"/>
<pin id="563" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="C_6_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="B_7_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="1"/>
<pin id="568" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="B_7_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="C_7_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="2"/>
<pin id="573" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="C_7_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="val_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="588" class="1005" name="B_0_load_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_0_load "/>
</bind>
</comp>

<comp id="593" class="1005" name="B_1_load_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_1_load "/>
</bind>
</comp>

<comp id="598" class="1005" name="B_2_load_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_2_load "/>
</bind>
</comp>

<comp id="603" class="1005" name="B_3_load_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_3_load "/>
</bind>
</comp>

<comp id="608" class="1005" name="B_4_load_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_4_load "/>
</bind>
</comp>

<comp id="613" class="1005" name="B_5_load_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_5_load "/>
</bind>
</comp>

<comp id="618" class="1005" name="B_6_load_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_6_load "/>
</bind>
</comp>

<comp id="623" class="1005" name="B_7_load_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_7_load "/>
</bind>
</comp>

<comp id="628" class="1005" name="tmp_5_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_5_1_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_1 "/>
</bind>
</comp>

<comp id="638" class="1005" name="tmp_5_2_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_2 "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_5_3_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_3 "/>
</bind>
</comp>

<comp id="648" class="1005" name="tmp_5_4_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_4 "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp_5_5_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_5 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_5_6_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_6 "/>
</bind>
</comp>

<comp id="663" class="1005" name="tmp_5_7_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="54" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="54" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="60" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="67" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="54" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="85" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="54" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="54" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="54" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="54" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="297" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="297" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="297" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="297" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="316" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="347"><net_src comp="332" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="56" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="367"><net_src comp="74" pin="7"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="373"><net_src comp="364" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="375"><net_src comp="364" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="379"><net_src comp="74" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="386"><net_src comp="376" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="387"><net_src comp="376" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="424"><net_src comp="253" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="425"><net_src comp="420" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="430"><net_src comp="258" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="431"><net_src comp="426" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="436"><net_src comp="263" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="437"><net_src comp="432" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="442"><net_src comp="268" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="443"><net_src comp="438" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="448"><net_src comp="273" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="449"><net_src comp="444" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="454"><net_src comp="278" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="455"><net_src comp="450" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="460"><net_src comp="283" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="461"><net_src comp="456" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="466"><net_src comp="288" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="467"><net_src comp="462" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="474"><net_src comp="310" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="479"><net_src comp="332" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="484"><net_src comp="60" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="489"><net_src comp="67" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="494"><net_src comp="85" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="499"><net_src comp="93" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="504"><net_src comp="106" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="509"><net_src comp="113" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="514"><net_src comp="126" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="519"><net_src comp="133" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="524"><net_src comp="146" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="529"><net_src comp="153" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="534"><net_src comp="166" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="539"><net_src comp="173" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="544"><net_src comp="186" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="549"><net_src comp="193" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="554"><net_src comp="206" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="559"><net_src comp="213" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="564"><net_src comp="226" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="569"><net_src comp="233" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="574"><net_src comp="246" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="579"><net_src comp="74" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="585"><net_src comp="576" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="586"><net_src comp="576" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="587"><net_src comp="576" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="591"><net_src comp="100" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="596"><net_src comp="120" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="601"><net_src comp="140" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="606"><net_src comp="160" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="611"><net_src comp="180" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="616"><net_src comp="200" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="621"><net_src comp="220" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="626"><net_src comp="240" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="631"><net_src comp="388" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="636"><net_src comp="392" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="641"><net_src comp="396" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="646"><net_src comp="400" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="651"><net_src comp="404" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="656"><net_src comp="408" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="661"><net_src comp="412" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="666"><net_src comp="416" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="462" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_0 | {6 }
	Port: C_1 | {6 }
	Port: C_2 | {6 }
	Port: C_3 | {6 }
	Port: C_4 | {6 }
	Port: C_5 | {6 }
	Port: C_6 | {6 }
	Port: C_7 | {6 }
 - Input state : 
	Port: mul1 : B_0 | {3 4 }
	Port: mul1 : B_1 | {3 4 }
	Port: mul1 : B_2 | {3 4 }
	Port: mul1 : B_3 | {3 4 }
	Port: mul1 : B_4 | {3 4 }
	Port: mul1 : B_5 | {3 4 }
	Port: mul1 : B_6 | {3 4 }
	Port: mul1 : B_7 | {3 4 }
	Port: mul1 : C_0 | {5 6 }
	Port: mul1 : C_1 | {5 6 }
	Port: mul1 : C_2 | {5 6 }
	Port: mul1 : C_3 | {5 6 }
	Port: mul1 : C_4 | {5 6 }
	Port: mul1 : C_5 | {5 6 }
	Port: mul1 : C_6 | {5 6 }
	Port: mul1 : C_7 | {5 6 }
	Port: mul1 : sparse_new | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_30 : 2
		tmp_cast : 1
		tmp_3 : 1
		p_shl_cast : 2
		tmp_4 : 3
		tmp_4_cast : 4
		sparse_new_addr : 5
		tmp_7 : 4
		tmp_7_cast : 5
		sparse_new_addr_1 : 6
		r : 6
		c : 7
	State 3
		tmp_8_cast : 1
		sparse_new_addr_2 : 2
		val : 3
		tmp_1 : 1
		tmp_2 : 1
		B_0_addr : 2
		B_0_load : 3
		C_0_addr : 2
		B_1_addr : 2
		B_1_load : 3
		C_1_addr : 2
		B_2_addr : 2
		B_2_load : 3
		C_2_addr : 2
		B_3_addr : 2
		B_3_load : 3
		C_3_addr : 2
		B_4_addr : 2
		B_4_load : 3
		C_4_addr : 2
		B_5_addr : 2
		B_5_load : 3
		C_5_addr : 2
		B_6_addr : 2
		B_6_load : 3
		C_6_addr : 2
		B_7_addr : 2
		B_7_load : 3
		C_7_addr : 2
	State 4
	State 5
	State 6
		tmp_6 : 1
		StgValue_102 : 2
		tmp_6_1 : 1
		StgValue_105 : 2
		tmp_6_2 : 1
		StgValue_108 : 2
		tmp_6_3 : 1
		StgValue_111 : 2
		tmp_6_4 : 1
		StgValue_114 : 2
		tmp_6_5 : 1
		StgValue_117 : 2
		tmp_6_6 : 1
		StgValue_120 : 2
		tmp_6_7 : 1
		StgValue_123 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     i_1_fu_310    |    0    |    0    |    12   |
|          |    tmp_7_fu_343   |    0    |    0    |    15   |
|          |    tmp_8_fu_354   |    0    |    0    |    15   |
|          |    tmp_6_fu_420   |    0    |    0    |    39   |
|          |   tmp_6_1_fu_426  |    0    |    0    |    39   |
|    add   |   tmp_6_2_fu_432  |    0    |    0    |    39   |
|          |   tmp_6_3_fu_438  |    0    |    0    |    39   |
|          |   tmp_6_4_fu_444  |    0    |    0    |    39   |
|          |   tmp_6_5_fu_450  |    0    |    0    |    39   |
|          |   tmp_6_6_fu_456  |    0    |    0    |    39   |
|          |   tmp_6_7_fu_462  |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|          |    tmp_5_fu_388   |    3    |    0    |    21   |
|          |   tmp_5_1_fu_392  |    3    |    0    |    21   |
|          |   tmp_5_2_fu_396  |    3    |    0    |    21   |
|    mul   |   tmp_5_3_fu_400  |    3    |    0    |    21   |
|          |   tmp_5_4_fu_404  |    3    |    0    |    21   |
|          |   tmp_5_5_fu_408  |    3    |    0    |    21   |
|          |   tmp_5_6_fu_412  |    3    |    0    |    21   |
|          |   tmp_5_7_fu_416  |    3    |    0    |    21   |
|----------|-------------------|---------|---------|---------|
|    sub   |    tmp_4_fu_332   |    0    |    0    |    15   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  exitcond1_fu_304 |    0    |    0    |    9    |
|----------|-------------------|---------|---------|---------|
|   zext   |  tmp_cast_fu_316  |    0    |    0    |    0    |
|          | p_shl_cast_fu_328 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|bitconcatenate|    tmp_3_fu_320   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          | tmp_4_cast_fu_338 |    0    |    0    |    0    |
|          | tmp_7_cast_fu_349 |    0    |    0    |    0    |
|   sext   | tmp_8_cast_fu_359 |    0    |    0    |    0    |
|          |    tmp_1_fu_364   |    0    |    0    |    0    |
|          |    tmp_2_fu_376   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    24   |    0    |   546   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     B_0_addr_reg_496    |    3   |
|     B_0_load_reg_588    |   32   |
|     B_1_addr_reg_506    |    3   |
|     B_1_load_reg_593    |   32   |
|     B_2_addr_reg_516    |    3   |
|     B_2_load_reg_598    |   32   |
|     B_3_addr_reg_526    |    3   |
|     B_3_load_reg_603    |   32   |
|     B_4_addr_reg_536    |    3   |
|     B_4_load_reg_608    |   32   |
|     B_5_addr_reg_546    |    3   |
|     B_5_load_reg_613    |   32   |
|     B_6_addr_reg_556    |    3   |
|     B_6_load_reg_618    |   32   |
|     B_7_addr_reg_566    |    3   |
|     B_7_load_reg_623    |   32   |
|     C_0_addr_reg_501    |    3   |
|     C_1_addr_reg_511    |    3   |
|     C_2_addr_reg_521    |    3   |
|     C_3_addr_reg_531    |    3   |
|     C_4_addr_reg_541    |    3   |
|     C_5_addr_reg_551    |    3   |
|     C_6_addr_reg_561    |    3   |
|     C_7_addr_reg_571    |    3   |
|       i_1_reg_471       |    3   |
|        i_reg_293        |    3   |
|sparse_new_addr_1_reg_486|    5   |
|sparse_new_addr_2_reg_491|    5   |
| sparse_new_addr_reg_481 |    5   |
|      tmp_4_reg_476      |    6   |
|     tmp_5_1_reg_633     |   32   |
|     tmp_5_2_reg_638     |   32   |
|     tmp_5_3_reg_643     |   32   |
|     tmp_5_4_reg_648     |   32   |
|     tmp_5_5_reg_653     |   32   |
|     tmp_5_6_reg_658     |   32   |
|     tmp_5_7_reg_663     |   32   |
|      tmp_5_reg_628      |   32   |
|       val_reg_576       |   32   |
+-------------------------+--------+
|          Total          |   619  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_74 |  p0  |   4  |   5  |   20   ||    21   |
|  grp_access_fu_74 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_100 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_120 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_200 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_220 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_240 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   68   || 16.7295 ||   102   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |    0   |   546  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   102  |
|  Register |    -   |    -   |   619  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   16   |   619  |   648  |
+-----------+--------+--------+--------+--------+
