/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Sep 12 14:24:32 2016
 *                 Full Compile MD5 Checksum  2d2ed423991a1e4e4d03ca98bc390b2c
 *                     (minus title and desc)
 *                 MD5 Checksum               8cad5c3953d7e5df4439153720b00628
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_VICE_FME_0_0_H__
#define BCHP_VICE_FME_0_0_H__

/***************************************************************************
 *VICE_FME_0_0 - Fine Motion Estimation Registers
 ***************************************************************************/
#define BCHP_VICE_FME_0_0_FW_CONTROL             0x01501000 /* [RW][32] FME FW control */
#define BCHP_VICE_FME_0_0_CONFIG                 0x01501004 /* [CFG][32] FME configuration */
#define BCHP_VICE_FME_0_0_PICTURE_SIZE           0x01501008 /* [CFG][32] Current and reference picture size */
#define BCHP_VICE_FME_0_0_PICTURE_COUNTER        0x0150100c /* [CFG][32] Current picture counter for low latency mode */
#define BCHP_VICE_FME_0_0_REF_CONFIG             0x01501010 /* [CFG][32] FME reference picture configuration */
#define BCHP_VICE_FME_0_0_CSC_CONFIG             0x01501014 /* [CFG][32] FME CSC configuration */
#define BCHP_VICE_FME_0_0_PRG_CONFIG             0x01501018 /* [CFG][32] FME Patch request configuration */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG            0x0150101c /* [CFG][32] FME TMVP configuration */
#define BCHP_VICE_FME_0_0_TMVP_PITCH             0x01501020 /* [CFG][32] FME TMVP Pitch */
#define BCHP_VICE_FME_0_0_OFI_CONFIG             0x01501024 /* [CFG][32] FME OFI configuration */
#define BCHP_VICE_FME_0_0_FORCE_INTRA_CTRL       0x01501028 /* [CFG][32] Force Intra Control */
#define BCHP_VICE_FME_0_0_CSC_REF0_BASE          0x01501030 /* [CFG][64] DRAM 40-bit starting address for reference picture 0 CSC data */
#define BCHP_VICE_FME_0_0_CSC_REF1_BASE          0x01501038 /* [CFG][64] DRAM 40-bit starting address for reference picture 1 CSC data */
#define BCHP_VICE_FME_0_0_TMVP_READ_BASE         0x01501040 /* [CFG][64] DRAM 40-bit starting address for reading TMVP data. */
#define BCHP_VICE_FME_0_0_TMVP_WRITE_BASE        0x01501048 /* [CFG][64] DRAM 40-bit starting address for writing TMVP data. */
#define BCHP_VICE_FME_0_0_CU_HEADER              0x01501050 /* [CFG][32] CU Header for the Merge/Skip mode of the Merge RDO. */
#define BCHP_VICE_FME_0_0_BIN_BIAS               0x01501054 /* [CFG][32] Skip and Inter bin bias for inter mode decision or inter vs. intra mode decision. */
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN   0x01501058 /* [CFG][32] CU/Partition based overhead bins for FMV MV cost evaluation */
#define BCHP_VICE_FME_0_0_RDO_QUANT_OFFSET       0x0150105c /* [CFG][32] Quantization offset for FME RDO. */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MODE       0x01501060 /* [CFG][32] Random test mode control */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_SEED       0x01501064 /* [CFG][32] Random test random number generator seed */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS    0x01501068 /* [CFG][32] Random test number of bits for motion vector */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS 0x0150106c /* [CFG][32] Random test number of bits for CU cost */
#define BCHP_VICE_FME_0_0_SCRATCH                0x01501070 /* [CFG][32] Scratch Register */
#define BCHP_VICE_FME_0_0_FME_DEBUG_SEL          0x01501074 /* [CFG][32] FME debug information select register */
#define BCHP_VICE_FME_0_0_ERR_STATUS_ENABLE      0x01501078 /* [CFG][32] FME error status enable register */
#define BCHP_VICE_FME_0_0_ERR_STATUS_CLR         0x01501080 /* [WO][32] FME error status clear register */
#define BCHP_VICE_FME_0_0_REG_STATUS             0x01501084 /* [RO][32] FME shadow register status */
#define BCHP_VICE_FME_0_0_STATUS                 0x01501088 /* [RO][32] FME core status */
#define BCHP_VICE_FME_0_0_DINO_DEBUG_MC          0x0150108c /* [RO][32] DINO debug register (FME to MC) */
#define BCHP_VICE_FME_0_0_DINO_DEBUG_IMD         0x01501090 /* [RO][32] DINO debug register (IMD to FME) */
#define BCHP_VICE_FME_0_0_DEBUG_INFO_0           0x01501094 /* [RO][32] FME debug information data register 0 */
#define BCHP_VICE_FME_0_0_DEBUG_INFO_1           0x01501098 /* [RO][32] FME debug information data register 1 */
#define BCHP_VICE_FME_0_0_DEBUG_INFO_2           0x0150109c /* [RO][32] FME debug information data register 2 */
#define BCHP_VICE_FME_0_0_DEBUG_INFO_3           0x015010a0 /* [RO][32] FME debug information data register 3 */
#define BCHP_VICE_FME_0_0_ERR_STATUS             0x015010ac /* [RO][32] FME error status register */

/***************************************************************************
 *FW_CONTROL - FME FW control
 ***************************************************************************/
/* VICE_FME_0_0 :: FW_CONTROL :: reserved0 [31:02] */
#define BCHP_VICE_FME_0_0_FW_CONTROL_reserved0_MASK                0xfffffffc
#define BCHP_VICE_FME_0_0_FW_CONTROL_reserved0_SHIFT               2

/* VICE_FME_0_0 :: FW_CONTROL :: PIC_START [01:01] */
#define BCHP_VICE_FME_0_0_FW_CONTROL_PIC_START_MASK                0x00000002
#define BCHP_VICE_FME_0_0_FW_CONTROL_PIC_START_SHIFT               1
#define BCHP_VICE_FME_0_0_FW_CONTROL_PIC_START_DEFAULT             0x00000000
#define BCHP_VICE_FME_0_0_FW_CONTROL_PIC_START_NULL                0
#define BCHP_VICE_FME_0_0_FW_CONTROL_PIC_START_START               1

/* VICE_FME_0_0 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE_FME_0_0_FW_CONTROL_DONE_WR_REG_MASK              0x00000001
#define BCHP_VICE_FME_0_0_FW_CONTROL_DONE_WR_REG_SHIFT             0
#define BCHP_VICE_FME_0_0_FW_CONTROL_DONE_WR_REG_DEFAULT           0x00000000
#define BCHP_VICE_FME_0_0_FW_CONTROL_DONE_WR_REG_NULL              0
#define BCHP_VICE_FME_0_0_FW_CONTROL_DONE_WR_REG_DONE              1

/***************************************************************************
 *CONFIG - FME configuration
 ***************************************************************************/
/* VICE_FME_0_0 :: CONFIG :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE_FME_0_0_CONFIG_AUTO_SHUTOFF_MASK                 0x80000000
#define BCHP_VICE_FME_0_0_CONFIG_AUTO_SHUTOFF_SHIFT                31
#define BCHP_VICE_FME_0_0_CONFIG_AUTO_SHUTOFF_DEFAULT              0x00000001
#define BCHP_VICE_FME_0_0_CONFIG_AUTO_SHUTOFF_DISABLE              0
#define BCHP_VICE_FME_0_0_CONFIG_AUTO_SHUTOFF_ENABLE               1

/* VICE_FME_0_0 :: CONFIG :: OFI_MODE [30:30] */
#define BCHP_VICE_FME_0_0_CONFIG_OFI_MODE_MASK                     0x40000000
#define BCHP_VICE_FME_0_0_CONFIG_OFI_MODE_SHIFT                    30
#define BCHP_VICE_FME_0_0_CONFIG_OFI_MODE_DEFAULT                  0x00000000
#define BCHP_VICE_FME_0_0_CONFIG_OFI_MODE_DISABLE                  0
#define BCHP_VICE_FME_0_0_CONFIG_OFI_MODE_ENABLE                   1

/* VICE_FME_0_0 :: CONFIG :: LOW_LATENCY_MODE [29:29] */
#define BCHP_VICE_FME_0_0_CONFIG_LOW_LATENCY_MODE_MASK             0x20000000
#define BCHP_VICE_FME_0_0_CONFIG_LOW_LATENCY_MODE_SHIFT            29
#define BCHP_VICE_FME_0_0_CONFIG_LOW_LATENCY_MODE_DEFAULT          0x00000000
#define BCHP_VICE_FME_0_0_CONFIG_LOW_LATENCY_MODE_DISABLE          0
#define BCHP_VICE_FME_0_0_CONFIG_LOW_LATENCY_MODE_ENABLE           1

/* VICE_FME_0_0 :: CONFIG :: AVC_PROFILE [28:28] */
#define BCHP_VICE_FME_0_0_CONFIG_AVC_PROFILE_MASK                  0x10000000
#define BCHP_VICE_FME_0_0_CONFIG_AVC_PROFILE_SHIFT                 28
#define BCHP_VICE_FME_0_0_CONFIG_AVC_PROFILE_DEFAULT               0x00000000

/* VICE_FME_0_0 :: CONFIG :: reserved0 [27:27] */
#define BCHP_VICE_FME_0_0_CONFIG_reserved0_MASK                    0x08000000
#define BCHP_VICE_FME_0_0_CONFIG_reserved0_SHIFT                   27

/* VICE_FME_0_0 :: CONFIG :: SIGN_BIAS_REF_TYPE2 [26:26] */
#define BCHP_VICE_FME_0_0_CONFIG_SIGN_BIAS_REF_TYPE2_MASK          0x04000000
#define BCHP_VICE_FME_0_0_CONFIG_SIGN_BIAS_REF_TYPE2_SHIFT         26
#define BCHP_VICE_FME_0_0_CONFIG_SIGN_BIAS_REF_TYPE2_DEFAULT       0x00000000

/* VICE_FME_0_0 :: CONFIG :: SIGN_BIAS_REF_TYPE1 [25:25] */
#define BCHP_VICE_FME_0_0_CONFIG_SIGN_BIAS_REF_TYPE1_MASK          0x02000000
#define BCHP_VICE_FME_0_0_CONFIG_SIGN_BIAS_REF_TYPE1_SHIFT         25
#define BCHP_VICE_FME_0_0_CONFIG_SIGN_BIAS_REF_TYPE1_DEFAULT       0x00000000

/* VICE_FME_0_0 :: CONFIG :: SIGN_BIAS_REF_TYPE0 [24:24] */
#define BCHP_VICE_FME_0_0_CONFIG_SIGN_BIAS_REF_TYPE0_MASK          0x01000000
#define BCHP_VICE_FME_0_0_CONFIG_SIGN_BIAS_REF_TYPE0_SHIFT         24
#define BCHP_VICE_FME_0_0_CONFIG_SIGN_BIAS_REF_TYPE0_DEFAULT       0x00000000

/* VICE_FME_0_0 :: CONFIG :: reserved1 [23:22] */
#define BCHP_VICE_FME_0_0_CONFIG_reserved1_MASK                    0x00c00000
#define BCHP_VICE_FME_0_0_CONFIG_reserved1_SHIFT                   22

/* VICE_FME_0_0 :: CONFIG :: NUM_MERGE_CU32 [21:20] */
#define BCHP_VICE_FME_0_0_CONFIG_NUM_MERGE_CU32_MASK               0x00300000
#define BCHP_VICE_FME_0_0_CONFIG_NUM_MERGE_CU32_SHIFT              20
#define BCHP_VICE_FME_0_0_CONFIG_NUM_MERGE_CU32_DEFAULT            0x00000003

/* VICE_FME_0_0 :: CONFIG :: NUM_MERGE_CU16 [19:18] */
#define BCHP_VICE_FME_0_0_CONFIG_NUM_MERGE_CU16_MASK               0x000c0000
#define BCHP_VICE_FME_0_0_CONFIG_NUM_MERGE_CU16_SHIFT              18
#define BCHP_VICE_FME_0_0_CONFIG_NUM_MERGE_CU16_DEFAULT            0x00000003

/* VICE_FME_0_0 :: CONFIG :: NUM_MERGE_CU8 [17:16] */
#define BCHP_VICE_FME_0_0_CONFIG_NUM_MERGE_CU8_MASK                0x00030000
#define BCHP_VICE_FME_0_0_CONFIG_NUM_MERGE_CU8_SHIFT               16
#define BCHP_VICE_FME_0_0_CONFIG_NUM_MERGE_CU8_DEFAULT             0x00000003

/* VICE_FME_0_0 :: CONFIG :: reserved2 [15:12] */
#define BCHP_VICE_FME_0_0_CONFIG_reserved2_MASK                    0x0000f000
#define BCHP_VICE_FME_0_0_CONFIG_reserved2_SHIFT                   12

/* VICE_FME_0_0 :: CONFIG :: ENABLE_CU64 [11:11] */
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU64_MASK                  0x00000800
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU64_SHIFT                 11
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU64_DEFAULT               0x00000001
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU64_DISABLE               0
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU64_ENABLE                1

/* VICE_FME_0_0 :: CONFIG :: ENABLE_CU32 [10:10] */
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU32_MASK                  0x00000400
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU32_SHIFT                 10
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU32_DEFAULT               0x00000001
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU32_DISABLE               0
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU32_ENABLE                1

/* VICE_FME_0_0 :: CONFIG :: ENABLE_CU16 [09:09] */
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU16_MASK                  0x00000200
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU16_SHIFT                 9
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU16_DEFAULT               0x00000001
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU16_DISABLE               0
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU16_ENABLE                1

/* VICE_FME_0_0 :: CONFIG :: ENABLE_CU8 [08:08] */
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU8_MASK                   0x00000100
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU8_SHIFT                  8
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU8_DEFAULT                0x00000001
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU8_DISABLE                0
#define BCHP_VICE_FME_0_0_CONFIG_ENABLE_CU8_ENABLE                 1

/* VICE_FME_0_0 :: CONFIG :: reserved3 [07:06] */
#define BCHP_VICE_FME_0_0_CONFIG_reserved3_MASK                    0x000000c0
#define BCHP_VICE_FME_0_0_CONFIG_reserved3_SHIFT                   6

/* VICE_FME_0_0 :: CONFIG :: CURR_FIELD_FRAME [05:05] */
#define BCHP_VICE_FME_0_0_CONFIG_CURR_FIELD_FRAME_MASK             0x00000020
#define BCHP_VICE_FME_0_0_CONFIG_CURR_FIELD_FRAME_SHIFT            5
#define BCHP_VICE_FME_0_0_CONFIG_CURR_FIELD_FRAME_DEFAULT          0x00000000
#define BCHP_VICE_FME_0_0_CONFIG_CURR_FIELD_FRAME_FIELD            1
#define BCHP_VICE_FME_0_0_CONFIG_CURR_FIELD_FRAME_FRAME            0

/* VICE_FME_0_0 :: CONFIG :: CURR_FIELD_POLARITY [04:04] */
#define BCHP_VICE_FME_0_0_CONFIG_CURR_FIELD_POLARITY_MASK          0x00000010
#define BCHP_VICE_FME_0_0_CONFIG_CURR_FIELD_POLARITY_SHIFT         4
#define BCHP_VICE_FME_0_0_CONFIG_CURR_FIELD_POLARITY_DEFAULT       0x00000000
#define BCHP_VICE_FME_0_0_CONFIG_CURR_FIELD_POLARITY_TOP           0
#define BCHP_VICE_FME_0_0_CONFIG_CURR_FIELD_POLARITY_BOTTOM        1

/* VICE_FME_0_0 :: CONFIG :: PICTURE_TYPE [03:02] */
#define BCHP_VICE_FME_0_0_CONFIG_PICTURE_TYPE_MASK                 0x0000000c
#define BCHP_VICE_FME_0_0_CONFIG_PICTURE_TYPE_SHIFT                2
#define BCHP_VICE_FME_0_0_CONFIG_PICTURE_TYPE_DEFAULT              0x00000000
#define BCHP_VICE_FME_0_0_CONFIG_PICTURE_TYPE_I                    0
#define BCHP_VICE_FME_0_0_CONFIG_PICTURE_TYPE_P                    1
#define BCHP_VICE_FME_0_0_CONFIG_PICTURE_TYPE_B                    2

/* VICE_FME_0_0 :: CONFIG :: CODEC_FORMAT [01:00] */
#define BCHP_VICE_FME_0_0_CONFIG_CODEC_FORMAT_MASK                 0x00000003
#define BCHP_VICE_FME_0_0_CONFIG_CODEC_FORMAT_SHIFT                0
#define BCHP_VICE_FME_0_0_CONFIG_CODEC_FORMAT_DEFAULT              0x00000000
#define BCHP_VICE_FME_0_0_CONFIG_CODEC_FORMAT_HEVC                 0
#define BCHP_VICE_FME_0_0_CONFIG_CODEC_FORMAT_AVC                  1
#define BCHP_VICE_FME_0_0_CONFIG_CODEC_FORMAT_MPEG2                2
#define BCHP_VICE_FME_0_0_CONFIG_CODEC_FORMAT_VP9                  3

/***************************************************************************
 *PICTURE_SIZE - Current and reference picture size
 ***************************************************************************/
/* VICE_FME_0_0 :: PICTURE_SIZE :: reserved0 [31:26] */
#define BCHP_VICE_FME_0_0_PICTURE_SIZE_reserved0_MASK              0xfc000000
#define BCHP_VICE_FME_0_0_PICTURE_SIZE_reserved0_SHIFT             26

/* VICE_FME_0_0 :: PICTURE_SIZE :: HSIZE_8X8 [25:16] */
#define BCHP_VICE_FME_0_0_PICTURE_SIZE_HSIZE_8X8_MASK              0x03ff0000
#define BCHP_VICE_FME_0_0_PICTURE_SIZE_HSIZE_8X8_SHIFT             16
#define BCHP_VICE_FME_0_0_PICTURE_SIZE_HSIZE_8X8_DEFAULT           0x000000f0

/* VICE_FME_0_0 :: PICTURE_SIZE :: reserved1 [15:09] */
#define BCHP_VICE_FME_0_0_PICTURE_SIZE_reserved1_MASK              0x0000fe00
#define BCHP_VICE_FME_0_0_PICTURE_SIZE_reserved1_SHIFT             9

/* VICE_FME_0_0 :: PICTURE_SIZE :: VSIZE_8X8 [08:00] */
#define BCHP_VICE_FME_0_0_PICTURE_SIZE_VSIZE_8X8_MASK              0x000001ff
#define BCHP_VICE_FME_0_0_PICTURE_SIZE_VSIZE_8X8_SHIFT             0
#define BCHP_VICE_FME_0_0_PICTURE_SIZE_VSIZE_8X8_DEFAULT           0x00000088

/***************************************************************************
 *PICTURE_COUNTER - Current picture counter for low latency mode
 ***************************************************************************/
/* VICE_FME_0_0 :: PICTURE_COUNTER :: reserved0 [31:08] */
#define BCHP_VICE_FME_0_0_PICTURE_COUNTER_reserved0_MASK           0xffffff00
#define BCHP_VICE_FME_0_0_PICTURE_COUNTER_reserved0_SHIFT          8

/* VICE_FME_0_0 :: PICTURE_COUNTER :: VALUE [07:00] */
#define BCHP_VICE_FME_0_0_PICTURE_COUNTER_VALUE_MASK               0x000000ff
#define BCHP_VICE_FME_0_0_PICTURE_COUNTER_VALUE_SHIFT              0
#define BCHP_VICE_FME_0_0_PICTURE_COUNTER_VALUE_DEFAULT            0x00000000

/***************************************************************************
 *REF_CONFIG - FME reference picture configuration
 ***************************************************************************/
/* VICE_FME_0_0 :: REF_CONFIG :: reserved0 [31:28] */
#define BCHP_VICE_FME_0_0_REF_CONFIG_reserved0_MASK                0xf0000000
#define BCHP_VICE_FME_0_0_REF_CONFIG_reserved0_SHIFT               28

/* VICE_FME_0_0 :: REF_CONFIG :: REF1_CUR_TB [27:20] */
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_CUR_TB_MASK              0x0ff00000
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_CUR_TB_SHIFT             20
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_CUR_TB_DEFAULT           0x00000000

/* VICE_FME_0_0 :: REF_CONFIG :: REF1_TYPE [19:18] */
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_TYPE_MASK                0x000c0000
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_TYPE_SHIFT               18
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_TYPE_DEFAULT             0x00000000
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_TYPE_LAST                0
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_TYPE_GOLDEN              1
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_TYPE_ALTREF              2

/* VICE_FME_0_0 :: REF_CONFIG :: REF1_FIELD_POLARITY [17:17] */
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_FIELD_POLARITY_MASK      0x00020000
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_FIELD_POLARITY_SHIFT     17
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_FIELD_POLARITY_DEFAULT   0x00000000
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_FIELD_POLARITY_TOP       0
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_FIELD_POLARITY_BOTTOM    1

/* VICE_FME_0_0 :: REF_CONFIG :: REF1_VLD [16:16] */
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_VLD_MASK                 0x00010000
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_VLD_SHIFT                16
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF1_VLD_DEFAULT              0x00000000

/* VICE_FME_0_0 :: REF_CONFIG :: reserved1 [15:12] */
#define BCHP_VICE_FME_0_0_REF_CONFIG_reserved1_MASK                0x0000f000
#define BCHP_VICE_FME_0_0_REF_CONFIG_reserved1_SHIFT               12

/* VICE_FME_0_0 :: REF_CONFIG :: REF0_CUR_TB [11:04] */
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_CUR_TB_MASK              0x00000ff0
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_CUR_TB_SHIFT             4
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_CUR_TB_DEFAULT           0x00000000

/* VICE_FME_0_0 :: REF_CONFIG :: REF0_TYPE [03:02] */
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_TYPE_MASK                0x0000000c
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_TYPE_SHIFT               2
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_TYPE_DEFAULT             0x00000000
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_TYPE_LAST                0
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_TYPE_GOLDEN              1
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_TYPE_ALTREF              2

/* VICE_FME_0_0 :: REF_CONFIG :: REF0_FIELD_POLARITY [01:01] */
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_FIELD_POLARITY_MASK      0x00000002
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_FIELD_POLARITY_SHIFT     1
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_FIELD_POLARITY_DEFAULT   0x00000000
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_FIELD_POLARITY_TOP       0
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_FIELD_POLARITY_BOTTOM    1

/* VICE_FME_0_0 :: REF_CONFIG :: REF0_VLD [00:00] */
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_VLD_MASK                 0x00000001
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_VLD_SHIFT                0
#define BCHP_VICE_FME_0_0_REF_CONFIG_REF0_VLD_DEFAULT              0x00000000

/***************************************************************************
 *CSC_CONFIG - FME CSC configuration
 ***************************************************************************/
/* VICE_FME_0_0 :: CSC_CONFIG :: reserved0 [31:10] */
#define BCHP_VICE_FME_0_0_CSC_CONFIG_reserved0_MASK                0xfffffc00
#define BCHP_VICE_FME_0_0_CSC_CONFIG_reserved0_SHIFT               10

/* VICE_FME_0_0 :: CSC_CONFIG :: CMV_2H [09:09] */
#define BCHP_VICE_FME_0_0_CSC_CONFIG_CMV_2H_MASK                   0x00000200
#define BCHP_VICE_FME_0_0_CSC_CONFIG_CMV_2H_SHIFT                  9
#define BCHP_VICE_FME_0_0_CSC_CONFIG_CMV_2H_DEFAULT                0x00000001

/* VICE_FME_0_0 :: CSC_CONFIG :: CMV_2V [08:08] */
#define BCHP_VICE_FME_0_0_CSC_CONFIG_CMV_2V_MASK                   0x00000100
#define BCHP_VICE_FME_0_0_CSC_CONFIG_CMV_2V_SHIFT                  8
#define BCHP_VICE_FME_0_0_CSC_CONFIG_CMV_2V_DEFAULT                0x00000001

/* VICE_FME_0_0 :: CSC_CONFIG :: reserved1 [07:06] */
#define BCHP_VICE_FME_0_0_CSC_CONFIG_reserved1_MASK                0x000000c0
#define BCHP_VICE_FME_0_0_CSC_CONFIG_reserved1_SHIFT               6

/* VICE_FME_0_0 :: CSC_CONFIG :: CSC_PITCH [05:00] */
#define BCHP_VICE_FME_0_0_CSC_CONFIG_CSC_PITCH_MASK                0x0000003f
#define BCHP_VICE_FME_0_0_CSC_CONFIG_CSC_PITCH_SHIFT               0
#define BCHP_VICE_FME_0_0_CSC_CONFIG_CSC_PITCH_DEFAULT             0x0000000f

/***************************************************************************
 *PRG_CONFIG - FME Patch request configuration
 ***************************************************************************/
/* VICE_FME_0_0 :: PRG_CONFIG :: MERGE_PATCH [31:31] */
#define BCHP_VICE_FME_0_0_PRG_CONFIG_MERGE_PATCH_MASK              0x80000000
#define BCHP_VICE_FME_0_0_PRG_CONFIG_MERGE_PATCH_SHIFT             31
#define BCHP_VICE_FME_0_0_PRG_CONFIG_MERGE_PATCH_DEFAULT           0x00000001
#define BCHP_VICE_FME_0_0_PRG_CONFIG_MERGE_PATCH_DISABLE           0
#define BCHP_VICE_FME_0_0_PRG_CONFIG_MERGE_PATCH_ENABLE            1

/* VICE_FME_0_0 :: PRG_CONFIG :: reserved0 [30:03] */
#define BCHP_VICE_FME_0_0_PRG_CONFIG_reserved0_MASK                0x7ffffff8
#define BCHP_VICE_FME_0_0_PRG_CONFIG_reserved0_SHIFT               3

/* VICE_FME_0_0 :: PRG_CONFIG :: REF_PATCH_OPTIONAL [02:00] */
#define BCHP_VICE_FME_0_0_PRG_CONFIG_REF_PATCH_OPTIONAL_MASK       0x00000007
#define BCHP_VICE_FME_0_0_PRG_CONFIG_REF_PATCH_OPTIONAL_SHIFT      0
#define BCHP_VICE_FME_0_0_PRG_CONFIG_REF_PATCH_OPTIONAL_DEFAULT    0x00000007

/***************************************************************************
 *TMVP_CONFIG - FME TMVP configuration
 ***************************************************************************/
/* VICE_FME_0_0 :: TMVP_CONFIG :: TMVP_RD [31:31] */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_RD_MASK                 0x80000000
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_RD_SHIFT                31
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_RD_DEFAULT              0x00000001
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_RD_DISABLE              0
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_RD_ENABLE               1

/* VICE_FME_0_0 :: TMVP_CONFIG :: TMVP_WR [30:30] */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_WR_MASK                 0x40000000
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_WR_SHIFT                30
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_WR_DEFAULT              0x00000001
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_WR_DISABLE              0
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_WR_ENABLE               1

/* VICE_FME_0_0 :: TMVP_CONFIG :: reserved0 [29:28] */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_reserved0_MASK               0x30000000
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_reserved0_SHIFT              28

/* VICE_FME_0_0 :: TMVP_CONFIG :: TMVP_REF0_TYPE [27:26] */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_REF0_TYPE_MASK          0x0c000000
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_REF0_TYPE_SHIFT         26
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_REF0_TYPE_DEFAULT       0x00000000
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_REF0_TYPE_LAST          0
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_REF0_TYPE_GOLDEN        1
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_REF0_TYPE_ALTREF        2

/* VICE_FME_0_0 :: TMVP_CONFIG :: TMVP_REF1_TYPE [25:24] */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_REF1_TYPE_MASK          0x03000000
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_REF1_TYPE_SHIFT         24
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_REF1_TYPE_DEFAULT       0x00000000
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_REF1_TYPE_LAST          0
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_REF1_TYPE_GOLDEN        1
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_REF1_TYPE_ALTREF        2

/* VICE_FME_0_0 :: TMVP_CONFIG :: TMVP_TD1 [23:16] */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_TD1_MASK                0x00ff0000
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_TD1_SHIFT               16
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_TD1_DEFAULT             0x00000000

/* VICE_FME_0_0 :: TMVP_CONFIG :: TMVP_TD0 [15:08] */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_TD0_MASK                0x0000ff00
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_TD0_SHIFT               8
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_TD0_DEFAULT             0x00000000

/* VICE_FME_0_0 :: TMVP_CONFIG :: reserved1 [07:05] */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_reserved1_MASK               0x000000e0
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_reserved1_SHIFT              5

/* VICE_FME_0_0 :: TMVP_CONFIG :: TMVP_FIELD_FRAME [04:04] */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_FIELD_FRAME_MASK        0x00000010
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_FIELD_FRAME_SHIFT       4
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_FIELD_FRAME_DEFAULT     0x00000000
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_FIELD_FRAME_FIELD       1
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_TMVP_FIELD_FRAME_FRAME       0

/* VICE_FME_0_0 :: TMVP_CONFIG :: reserved2 [03:02] */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_reserved2_MASK               0x0000000c
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_reserved2_SHIFT              2

/* VICE_FME_0_0 :: TMVP_CONFIG :: USE_TMVP_REF1 [01:01] */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_USE_TMVP_REF1_MASK           0x00000002
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_USE_TMVP_REF1_SHIFT          1
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_USE_TMVP_REF1_DEFAULT        0x00000000

/* VICE_FME_0_0 :: TMVP_CONFIG :: USE_TMVP_REF0 [00:00] */
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_USE_TMVP_REF0_MASK           0x00000001
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_USE_TMVP_REF0_SHIFT          0
#define BCHP_VICE_FME_0_0_TMVP_CONFIG_USE_TMVP_REF0_DEFAULT        0x00000000

/***************************************************************************
 *TMVP_PITCH - FME TMVP Pitch
 ***************************************************************************/
/* VICE_FME_0_0 :: TMVP_PITCH :: reserved0 [31:11] */
#define BCHP_VICE_FME_0_0_TMVP_PITCH_reserved0_MASK                0xfffff800
#define BCHP_VICE_FME_0_0_TMVP_PITCH_reserved0_SHIFT               11

/* VICE_FME_0_0 :: TMVP_PITCH :: reserved1 [10:10] */
#define BCHP_VICE_FME_0_0_TMVP_PITCH_reserved1_MASK                0x00000400
#define BCHP_VICE_FME_0_0_TMVP_PITCH_reserved1_SHIFT               10

/* VICE_FME_0_0 :: TMVP_PITCH :: VALUE [09:00] */
#define BCHP_VICE_FME_0_0_TMVP_PITCH_VALUE_MASK                    0x000003ff
#define BCHP_VICE_FME_0_0_TMVP_PITCH_VALUE_SHIFT                   0
#define BCHP_VICE_FME_0_0_TMVP_PITCH_VALUE_DEFAULT                 0x0000005a

/***************************************************************************
 *OFI_CONFIG - FME OFI configuration
 ***************************************************************************/
/* VICE_FME_0_0 :: OFI_CONFIG :: reserved0 [31:08] */
#define BCHP_VICE_FME_0_0_OFI_CONFIG_reserved0_MASK                0xffffff00
#define BCHP_VICE_FME_0_0_OFI_CONFIG_reserved0_SHIFT               8

/* VICE_FME_0_0 :: OFI_CONFIG :: ILF_ROW_DIST [07:00] */
#define BCHP_VICE_FME_0_0_OFI_CONFIG_ILF_ROW_DIST_MASK             0x000000ff
#define BCHP_VICE_FME_0_0_OFI_CONFIG_ILF_ROW_DIST_SHIFT            0
#define BCHP_VICE_FME_0_0_OFI_CONFIG_ILF_ROW_DIST_DEFAULT          0x00000000

/***************************************************************************
 *FORCE_INTRA_CTRL - Force Intra Control
 ***************************************************************************/
/* VICE_FME_0_0 :: FORCE_INTRA_CTRL :: reserved0 [31:24] */
#define BCHP_VICE_FME_0_0_FORCE_INTRA_CTRL_reserved0_MASK          0xff000000
#define BCHP_VICE_FME_0_0_FORCE_INTRA_CTRL_reserved0_SHIFT         24

/* VICE_FME_0_0 :: FORCE_INTRA_CTRL :: CTU_COL [23:16] */
#define BCHP_VICE_FME_0_0_FORCE_INTRA_CTRL_CTU_COL_MASK            0x00ff0000
#define BCHP_VICE_FME_0_0_FORCE_INTRA_CTRL_CTU_COL_SHIFT           16
#define BCHP_VICE_FME_0_0_FORCE_INTRA_CTRL_CTU_COL_DEFAULT         0x00000000

/* VICE_FME_0_0 :: FORCE_INTRA_CTRL :: reserved1 [15:06] */
#define BCHP_VICE_FME_0_0_FORCE_INTRA_CTRL_reserved1_MASK          0x0000ffc0
#define BCHP_VICE_FME_0_0_FORCE_INTRA_CTRL_reserved1_SHIFT         6

/* VICE_FME_0_0 :: FORCE_INTRA_CTRL :: CTU_NUM [05:00] */
#define BCHP_VICE_FME_0_0_FORCE_INTRA_CTRL_CTU_NUM_MASK            0x0000003f
#define BCHP_VICE_FME_0_0_FORCE_INTRA_CTRL_CTU_NUM_SHIFT           0
#define BCHP_VICE_FME_0_0_FORCE_INTRA_CTRL_CTU_NUM_DEFAULT         0x00000000

/***************************************************************************
 *CSC_REF0_BASE - DRAM 40-bit starting address for reference picture 0 CSC data
 ***************************************************************************/
/* VICE_FME_0_0 :: CSC_REF0_BASE :: reserved0 [63:40] */
#define BCHP_VICE_FME_0_0_CSC_REF0_BASE_reserved0_MASK             BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_FME_0_0_CSC_REF0_BASE_reserved0_SHIFT            40

/* VICE_FME_0_0 :: CSC_REF0_BASE :: ADDR [39:00] */
#define BCHP_VICE_FME_0_0_CSC_REF0_BASE_ADDR_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_FME_0_0_CSC_REF0_BASE_ADDR_SHIFT                 0
#define BCHP_VICE_FME_0_0_CSC_REF0_BASE_ADDR_DEFAULT               0

/***************************************************************************
 *CSC_REF1_BASE - DRAM 40-bit starting address for reference picture 1 CSC data
 ***************************************************************************/
/* VICE_FME_0_0 :: CSC_REF1_BASE :: reserved0 [63:40] */
#define BCHP_VICE_FME_0_0_CSC_REF1_BASE_reserved0_MASK             BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_FME_0_0_CSC_REF1_BASE_reserved0_SHIFT            40

/* VICE_FME_0_0 :: CSC_REF1_BASE :: ADDR [39:00] */
#define BCHP_VICE_FME_0_0_CSC_REF1_BASE_ADDR_MASK                  BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_FME_0_0_CSC_REF1_BASE_ADDR_SHIFT                 0
#define BCHP_VICE_FME_0_0_CSC_REF1_BASE_ADDR_DEFAULT               0

/***************************************************************************
 *TMVP_READ_BASE - DRAM 40-bit starting address for reading TMVP data.
 ***************************************************************************/
/* VICE_FME_0_0 :: TMVP_READ_BASE :: reserved0 [63:40] */
#define BCHP_VICE_FME_0_0_TMVP_READ_BASE_reserved0_MASK            BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_FME_0_0_TMVP_READ_BASE_reserved0_SHIFT           40

/* VICE_FME_0_0 :: TMVP_READ_BASE :: ADDR [39:00] */
#define BCHP_VICE_FME_0_0_TMVP_READ_BASE_ADDR_MASK                 BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_FME_0_0_TMVP_READ_BASE_ADDR_SHIFT                0
#define BCHP_VICE_FME_0_0_TMVP_READ_BASE_ADDR_DEFAULT              0

/***************************************************************************
 *TMVP_WRITE_BASE - DRAM 40-bit starting address for writing TMVP data.
 ***************************************************************************/
/* VICE_FME_0_0 :: TMVP_WRITE_BASE :: reserved0 [63:40] */
#define BCHP_VICE_FME_0_0_TMVP_WRITE_BASE_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_FME_0_0_TMVP_WRITE_BASE_reserved0_SHIFT          40

/* VICE_FME_0_0 :: TMVP_WRITE_BASE :: ADDR [39:00] */
#define BCHP_VICE_FME_0_0_TMVP_WRITE_BASE_ADDR_MASK                BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_FME_0_0_TMVP_WRITE_BASE_ADDR_SHIFT               0
#define BCHP_VICE_FME_0_0_TMVP_WRITE_BASE_ADDR_DEFAULT             0

/***************************************************************************
 *CU_HEADER - CU Header for the Merge/Skip mode of the Merge RDO.
 ***************************************************************************/
/* VICE_FME_0_0 :: CU_HEADER :: reserved0 [31:09] */
#define BCHP_VICE_FME_0_0_CU_HEADER_reserved0_MASK                 0xfffffe00
#define BCHP_VICE_FME_0_0_CU_HEADER_reserved0_SHIFT                9

/* VICE_FME_0_0 :: CU_HEADER :: MERGE [08:04] */
#define BCHP_VICE_FME_0_0_CU_HEADER_MERGE_MASK                     0x000001f0
#define BCHP_VICE_FME_0_0_CU_HEADER_MERGE_SHIFT                    4
#define BCHP_VICE_FME_0_0_CU_HEADER_MERGE_DEFAULT                  0x00000003

/* VICE_FME_0_0 :: CU_HEADER :: SKIP [03:00] */
#define BCHP_VICE_FME_0_0_CU_HEADER_SKIP_MASK                      0x0000000f
#define BCHP_VICE_FME_0_0_CU_HEADER_SKIP_SHIFT                     0
#define BCHP_VICE_FME_0_0_CU_HEADER_SKIP_DEFAULT                   0x00000000

/***************************************************************************
 *BIN_BIAS - Skip and Inter bin bias for inter mode decision or inter vs. intra mode decision.
 ***************************************************************************/
/* VICE_FME_0_0 :: BIN_BIAS :: reserved0 [31:16] */
#define BCHP_VICE_FME_0_0_BIN_BIAS_reserved0_MASK                  0xffff0000
#define BCHP_VICE_FME_0_0_BIN_BIAS_reserved0_SHIFT                 16

/* VICE_FME_0_0 :: BIN_BIAS :: INTER [15:08] */
#define BCHP_VICE_FME_0_0_BIN_BIAS_INTER_MASK                      0x0000ff00
#define BCHP_VICE_FME_0_0_BIN_BIAS_INTER_SHIFT                     8
#define BCHP_VICE_FME_0_0_BIN_BIAS_INTER_DEFAULT                   0x00000000

/* VICE_FME_0_0 :: BIN_BIAS :: SKIP [07:00] */
#define BCHP_VICE_FME_0_0_BIN_BIAS_SKIP_MASK                       0x000000ff
#define BCHP_VICE_FME_0_0_BIN_BIAS_SKIP_SHIFT                      0
#define BCHP_VICE_FME_0_0_BIN_BIAS_SKIP_DEFAULT                    0x00000000

/***************************************************************************
 *MV_COST_OVERHEAD_BIN - CU/Partition based overhead bins for FMV MV cost evaluation
 ***************************************************************************/
/* VICE_FME_0_0 :: MV_COST_OVERHEAD_BIN :: reserved0 [31:24] */
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_reserved0_MASK      0xff000000
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_reserved0_SHIFT     24

/* VICE_FME_0_0 :: MV_COST_OVERHEAD_BIN :: FMV_PART_CU8 [23:20] */
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_PART_CU8_MASK   0x00f00000
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_PART_CU8_SHIFT  20
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_PART_CU8_DEFAULT 0x00000003

/* VICE_FME_0_0 :: MV_COST_OVERHEAD_BIN :: FMV_PART_CU16 [19:16] */
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_PART_CU16_MASK  0x000f0000
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_PART_CU16_SHIFT 16
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_PART_CU16_DEFAULT 0x00000003

/* VICE_FME_0_0 :: MV_COST_OVERHEAD_BIN :: FMV_CU8_BI2N [15:12] */
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_CU8_BI2N_MASK   0x0000f000
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_CU8_BI2N_SHIFT  12
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_CU8_BI2N_DEFAULT 0x00000003

/* VICE_FME_0_0 :: MV_COST_OVERHEAD_BIN :: FMV_CU8_UNIN [11:08] */
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_CU8_UNIN_MASK   0x00000f00
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_CU8_UNIN_SHIFT  8
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_CU8_UNIN_DEFAULT 0x00000003

/* VICE_FME_0_0 :: MV_COST_OVERHEAD_BIN :: FMV_CU16_BI2N [07:04] */
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_CU16_BI2N_MASK  0x000000f0
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_CU16_BI2N_SHIFT 4
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_CU16_BI2N_DEFAULT 0x00000003

/* VICE_FME_0_0 :: MV_COST_OVERHEAD_BIN :: FMV_CU16_UNIN [03:00] */
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_CU16_UNIN_MASK  0x0000000f
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_CU16_UNIN_SHIFT 0
#define BCHP_VICE_FME_0_0_MV_COST_OVERHEAD_BIN_FMV_CU16_UNIN_DEFAULT 0x00000003

/***************************************************************************
 *RDO_QUANT_OFFSET - Quantization offset for FME RDO.
 ***************************************************************************/
/* VICE_FME_0_0 :: RDO_QUANT_OFFSET :: reserved0 [31:08] */
#define BCHP_VICE_FME_0_0_RDO_QUANT_OFFSET_reserved0_MASK          0xffffff00
#define BCHP_VICE_FME_0_0_RDO_QUANT_OFFSET_reserved0_SHIFT         8

/* VICE_FME_0_0 :: RDO_QUANT_OFFSET :: VALUE [07:00] */
#define BCHP_VICE_FME_0_0_RDO_QUANT_OFFSET_VALUE_MASK              0x000000ff
#define BCHP_VICE_FME_0_0_RDO_QUANT_OFFSET_VALUE_SHIFT             0
#define BCHP_VICE_FME_0_0_RDO_QUANT_OFFSET_VALUE_DEFAULT           0x00000055

/***************************************************************************
 *RANDOM_TEST_MODE - Random test mode control
 ***************************************************************************/
/* VICE_FME_0_0 :: RANDOM_TEST_MODE :: reserved0 [31:01] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MODE_reserved0_MASK          0xfffffffe
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MODE_reserved0_SHIFT         1

/* VICE_FME_0_0 :: RANDOM_TEST_MODE :: RANDOM_ENABLE [00:00] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MODE_RANDOM_ENABLE_MASK      0x00000001
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MODE_RANDOM_ENABLE_SHIFT     0
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MODE_RANDOM_ENABLE_DEFAULT   0x00000000
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MODE_RANDOM_ENABLE_DISABLE   0
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MODE_RANDOM_ENABLE_ENABLE    1

/***************************************************************************
 *RANDOM_TEST_SEED - Random test random number generator seed
 ***************************************************************************/
/* VICE_FME_0_0 :: RANDOM_TEST_SEED :: VALUE [31:00] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_SEED_VALUE_MASK              0xffffffff
#define BCHP_VICE_FME_0_0_RANDOM_TEST_SEED_VALUE_SHIFT             0
#define BCHP_VICE_FME_0_0_RANDOM_TEST_SEED_VALUE_DEFAULT           0x00000000

/***************************************************************************
 *RANDOM_TEST_MV_BITS - Random test number of bits for motion vector
 ***************************************************************************/
/* VICE_FME_0_0 :: RANDOM_TEST_MV_BITS :: reserved0 [31:16] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_reserved0_MASK       0xffff0000
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_reserved0_SHIFT      16

/* VICE_FME_0_0 :: RANDOM_TEST_MV_BITS :: L0_X [15:12] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_L0_X_MASK            0x0000f000
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_L0_X_SHIFT           12
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_L0_X_DEFAULT         0x0000000b

/* VICE_FME_0_0 :: RANDOM_TEST_MV_BITS :: L0_Y [11:08] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_L0_Y_MASK            0x00000f00
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_L0_Y_SHIFT           8
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_L0_Y_DEFAULT         0x0000000a

/* VICE_FME_0_0 :: RANDOM_TEST_MV_BITS :: L1_X [07:04] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_L1_X_MASK            0x000000f0
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_L1_X_SHIFT           4
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_L1_X_DEFAULT         0x0000000b

/* VICE_FME_0_0 :: RANDOM_TEST_MV_BITS :: L1_Y [03:00] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_L1_Y_MASK            0x0000000f
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_L1_Y_SHIFT           0
#define BCHP_VICE_FME_0_0_RANDOM_TEST_MV_BITS_L1_Y_DEFAULT         0x0000000a

/***************************************************************************
 *RANDOM_TEST_CU_COST_BITS - Random test number of bits for CU cost
 ***************************************************************************/
/* VICE_FME_0_0 :: RANDOM_TEST_CU_COST_BITS :: reserved0 [31:29] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_reserved0_MASK  0xe0000000
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_reserved0_SHIFT 29

/* VICE_FME_0_0 :: RANDOM_TEST_CU_COST_BITS :: CU64 [28:24] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_CU64_MASK       0x1f000000
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_CU64_SHIFT      24
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_CU64_DEFAULT    0x0000001e

/* VICE_FME_0_0 :: RANDOM_TEST_CU_COST_BITS :: reserved1 [23:21] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_reserved1_MASK  0x00e00000
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_reserved1_SHIFT 21

/* VICE_FME_0_0 :: RANDOM_TEST_CU_COST_BITS :: CU32 [20:16] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_CU32_MASK       0x001f0000
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_CU32_SHIFT      16
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_CU32_DEFAULT    0x0000001e

/* VICE_FME_0_0 :: RANDOM_TEST_CU_COST_BITS :: reserved2 [15:13] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_reserved2_MASK  0x0000e000
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_reserved2_SHIFT 13

/* VICE_FME_0_0 :: RANDOM_TEST_CU_COST_BITS :: CU16 [12:08] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_CU16_MASK       0x00001f00
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_CU16_SHIFT      8
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_CU16_DEFAULT    0x0000001e

/* VICE_FME_0_0 :: RANDOM_TEST_CU_COST_BITS :: reserved3 [07:05] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_reserved3_MASK  0x000000e0
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_reserved3_SHIFT 5

/* VICE_FME_0_0 :: RANDOM_TEST_CU_COST_BITS :: CU8 [04:00] */
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_CU8_MASK        0x0000001f
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_CU8_SHIFT       0
#define BCHP_VICE_FME_0_0_RANDOM_TEST_CU_COST_BITS_CU8_DEFAULT     0x0000001e

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE_FME_0_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE_FME_0_0_SCRATCH_VALUE_MASK                       0xffffffff
#define BCHP_VICE_FME_0_0_SCRATCH_VALUE_SHIFT                      0
#define BCHP_VICE_FME_0_0_SCRATCH_VALUE_DEFAULT                    0x00000000

/***************************************************************************
 *FME_DEBUG_SEL - FME debug information select register
 ***************************************************************************/
/* VICE_FME_0_0 :: FME_DEBUG_SEL :: reserved0 [31:08] */
#define BCHP_VICE_FME_0_0_FME_DEBUG_SEL_reserved0_MASK             0xffffff00
#define BCHP_VICE_FME_0_0_FME_DEBUG_SEL_reserved0_SHIFT            8

/* VICE_FME_0_0 :: FME_DEBUG_SEL :: MUX_SEL [07:00] */
#define BCHP_VICE_FME_0_0_FME_DEBUG_SEL_MUX_SEL_MASK               0x000000ff
#define BCHP_VICE_FME_0_0_FME_DEBUG_SEL_MUX_SEL_SHIFT              0
#define BCHP_VICE_FME_0_0_FME_DEBUG_SEL_MUX_SEL_DEFAULT            0x00000000

/***************************************************************************
 *ERR_STATUS_ENABLE - FME error status enable register
 ***************************************************************************/
/* VICE_FME_0_0 :: ERR_STATUS_ENABLE :: ERR_STATUS_ENABLE [31:00] */
#define BCHP_VICE_FME_0_0_ERR_STATUS_ENABLE_ERR_STATUS_ENABLE_MASK 0xffffffff
#define BCHP_VICE_FME_0_0_ERR_STATUS_ENABLE_ERR_STATUS_ENABLE_SHIFT 0
#define BCHP_VICE_FME_0_0_ERR_STATUS_ENABLE_ERR_STATUS_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *ERR_STATUS_CLR - FME error status clear register
 ***************************************************************************/
/* VICE_FME_0_0 :: ERR_STATUS_CLR :: ERR_STATUS_CLR [31:00] */
#define BCHP_VICE_FME_0_0_ERR_STATUS_CLR_ERR_STATUS_CLR_MASK       0xffffffff
#define BCHP_VICE_FME_0_0_ERR_STATUS_CLR_ERR_STATUS_CLR_SHIFT      0
#define BCHP_VICE_FME_0_0_ERR_STATUS_CLR_ERR_STATUS_CLR_DEFAULT    0x00000000

/***************************************************************************
 *REG_STATUS - FME shadow register status
 ***************************************************************************/
/* VICE_FME_0_0 :: REG_STATUS :: reserved0 [31:01] */
#define BCHP_VICE_FME_0_0_REG_STATUS_reserved0_MASK                0xfffffffe
#define BCHP_VICE_FME_0_0_REG_STATUS_reserved0_SHIFT               1

/* VICE_FME_0_0 :: REG_STATUS :: SHADOW_REGS [00:00] */
#define BCHP_VICE_FME_0_0_REG_STATUS_SHADOW_REGS_MASK              0x00000001
#define BCHP_VICE_FME_0_0_REG_STATUS_SHADOW_REGS_SHIFT             0
#define BCHP_VICE_FME_0_0_REG_STATUS_SHADOW_REGS_DEFAULT           0x00000001
#define BCHP_VICE_FME_0_0_REG_STATUS_SHADOW_REGS_WAIT              0
#define BCHP_VICE_FME_0_0_REG_STATUS_SHADOW_REGS_AVAILABLE         1

/***************************************************************************
 *STATUS - FME core status
 ***************************************************************************/
/* VICE_FME_0_0 :: STATUS :: reserved0 [31:01] */
#define BCHP_VICE_FME_0_0_STATUS_reserved0_MASK                    0xfffffffe
#define BCHP_VICE_FME_0_0_STATUS_reserved0_SHIFT                   1

/* VICE_FME_0_0 :: STATUS :: FME_STATUS [00:00] */
#define BCHP_VICE_FME_0_0_STATUS_FME_STATUS_MASK                   0x00000001
#define BCHP_VICE_FME_0_0_STATUS_FME_STATUS_SHIFT                  0
#define BCHP_VICE_FME_0_0_STATUS_FME_STATUS_DEFAULT                0x00000000
#define BCHP_VICE_FME_0_0_STATUS_FME_STATUS_IDLE                   0
#define BCHP_VICE_FME_0_0_STATUS_FME_STATUS_BUSY                   1

/***************************************************************************
 *DINO_DEBUG_MC - DINO debug register (FME to MC)
 ***************************************************************************/
/* VICE_FME_0_0 :: DINO_DEBUG_MC :: reserved0 [31:16] */
#define BCHP_VICE_FME_0_0_DINO_DEBUG_MC_reserved0_MASK             0xffff0000
#define BCHP_VICE_FME_0_0_DINO_DEBUG_MC_reserved0_SHIFT            16

/* VICE_FME_0_0 :: DINO_DEBUG_MC :: CTU_MBCNT_X [15:08] */
#define BCHP_VICE_FME_0_0_DINO_DEBUG_MC_CTU_MBCNT_X_MASK           0x0000ff00
#define BCHP_VICE_FME_0_0_DINO_DEBUG_MC_CTU_MBCNT_X_SHIFT          8
#define BCHP_VICE_FME_0_0_DINO_DEBUG_MC_CTU_MBCNT_X_DEFAULT        0x00000000

/* VICE_FME_0_0 :: DINO_DEBUG_MC :: CTU_MBCNT_Y [07:00] */
#define BCHP_VICE_FME_0_0_DINO_DEBUG_MC_CTU_MBCNT_Y_MASK           0x000000ff
#define BCHP_VICE_FME_0_0_DINO_DEBUG_MC_CTU_MBCNT_Y_SHIFT          0
#define BCHP_VICE_FME_0_0_DINO_DEBUG_MC_CTU_MBCNT_Y_DEFAULT        0x00000000

/***************************************************************************
 *DINO_DEBUG_IMD - DINO debug register (IMD to FME)
 ***************************************************************************/
/* VICE_FME_0_0 :: DINO_DEBUG_IMD :: reserved0 [31:16] */
#define BCHP_VICE_FME_0_0_DINO_DEBUG_IMD_reserved0_MASK            0xffff0000
#define BCHP_VICE_FME_0_0_DINO_DEBUG_IMD_reserved0_SHIFT           16

/* VICE_FME_0_0 :: DINO_DEBUG_IMD :: CTU_MBCNT_X [15:08] */
#define BCHP_VICE_FME_0_0_DINO_DEBUG_IMD_CTU_MBCNT_X_MASK          0x0000ff00
#define BCHP_VICE_FME_0_0_DINO_DEBUG_IMD_CTU_MBCNT_X_SHIFT         8
#define BCHP_VICE_FME_0_0_DINO_DEBUG_IMD_CTU_MBCNT_X_DEFAULT       0x00000000

/* VICE_FME_0_0 :: DINO_DEBUG_IMD :: CTU_MBCNT_Y [07:00] */
#define BCHP_VICE_FME_0_0_DINO_DEBUG_IMD_CTU_MBCNT_Y_MASK          0x000000ff
#define BCHP_VICE_FME_0_0_DINO_DEBUG_IMD_CTU_MBCNT_Y_SHIFT         0
#define BCHP_VICE_FME_0_0_DINO_DEBUG_IMD_CTU_MBCNT_Y_DEFAULT       0x00000000

/***************************************************************************
 *DEBUG_INFO_0 - FME debug information data register 0
 ***************************************************************************/
/* VICE_FME_0_0 :: DEBUG_INFO_0 :: DEBUG_INFO [31:00] */
#define BCHP_VICE_FME_0_0_DEBUG_INFO_0_DEBUG_INFO_MASK             0xffffffff
#define BCHP_VICE_FME_0_0_DEBUG_INFO_0_DEBUG_INFO_SHIFT            0

/***************************************************************************
 *DEBUG_INFO_1 - FME debug information data register 1
 ***************************************************************************/
/* VICE_FME_0_0 :: DEBUG_INFO_1 :: DEBUG_INFO [31:00] */
#define BCHP_VICE_FME_0_0_DEBUG_INFO_1_DEBUG_INFO_MASK             0xffffffff
#define BCHP_VICE_FME_0_0_DEBUG_INFO_1_DEBUG_INFO_SHIFT            0

/***************************************************************************
 *DEBUG_INFO_2 - FME debug information data register 2
 ***************************************************************************/
/* VICE_FME_0_0 :: DEBUG_INFO_2 :: DEBUG_INFO [31:00] */
#define BCHP_VICE_FME_0_0_DEBUG_INFO_2_DEBUG_INFO_MASK             0xffffffff
#define BCHP_VICE_FME_0_0_DEBUG_INFO_2_DEBUG_INFO_SHIFT            0

/***************************************************************************
 *DEBUG_INFO_3 - FME debug information data register 3
 ***************************************************************************/
/* VICE_FME_0_0 :: DEBUG_INFO_3 :: DEBUG_INFO [31:00] */
#define BCHP_VICE_FME_0_0_DEBUG_INFO_3_DEBUG_INFO_MASK             0xffffffff
#define BCHP_VICE_FME_0_0_DEBUG_INFO_3_DEBUG_INFO_SHIFT            0

/***************************************************************************
 *ERR_STATUS - FME error status register
 ***************************************************************************/
/* VICE_FME_0_0 :: ERR_STATUS :: ERR_STATUS [31:00] */
#define BCHP_VICE_FME_0_0_ERR_STATUS_ERR_STATUS_MASK               0xffffffff
#define BCHP_VICE_FME_0_0_ERR_STATUS_ERR_STATUS_SHIFT              0
#define BCHP_VICE_FME_0_0_ERR_STATUS_ERR_STATUS_DEFAULT            0x00000000

#endif /* #ifndef BCHP_VICE_FME_0_0_H__ */

/* End of File */
