 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SET
Version: T-2022.03
Date   : Wed Jul 17 15:08:14 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: y_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: candidate_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SET                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  y_reg_2_/CK (DFFRX2)                     0.00       0.50 r
  y_reg_2_/QN (DFFRX2)                     0.93       1.43 r
  U420/Y (NAND2X1)                         0.36       1.79 f
  U414/Y (INVX1)                           0.35       2.14 r
  U409/Y (OAI22X1)                         0.38       2.51 f
  U376/Y (OAI222X1)                        0.71       3.23 r
  U633/Y (AOI2BB2X1)                       0.42       3.64 f
  U442/Y (OAI2BB2X1)                       0.44       4.08 f
  U342/Y (INVX1)                           0.43       4.52 r
  U643/Y (NOR2X1)                          0.19       4.71 f
  U644/Y (AOI211X4)                        0.47       5.18 r
  U396/Y (OAI2BB2X1)                       0.23       5.42 r
  U660/Y (NOR2BX1)                         0.44       5.85 r
  U433/Y (NOR2X1)                          0.22       6.08 f
  U432/Y (OAI2BB2X2)                       0.31       6.39 r
  U661/Y (AOI222X1)                        0.27       6.66 f
  U460/Y (OAI2BB2X1)                       0.46       7.12 r
  U391/Y (AOI222X1)                        0.33       7.45 f
  U462/Y (OAI21X2)                         0.41       7.86 r
  U338/Y (OAI21XL)                         0.26       8.12 f
  U339/Y (OAI2BB1X1)                       0.33       8.45 f
  U682/Y (AOI21X4)                         0.24       8.69 r
  U428/Y (INVX8)                           0.17       8.85 f
  U404/Y (NOR2XL)                          0.63       9.49 r
  U550/Y (OAI21XL)                         0.29       9.78 f
  U690/Y (OAI31XL)                         0.32      10.09 r
  candidate_reg_4_/D (DFFRX1)              0.00      10.09 r
  data arrival time                                  10.09

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  candidate_reg_4_/CK (DFFRX1)             0.00      10.40 r
  library setup time                      -0.30      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                 -10.09
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
