
STM32F4-Romi-V0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c54  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e50  08008de0  08008de0  00018de0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c30  08009c30  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009c30  08009c30  00019c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c38  08009c38  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c38  08009c38  00019c38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c3c  08009c3c  00019c3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009c40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000083c  200001e4  08009e24  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a20  08009e24  00020a20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017aea  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002ea8  00000000  00000000  00037cfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015c0  00000000  00000000  0003aba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001478  00000000  00000000  0003c168  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022bba  00000000  00000000  0003d5e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010b20  00000000  00000000  0006019a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cd3c2  00000000  00000000  00070cba  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013e07c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a1c  00000000  00000000  0013e0f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e4 	.word	0x200001e4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008dc4 	.word	0x08008dc4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e8 	.word	0x200001e8
 80001c4:	08008dc4 	.word	0x08008dc4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b972 	b.w	8000dfc <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	9e08      	ldr	r6, [sp, #32]
 8000b36:	4604      	mov	r4, r0
 8000b38:	4688      	mov	r8, r1
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0803 	orr.w	r8, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	0c23      	lsrs	r3, r4, #16
 8000b64:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b68:	fa1f fc85 	uxth.w	ip, r5
 8000b6c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b70:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b74:	fb07 f10c 	mul.w	r1, r7, ip
 8000b78:	4299      	cmp	r1, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b82:	f080 811b 	bcs.w	8000dbc <__udivmoddi4+0x28c>
 8000b86:	4299      	cmp	r1, r3
 8000b88:	f240 8118 	bls.w	8000dbc <__udivmoddi4+0x28c>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	1a5b      	subs	r3, r3, r1
 8000b92:	b2a4      	uxth	r4, r4
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba0:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba4:	45a4      	cmp	ip, r4
 8000ba6:	d909      	bls.n	8000bbc <__udivmoddi4+0x8c>
 8000ba8:	192c      	adds	r4, r5, r4
 8000baa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bae:	f080 8107 	bcs.w	8000dc0 <__udivmoddi4+0x290>
 8000bb2:	45a4      	cmp	ip, r4
 8000bb4:	f240 8104 	bls.w	8000dc0 <__udivmoddi4+0x290>
 8000bb8:	3802      	subs	r0, #2
 8000bba:	442c      	add	r4, r5
 8000bbc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc0:	eba4 040c 	sub.w	r4, r4, ip
 8000bc4:	2700      	movs	r7, #0
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	40d4      	lsrs	r4, r2
 8000bca:	2300      	movs	r3, #0
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80eb 	beq.w	8000db6 <__udivmoddi4+0x286>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d147      	bne.n	8000c86 <__udivmoddi4+0x156>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fa 	bhi.w	8000df4 <__udivmoddi4+0x2c4>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	4698      	mov	r8, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4800 	strd	r4, r8, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	1b49      	subs	r1, r1, r5
 8000c24:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c28:	fa1f f885 	uxth.w	r8, r5
 8000c2c:	2701      	movs	r7, #1
 8000c2e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c32:	0c23      	lsrs	r3, r4, #16
 8000c34:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3c:	fb08 f10c 	mul.w	r1, r8, ip
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d907      	bls.n	8000c54 <__udivmoddi4+0x124>
 8000c44:	18eb      	adds	r3, r5, r3
 8000c46:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c4a:	d202      	bcs.n	8000c52 <__udivmoddi4+0x122>
 8000c4c:	4299      	cmp	r1, r3
 8000c4e:	f200 80cd 	bhi.w	8000dec <__udivmoddi4+0x2bc>
 8000c52:	4684      	mov	ip, r0
 8000c54:	1a59      	subs	r1, r3, r1
 8000c56:	b2a3      	uxth	r3, r4
 8000c58:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c5c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c60:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c64:	fb08 f800 	mul.w	r8, r8, r0
 8000c68:	45a0      	cmp	r8, r4
 8000c6a:	d907      	bls.n	8000c7c <__udivmoddi4+0x14c>
 8000c6c:	192c      	adds	r4, r5, r4
 8000c6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c72:	d202      	bcs.n	8000c7a <__udivmoddi4+0x14a>
 8000c74:	45a0      	cmp	r8, r4
 8000c76:	f200 80b6 	bhi.w	8000de6 <__udivmoddi4+0x2b6>
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	eba4 0408 	sub.w	r4, r4, r8
 8000c80:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c84:	e79f      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c86:	f1c7 0c20 	rsb	ip, r7, #32
 8000c8a:	40bb      	lsls	r3, r7
 8000c8c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c90:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c94:	fa01 f407 	lsl.w	r4, r1, r7
 8000c98:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c9c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ca0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ca4:	4325      	orrs	r5, r4
 8000ca6:	fbb3 f9f8 	udiv	r9, r3, r8
 8000caa:	0c2c      	lsrs	r4, r5, #16
 8000cac:	fb08 3319 	mls	r3, r8, r9, r3
 8000cb0:	fa1f fa8e 	uxth.w	sl, lr
 8000cb4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cb8:	fb09 f40a 	mul.w	r4, r9, sl
 8000cbc:	429c      	cmp	r4, r3
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f107 	lsl.w	r1, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1e 0303 	adds.w	r3, lr, r3
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8087 	bcs.w	8000de2 <__udivmoddi4+0x2b2>
 8000cd4:	429c      	cmp	r4, r3
 8000cd6:	f240 8084 	bls.w	8000de2 <__udivmoddi4+0x2b2>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4473      	add	r3, lr
 8000ce0:	1b1b      	subs	r3, r3, r4
 8000ce2:	b2ad      	uxth	r5, r5
 8000ce4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce8:	fb08 3310 	mls	r3, r8, r0, r3
 8000cec:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cf0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cf4:	45a2      	cmp	sl, r4
 8000cf6:	d908      	bls.n	8000d0a <__udivmoddi4+0x1da>
 8000cf8:	eb1e 0404 	adds.w	r4, lr, r4
 8000cfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d00:	d26b      	bcs.n	8000dda <__udivmoddi4+0x2aa>
 8000d02:	45a2      	cmp	sl, r4
 8000d04:	d969      	bls.n	8000dda <__udivmoddi4+0x2aa>
 8000d06:	3802      	subs	r0, #2
 8000d08:	4474      	add	r4, lr
 8000d0a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d12:	eba4 040a 	sub.w	r4, r4, sl
 8000d16:	454c      	cmp	r4, r9
 8000d18:	46c2      	mov	sl, r8
 8000d1a:	464b      	mov	r3, r9
 8000d1c:	d354      	bcc.n	8000dc8 <__udivmoddi4+0x298>
 8000d1e:	d051      	beq.n	8000dc4 <__udivmoddi4+0x294>
 8000d20:	2e00      	cmp	r6, #0
 8000d22:	d069      	beq.n	8000df8 <__udivmoddi4+0x2c8>
 8000d24:	ebb1 050a 	subs.w	r5, r1, sl
 8000d28:	eb64 0403 	sbc.w	r4, r4, r3
 8000d2c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d30:	40fd      	lsrs	r5, r7
 8000d32:	40fc      	lsrs	r4, r7
 8000d34:	ea4c 0505 	orr.w	r5, ip, r5
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	f1c2 0320 	rsb	r3, r2, #32
 8000d44:	fa20 f703 	lsr.w	r7, r0, r3
 8000d48:	4095      	lsls	r5, r2
 8000d4a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4e:	fa21 f303 	lsr.w	r3, r1, r3
 8000d52:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d56:	4338      	orrs	r0, r7
 8000d58:	0c01      	lsrs	r1, r0, #16
 8000d5a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d5e:	fa1f f885 	uxth.w	r8, r5
 8000d62:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d66:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6a:	fb07 f308 	mul.w	r3, r7, r8
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	fa04 f402 	lsl.w	r4, r4, r2
 8000d74:	d907      	bls.n	8000d86 <__udivmoddi4+0x256>
 8000d76:	1869      	adds	r1, r5, r1
 8000d78:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d7c:	d22f      	bcs.n	8000dde <__udivmoddi4+0x2ae>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d92d      	bls.n	8000dde <__udivmoddi4+0x2ae>
 8000d82:	3f02      	subs	r7, #2
 8000d84:	4429      	add	r1, r5
 8000d86:	1acb      	subs	r3, r1, r3
 8000d88:	b281      	uxth	r1, r0
 8000d8a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d92:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d96:	fb00 f308 	mul.w	r3, r0, r8
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da4:	d217      	bcs.n	8000dd6 <__udivmoddi4+0x2a6>
 8000da6:	428b      	cmp	r3, r1
 8000da8:	d915      	bls.n	8000dd6 <__udivmoddi4+0x2a6>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	1ac9      	subs	r1, r1, r3
 8000db0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db4:	e73b      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db6:	4637      	mov	r7, r6
 8000db8:	4630      	mov	r0, r6
 8000dba:	e709      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbc:	4607      	mov	r7, r0
 8000dbe:	e6e7      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	e6fb      	b.n	8000bbc <__udivmoddi4+0x8c>
 8000dc4:	4541      	cmp	r1, r8
 8000dc6:	d2ab      	bcs.n	8000d20 <__udivmoddi4+0x1f0>
 8000dc8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dcc:	eb69 020e 	sbc.w	r2, r9, lr
 8000dd0:	3801      	subs	r0, #1
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	e7a4      	b.n	8000d20 <__udivmoddi4+0x1f0>
 8000dd6:	4660      	mov	r0, ip
 8000dd8:	e7e9      	b.n	8000dae <__udivmoddi4+0x27e>
 8000dda:	4618      	mov	r0, r3
 8000ddc:	e795      	b.n	8000d0a <__udivmoddi4+0x1da>
 8000dde:	4667      	mov	r7, ip
 8000de0:	e7d1      	b.n	8000d86 <__udivmoddi4+0x256>
 8000de2:	4681      	mov	r9, r0
 8000de4:	e77c      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de6:	3802      	subs	r0, #2
 8000de8:	442c      	add	r4, r5
 8000dea:	e747      	b.n	8000c7c <__udivmoddi4+0x14c>
 8000dec:	f1ac 0c02 	sub.w	ip, ip, #2
 8000df0:	442b      	add	r3, r5
 8000df2:	e72f      	b.n	8000c54 <__udivmoddi4+0x124>
 8000df4:	4638      	mov	r0, r7
 8000df6:	e708      	b.n	8000c0a <__udivmoddi4+0xda>
 8000df8:	4637      	mov	r7, r6
 8000dfa:	e6e9      	b.n	8000bd0 <__udivmoddi4+0xa0>

08000dfc <__aeabi_idiv0>:
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop

08000e00 <appMain>:
void checksonar(uint32_t numTicks, float distanceL, float distanceR);
//void updateUART();


// main application loop
void appMain(void){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af02      	add	r7, sp, #8
printf("Power up initiated...\r\n");
 8000e06:	4815      	ldr	r0, [pc, #84]	; (8000e5c <appMain+0x5c>)
 8000e08:	f006 fa60 	bl	80072cc <puts>
printf("All systems nominal..\r\n");
 8000e0c:	4814      	ldr	r0, [pc, #80]	; (8000e60 <appMain+0x60>)
 8000e0e:	f006 fa5d 	bl	80072cc <puts>

//Initialize OLED
SSD1306_Init();
 8000e12:	f000 fed9 	bl	8001bc8 <SSD1306_Init>
SSD1306_Clear();
 8000e16:	f001 f8fc 	bl	8002012 <SSD1306_Clear>
SSD1306_DrawBitmap(0, 0, ologic, 128, 64, 1);
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	9301      	str	r3, [sp, #4]
 8000e1e:	2340      	movs	r3, #64	; 0x40
 8000e20:	9300      	str	r3, [sp, #0]
 8000e22:	2380      	movs	r3, #128	; 0x80
 8000e24:	4a0f      	ldr	r2, [pc, #60]	; (8000e64 <appMain+0x64>)
 8000e26:	2100      	movs	r1, #0
 8000e28:	2000      	movs	r0, #0
 8000e2a:	f000 fe65 	bl	8001af8 <SSD1306_DrawBitmap>
SSD1306_UpdateScreen();
 8000e2e:	f000 ff8f 	bl	8001d50 <SSD1306_UpdateScreen>
HAL_Delay(2000);
 8000e32:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000e36:	f001 ff2b 	bl	8002c90 <HAL_Delay>
SSD1306_Clear();
 8000e3a:	f001 f8ea 	bl	8002012 <SSD1306_Clear>
SSD1306_GotoXY(30, 0);
 8000e3e:	2100      	movs	r1, #0
 8000e40:	201e      	movs	r0, #30
 8000e42:	f001 f82b 	bl	8001e9c <SSD1306_GotoXY>
SSD1306_Puts("STM32-ROMI", &Font_7x10, 1);
 8000e46:	2201      	movs	r2, #1
 8000e48:	4907      	ldr	r1, [pc, #28]	; (8000e68 <appMain+0x68>)
 8000e4a:	4808      	ldr	r0, [pc, #32]	; (8000e6c <appMain+0x6c>)
 8000e4c:	f001 f8bc 	bl	8001fc8 <SSD1306_Puts>
SSD1306_UpdateScreen();
 8000e50:	f000 ff7e 	bl	8001d50 <SSD1306_UpdateScreen>
HAL_Delay(100);
 8000e54:	2064      	movs	r0, #100	; 0x64
 8000e56:	f001 ff1b 	bl	8002c90 <HAL_Delay>

	//Main program to loop forever
	while(1){
 8000e5a:	e7fe      	b.n	8000e5a <appMain+0x5a>
 8000e5c:	08008de0 	.word	0x08008de0
 8000e60:	08008df8 	.word	0x08008df8
 8000e64:	08008e1c 	.word	0x08008e1c
 8000e68:	20000000 	.word	0x20000000
 8000e6c:	08008e10 	.word	0x08008e10

08000e70 <HAL_TIM_PeriodElapsedCallback>:
}


/* This function uses interrupts to toggle Blinky*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim6)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
	 HAL_GPIO_TogglePin(Blinky_GPIO_Port, Blinky_Pin);
 8000e78:	2120      	movs	r1, #32
 8000e7a:	4803      	ldr	r0, [pc, #12]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x18>)
 8000e7c:	f002 fe19 	bl	8003ab2 <HAL_GPIO_TogglePin>
}
 8000e80:	bf00      	nop
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40020000 	.word	0x40020000

08000e8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e90:	f001 fe8c 	bl	8002bac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e94:	f000 f82a 	bl	8000eec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e98:	f000 fccc 	bl	8001834 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e9c:	f000 f9d2 	bl	8001244 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000ea0:	f000 fa2c 	bl	80012fc <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000ea4:	f000 fc72 	bl	800178c <MX_USART2_UART_Init>
  MX_DAC_Init();
 8000ea8:	f000 f910 	bl	80010cc <MX_DAC_Init>
  MX_I2C1_Init();
 8000eac:	f000 f938 	bl	8001120 <MX_I2C1_Init>
  MX_I2C3_Init();
 8000eb0:	f000 f964 	bl	800117c <MX_I2C3_Init>
  MX_SPI1_Init();
 8000eb4:	f000 f990 	bl	80011d8 <MX_SPI1_Init>
  MX_TIM4_Init();
 8000eb8:	f000 fa7e 	bl	80013b8 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000ebc:	f000 faf2 	bl	80014a4 <MX_TIM5_Init>
  MX_ADC1_Init();
 8000ec0:	f000 f87e 	bl	8000fc0 <MX_ADC1_Init>
  MX_TIM6_Init();
 8000ec4:	f000 fb64 	bl	8001590 <MX_TIM6_Init>
  MX_TIM9_Init();
 8000ec8:	f000 fb98 	bl	80015fc <MX_TIM9_Init>
  MX_TIM12_Init();
 8000ecc:	f000 fc1a 	bl	8001704 <MX_TIM12_Init>
  MX_TIM11_Init();
 8000ed0:	f000 fbcc 	bl	800166c <MX_TIM11_Init>
  MX_USART3_UART_Init();
 8000ed4:	f000 fc84 	bl	80017e0 <MX_USART3_UART_Init>
  MX_CAN1_Init();
 8000ed8:	f000 f8c4 	bl	8001064 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  //Start the timer
  HAL_TIM_Base_Start_IT(&htim6);
 8000edc:	4802      	ldr	r0, [pc, #8]	; (8000ee8 <main+0x5c>)
 8000ede:	f004 f862 	bl	8004fa6 <HAL_TIM_Base_Start_IT>

  appMain(); // will not return from here
 8000ee2:	f7ff ff8d 	bl	8000e00 <appMain>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ee6:	e7fe      	b.n	8000ee6 <main+0x5a>
 8000ee8:	20000858 	.word	0x20000858

08000eec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b094      	sub	sp, #80	; 0x50
 8000ef0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ef2:	f107 0320 	add.w	r3, r7, #32
 8000ef6:	2230      	movs	r2, #48	; 0x30
 8000ef8:	2100      	movs	r1, #0
 8000efa:	4618      	mov	r0, r3
 8000efc:	f005 fe38 	bl	8006b70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f00:	f107 030c 	add.w	r3, r7, #12
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f10:	2300      	movs	r3, #0
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	4b28      	ldr	r3, [pc, #160]	; (8000fb8 <SystemClock_Config+0xcc>)
 8000f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f18:	4a27      	ldr	r2, [pc, #156]	; (8000fb8 <SystemClock_Config+0xcc>)
 8000f1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f1e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f20:	4b25      	ldr	r3, [pc, #148]	; (8000fb8 <SystemClock_Config+0xcc>)
 8000f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	4b22      	ldr	r3, [pc, #136]	; (8000fbc <SystemClock_Config+0xd0>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a21      	ldr	r2, [pc, #132]	; (8000fbc <SystemClock_Config+0xd0>)
 8000f36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f3a:	6013      	str	r3, [r2, #0]
 8000f3c:	4b1f      	ldr	r3, [pc, #124]	; (8000fbc <SystemClock_Config+0xd0>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f44:	607b      	str	r3, [r7, #4]
 8000f46:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f50:	2310      	movs	r3, #16
 8000f52:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f54:	2302      	movs	r3, #2
 8000f56:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f5c:	2308      	movs	r3, #8
 8000f5e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000f60:	2364      	movs	r3, #100	; 0x64
 8000f62:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f64:	2302      	movs	r3, #2
 8000f66:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f68:	2304      	movs	r3, #4
 8000f6a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f6c:	f107 0320 	add.w	r3, r7, #32
 8000f70:	4618      	mov	r0, r3
 8000f72:	f003 fb27 	bl	80045c4 <HAL_RCC_OscConfig>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f7c:	f000 fdb5 	bl	8001aea <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f80:	230f      	movs	r3, #15
 8000f82:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f84:	2302      	movs	r3, #2
 8000f86:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f8c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f96:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000f98:	f107 030c 	add.w	r3, r7, #12
 8000f9c:	2103      	movs	r1, #3
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f003 fd80 	bl	8004aa4 <HAL_RCC_ClockConfig>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000faa:	f000 fd9e 	bl	8001aea <Error_Handler>
  }
}
 8000fae:	bf00      	nop
 8000fb0:	3750      	adds	r7, #80	; 0x50
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40023800 	.word	0x40023800
 8000fbc:	40007000 	.word	0x40007000

08000fc0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fc6:	463b      	mov	r3, r7
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8000fd2:	4b21      	ldr	r3, [pc, #132]	; (8001058 <MX_ADC1_Init+0x98>)
 8000fd4:	4a21      	ldr	r2, [pc, #132]	; (800105c <MX_ADC1_Init+0x9c>)
 8000fd6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000fd8:	4b1f      	ldr	r3, [pc, #124]	; (8001058 <MX_ADC1_Init+0x98>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fde:	4b1e      	ldr	r3, [pc, #120]	; (8001058 <MX_ADC1_Init+0x98>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000fe4:	4b1c      	ldr	r3, [pc, #112]	; (8001058 <MX_ADC1_Init+0x98>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fea:	4b1b      	ldr	r3, [pc, #108]	; (8001058 <MX_ADC1_Init+0x98>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ff0:	4b19      	ldr	r3, [pc, #100]	; (8001058 <MX_ADC1_Init+0x98>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ff8:	4b17      	ldr	r3, [pc, #92]	; (8001058 <MX_ADC1_Init+0x98>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ffe:	4b16      	ldr	r3, [pc, #88]	; (8001058 <MX_ADC1_Init+0x98>)
 8001000:	4a17      	ldr	r2, [pc, #92]	; (8001060 <MX_ADC1_Init+0xa0>)
 8001002:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001004:	4b14      	ldr	r3, [pc, #80]	; (8001058 <MX_ADC1_Init+0x98>)
 8001006:	2200      	movs	r2, #0
 8001008:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800100a:	4b13      	ldr	r3, [pc, #76]	; (8001058 <MX_ADC1_Init+0x98>)
 800100c:	2201      	movs	r2, #1
 800100e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001010:	4b11      	ldr	r3, [pc, #68]	; (8001058 <MX_ADC1_Init+0x98>)
 8001012:	2200      	movs	r2, #0
 8001014:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001018:	4b0f      	ldr	r3, [pc, #60]	; (8001058 <MX_ADC1_Init+0x98>)
 800101a:	2201      	movs	r2, #1
 800101c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800101e:	480e      	ldr	r0, [pc, #56]	; (8001058 <MX_ADC1_Init+0x98>)
 8001020:	f001 fe58 	bl	8002cd4 <HAL_ADC_Init>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800102a:	f000 fd5e 	bl	8001aea <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800102e:	2301      	movs	r3, #1
 8001030:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001032:	2301      	movs	r3, #1
 8001034:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001036:	2300      	movs	r3, #0
 8001038:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800103a:	463b      	mov	r3, r7
 800103c:	4619      	mov	r1, r3
 800103e:	4806      	ldr	r0, [pc, #24]	; (8001058 <MX_ADC1_Init+0x98>)
 8001040:	f001 fe8c 	bl	8002d5c <HAL_ADC_ConfigChannel>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800104a:	f000 fd4e 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	200007bc 	.word	0x200007bc
 800105c:	40012000 	.word	0x40012000
 8001060:	0f000001 	.word	0x0f000001

08001064 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001068:	4b16      	ldr	r3, [pc, #88]	; (80010c4 <MX_CAN1_Init+0x60>)
 800106a:	4a17      	ldr	r2, [pc, #92]	; (80010c8 <MX_CAN1_Init+0x64>)
 800106c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800106e:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <MX_CAN1_Init+0x60>)
 8001070:	2210      	movs	r2, #16
 8001072:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001074:	4b13      	ldr	r3, [pc, #76]	; (80010c4 <MX_CAN1_Init+0x60>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800107a:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <MX_CAN1_Init+0x60>)
 800107c:	2200      	movs	r2, #0
 800107e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001080:	4b10      	ldr	r3, [pc, #64]	; (80010c4 <MX_CAN1_Init+0x60>)
 8001082:	2200      	movs	r2, #0
 8001084:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001086:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <MX_CAN1_Init+0x60>)
 8001088:	2200      	movs	r2, #0
 800108a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800108c:	4b0d      	ldr	r3, [pc, #52]	; (80010c4 <MX_CAN1_Init+0x60>)
 800108e:	2200      	movs	r2, #0
 8001090:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001092:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <MX_CAN1_Init+0x60>)
 8001094:	2200      	movs	r2, #0
 8001096:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001098:	4b0a      	ldr	r3, [pc, #40]	; (80010c4 <MX_CAN1_Init+0x60>)
 800109a:	2200      	movs	r2, #0
 800109c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800109e:	4b09      	ldr	r3, [pc, #36]	; (80010c4 <MX_CAN1_Init+0x60>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80010a4:	4b07      	ldr	r3, [pc, #28]	; (80010c4 <MX_CAN1_Init+0x60>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80010aa:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <MX_CAN1_Init+0x60>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80010b0:	4804      	ldr	r0, [pc, #16]	; (80010c4 <MX_CAN1_Init+0x60>)
 80010b2:	f002 f871 	bl	8003198 <HAL_CAN_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 80010bc:	f000 fd15 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	200009b0 	.word	0x200009b0
 80010c8:	40006400 	.word	0x40006400

080010cc <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80010d2:	463b      	mov	r3, r7
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 80010da:	4b0f      	ldr	r3, [pc, #60]	; (8001118 <MX_DAC_Init+0x4c>)
 80010dc:	4a0f      	ldr	r2, [pc, #60]	; (800111c <MX_DAC_Init+0x50>)
 80010de:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80010e0:	480d      	ldr	r0, [pc, #52]	; (8001118 <MX_DAC_Init+0x4c>)
 80010e2:	f002 fa66 	bl	80035b2 <HAL_DAC_Init>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80010ec:	f000 fcfd 	bl	8001aea <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80010f0:	2300      	movs	r3, #0
 80010f2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80010f4:	2300      	movs	r3, #0
 80010f6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80010f8:	463b      	mov	r3, r7
 80010fa:	2200      	movs	r2, #0
 80010fc:	4619      	mov	r1, r3
 80010fe:	4806      	ldr	r0, [pc, #24]	; (8001118 <MX_DAC_Init+0x4c>)
 8001100:	f002 facd 	bl	800369e <HAL_DAC_ConfigChannel>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800110a:	f000 fcee 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000844 	.word	0x20000844
 800111c:	40007400 	.word	0x40007400

08001120 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001124:	4b12      	ldr	r3, [pc, #72]	; (8001170 <MX_I2C1_Init+0x50>)
 8001126:	4a13      	ldr	r2, [pc, #76]	; (8001174 <MX_I2C1_Init+0x54>)
 8001128:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800112a:	4b11      	ldr	r3, [pc, #68]	; (8001170 <MX_I2C1_Init+0x50>)
 800112c:	4a12      	ldr	r2, [pc, #72]	; (8001178 <MX_I2C1_Init+0x58>)
 800112e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001130:	4b0f      	ldr	r3, [pc, #60]	; (8001170 <MX_I2C1_Init+0x50>)
 8001132:	2200      	movs	r2, #0
 8001134:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001136:	4b0e      	ldr	r3, [pc, #56]	; (8001170 <MX_I2C1_Init+0x50>)
 8001138:	2200      	movs	r2, #0
 800113a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800113c:	4b0c      	ldr	r3, [pc, #48]	; (8001170 <MX_I2C1_Init+0x50>)
 800113e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001142:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001144:	4b0a      	ldr	r3, [pc, #40]	; (8001170 <MX_I2C1_Init+0x50>)
 8001146:	2200      	movs	r2, #0
 8001148:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800114a:	4b09      	ldr	r3, [pc, #36]	; (8001170 <MX_I2C1_Init+0x50>)
 800114c:	2200      	movs	r2, #0
 800114e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001150:	4b07      	ldr	r3, [pc, #28]	; (8001170 <MX_I2C1_Init+0x50>)
 8001152:	2200      	movs	r2, #0
 8001154:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <MX_I2C1_Init+0x50>)
 8001158:	2200      	movs	r2, #0
 800115a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800115c:	4804      	ldr	r0, [pc, #16]	; (8001170 <MX_I2C1_Init+0x50>)
 800115e:	f002 fcc3 	bl	8003ae8 <HAL_I2C_Init>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001168:	f000 fcbf 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800116c:	bf00      	nop
 800116e:	bd80      	pop	{r7, pc}
 8001170:	200006e8 	.word	0x200006e8
 8001174:	40005400 	.word	0x40005400
 8001178:	00061a80 	.word	0x00061a80

0800117c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <MX_I2C3_Init+0x50>)
 8001182:	4a13      	ldr	r2, [pc, #76]	; (80011d0 <MX_I2C3_Init+0x54>)
 8001184:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001186:	4b11      	ldr	r3, [pc, #68]	; (80011cc <MX_I2C3_Init+0x50>)
 8001188:	4a12      	ldr	r2, [pc, #72]	; (80011d4 <MX_I2C3_Init+0x58>)
 800118a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800118c:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <MX_I2C3_Init+0x50>)
 800118e:	2200      	movs	r2, #0
 8001190:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001192:	4b0e      	ldr	r3, [pc, #56]	; (80011cc <MX_I2C3_Init+0x50>)
 8001194:	2200      	movs	r2, #0
 8001196:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001198:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <MX_I2C3_Init+0x50>)
 800119a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800119e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011a0:	4b0a      	ldr	r3, [pc, #40]	; (80011cc <MX_I2C3_Init+0x50>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80011a6:	4b09      	ldr	r3, [pc, #36]	; (80011cc <MX_I2C3_Init+0x50>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011ac:	4b07      	ldr	r3, [pc, #28]	; (80011cc <MX_I2C3_Init+0x50>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011b2:	4b06      	ldr	r3, [pc, #24]	; (80011cc <MX_I2C3_Init+0x50>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80011b8:	4804      	ldr	r0, [pc, #16]	; (80011cc <MX_I2C3_Init+0x50>)
 80011ba:	f002 fc95 	bl	8003ae8 <HAL_I2C_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80011c4:	f000 fc91 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20000614 	.word	0x20000614
 80011d0:	40005c00 	.word	0x40005c00
 80011d4:	000186a0 	.word	0x000186a0

080011d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011dc:	4b17      	ldr	r3, [pc, #92]	; (800123c <MX_SPI1_Init+0x64>)
 80011de:	4a18      	ldr	r2, [pc, #96]	; (8001240 <MX_SPI1_Init+0x68>)
 80011e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011e2:	4b16      	ldr	r3, [pc, #88]	; (800123c <MX_SPI1_Init+0x64>)
 80011e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011ea:	4b14      	ldr	r3, [pc, #80]	; (800123c <MX_SPI1_Init+0x64>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011f0:	4b12      	ldr	r3, [pc, #72]	; (800123c <MX_SPI1_Init+0x64>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011f6:	4b11      	ldr	r3, [pc, #68]	; (800123c <MX_SPI1_Init+0x64>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011fc:	4b0f      	ldr	r3, [pc, #60]	; (800123c <MX_SPI1_Init+0x64>)
 80011fe:	2200      	movs	r2, #0
 8001200:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001202:	4b0e      	ldr	r3, [pc, #56]	; (800123c <MX_SPI1_Init+0x64>)
 8001204:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001208:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800120a:	4b0c      	ldr	r3, [pc, #48]	; (800123c <MX_SPI1_Init+0x64>)
 800120c:	2200      	movs	r2, #0
 800120e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001210:	4b0a      	ldr	r3, [pc, #40]	; (800123c <MX_SPI1_Init+0x64>)
 8001212:	2200      	movs	r2, #0
 8001214:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001216:	4b09      	ldr	r3, [pc, #36]	; (800123c <MX_SPI1_Init+0x64>)
 8001218:	2200      	movs	r2, #0
 800121a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800121c:	4b07      	ldr	r3, [pc, #28]	; (800123c <MX_SPI1_Init+0x64>)
 800121e:	2200      	movs	r2, #0
 8001220:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001222:	4b06      	ldr	r3, [pc, #24]	; (800123c <MX_SPI1_Init+0x64>)
 8001224:	220a      	movs	r2, #10
 8001226:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001228:	4804      	ldr	r0, [pc, #16]	; (800123c <MX_SPI1_Init+0x64>)
 800122a:	f003 fe2d 	bl	8004e88 <HAL_SPI_Init>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001234:	f000 fc59 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}
 800123c:	200008d8 	.word	0x200008d8
 8001240:	40013000 	.word	0x40013000

08001244 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b086      	sub	sp, #24
 8001248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800124a:	f107 0310 	add.w	r3, r7, #16
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001254:	463b      	mov	r3, r7
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	609a      	str	r2, [r3, #8]
 800125e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001260:	4b25      	ldr	r3, [pc, #148]	; (80012f8 <MX_TIM2_Init+0xb4>)
 8001262:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001266:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001268:	4b23      	ldr	r3, [pc, #140]	; (80012f8 <MX_TIM2_Init+0xb4>)
 800126a:	2200      	movs	r2, #0
 800126c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800126e:	4b22      	ldr	r3, [pc, #136]	; (80012f8 <MX_TIM2_Init+0xb4>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8001274:	4b20      	ldr	r3, [pc, #128]	; (80012f8 <MX_TIM2_Init+0xb4>)
 8001276:	2200      	movs	r2, #0
 8001278:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800127a:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <MX_TIM2_Init+0xb4>)
 800127c:	2200      	movs	r2, #0
 800127e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001280:	4b1d      	ldr	r3, [pc, #116]	; (80012f8 <MX_TIM2_Init+0xb4>)
 8001282:	2200      	movs	r2, #0
 8001284:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001286:	481c      	ldr	r0, [pc, #112]	; (80012f8 <MX_TIM2_Init+0xb4>)
 8001288:	f003 fedc 	bl	8005044 <HAL_TIM_IC_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001292:	f000 fc2a 	bl	8001aea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001296:	2300      	movs	r3, #0
 8001298:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800129e:	f107 0310 	add.w	r3, r7, #16
 80012a2:	4619      	mov	r1, r3
 80012a4:	4814      	ldr	r0, [pc, #80]	; (80012f8 <MX_TIM2_Init+0xb4>)
 80012a6:	f004 fe57 	bl	8005f58 <HAL_TIMEx_MasterConfigSynchronization>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80012b0:	f000 fc1b 	bl	8001aea <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80012b4:	2300      	movs	r3, #0
 80012b6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80012b8:	2301      	movs	r3, #1
 80012ba:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80012bc:	2300      	movs	r3, #0
 80012be:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80012c0:	2300      	movs	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80012c4:	463b      	mov	r3, r7
 80012c6:	2208      	movs	r2, #8
 80012c8:	4619      	mov	r1, r3
 80012ca:	480b      	ldr	r0, [pc, #44]	; (80012f8 <MX_TIM2_Init+0xb4>)
 80012cc:	f003 ffed 	bl	80052aa <HAL_TIM_IC_ConfigChannel>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80012d6:	f000 fc08 	bl	8001aea <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80012da:	463b      	mov	r3, r7
 80012dc:	220c      	movs	r2, #12
 80012de:	4619      	mov	r1, r3
 80012e0:	4805      	ldr	r0, [pc, #20]	; (80012f8 <MX_TIM2_Init+0xb4>)
 80012e2:	f003 ffe2 	bl	80052aa <HAL_TIM_IC_ConfigChannel>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 80012ec:	f000 fbfd 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012f0:	bf00      	nop
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000930 	.word	0x20000930

080012fc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001302:	f107 0310 	add.w	r3, r7, #16
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800130c:	463b      	mov	r3, r7
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001318:	4b25      	ldr	r3, [pc, #148]	; (80013b0 <MX_TIM3_Init+0xb4>)
 800131a:	4a26      	ldr	r2, [pc, #152]	; (80013b4 <MX_TIM3_Init+0xb8>)
 800131c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800131e:	4b24      	ldr	r3, [pc, #144]	; (80013b0 <MX_TIM3_Init+0xb4>)
 8001320:	2200      	movs	r2, #0
 8001322:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001324:	4b22      	ldr	r3, [pc, #136]	; (80013b0 <MX_TIM3_Init+0xb4>)
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 800132a:	4b21      	ldr	r3, [pc, #132]	; (80013b0 <MX_TIM3_Init+0xb4>)
 800132c:	2200      	movs	r2, #0
 800132e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001330:	4b1f      	ldr	r3, [pc, #124]	; (80013b0 <MX_TIM3_Init+0xb4>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001336:	4b1e      	ldr	r3, [pc, #120]	; (80013b0 <MX_TIM3_Init+0xb4>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800133c:	481c      	ldr	r0, [pc, #112]	; (80013b0 <MX_TIM3_Init+0xb4>)
 800133e:	f003 fe81 	bl	8005044 <HAL_TIM_IC_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001348:	f000 fbcf 	bl	8001aea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134c:	2300      	movs	r3, #0
 800134e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001354:	f107 0310 	add.w	r3, r7, #16
 8001358:	4619      	mov	r1, r3
 800135a:	4815      	ldr	r0, [pc, #84]	; (80013b0 <MX_TIM3_Init+0xb4>)
 800135c:	f004 fdfc 	bl	8005f58 <HAL_TIMEx_MasterConfigSynchronization>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001366:	f000 fbc0 	bl	8001aea <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800136a:	2300      	movs	r3, #0
 800136c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800136e:	2301      	movs	r3, #1
 8001370:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001372:	2300      	movs	r3, #0
 8001374:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800137a:	463b      	mov	r3, r7
 800137c:	2208      	movs	r2, #8
 800137e:	4619      	mov	r1, r3
 8001380:	480b      	ldr	r0, [pc, #44]	; (80013b0 <MX_TIM3_Init+0xb4>)
 8001382:	f003 ff92 	bl	80052aa <HAL_TIM_IC_ConfigChannel>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800138c:	f000 fbad 	bl	8001aea <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001390:	463b      	mov	r3, r7
 8001392:	220c      	movs	r2, #12
 8001394:	4619      	mov	r1, r3
 8001396:	4806      	ldr	r0, [pc, #24]	; (80013b0 <MX_TIM3_Init+0xb4>)
 8001398:	f003 ff87 	bl	80052aa <HAL_TIM_IC_ConfigChannel>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80013a2:	f000 fba2 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	3718      	adds	r7, #24
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000077c 	.word	0x2000077c
 80013b4:	40000400 	.word	0x40000400

080013b8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08e      	sub	sp, #56	; 0x38
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013cc:	f107 0320 	add.w	r3, r7, #32
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013d6:	1d3b      	adds	r3, r7, #4
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]
 80013e4:	615a      	str	r2, [r3, #20]
 80013e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80013e8:	4b2c      	ldr	r3, [pc, #176]	; (800149c <MX_TIM4_Init+0xe4>)
 80013ea:	4a2d      	ldr	r2, [pc, #180]	; (80014a0 <MX_TIM4_Init+0xe8>)
 80013ec:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80013ee:	4b2b      	ldr	r3, [pc, #172]	; (800149c <MX_TIM4_Init+0xe4>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f4:	4b29      	ldr	r3, [pc, #164]	; (800149c <MX_TIM4_Init+0xe4>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 80013fa:	4b28      	ldr	r3, [pc, #160]	; (800149c <MX_TIM4_Init+0xe4>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001400:	4b26      	ldr	r3, [pc, #152]	; (800149c <MX_TIM4_Init+0xe4>)
 8001402:	2200      	movs	r2, #0
 8001404:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001406:	4b25      	ldr	r3, [pc, #148]	; (800149c <MX_TIM4_Init+0xe4>)
 8001408:	2200      	movs	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800140c:	4823      	ldr	r0, [pc, #140]	; (800149c <MX_TIM4_Init+0xe4>)
 800140e:	f003 fd9f 	bl	8004f50 <HAL_TIM_Base_Init>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8001418:	f000 fb67 	bl	8001aea <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800141c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001420:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001422:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001426:	4619      	mov	r1, r3
 8001428:	481c      	ldr	r0, [pc, #112]	; (800149c <MX_TIM4_Init+0xe4>)
 800142a:	f004 f8a1 	bl	8005570 <HAL_TIM_ConfigClockSource>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8001434:	f000 fb59 	bl	8001aea <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001438:	4818      	ldr	r0, [pc, #96]	; (800149c <MX_TIM4_Init+0xe4>)
 800143a:	f003 fdd8 	bl	8004fee <HAL_TIM_PWM_Init>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8001444:	f000 fb51 	bl	8001aea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001448:	2300      	movs	r3, #0
 800144a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800144c:	2300      	movs	r3, #0
 800144e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001450:	f107 0320 	add.w	r3, r7, #32
 8001454:	4619      	mov	r1, r3
 8001456:	4811      	ldr	r0, [pc, #68]	; (800149c <MX_TIM4_Init+0xe4>)
 8001458:	f004 fd7e 	bl	8005f58 <HAL_TIMEx_MasterConfigSynchronization>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8001462:	f000 fb42 	bl	8001aea <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001466:	2360      	movs	r3, #96	; 0x60
 8001468:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800146e:	2300      	movs	r3, #0
 8001470:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	2200      	movs	r2, #0
 800147a:	4619      	mov	r1, r3
 800147c:	4807      	ldr	r0, [pc, #28]	; (800149c <MX_TIM4_Init+0xe4>)
 800147e:	f003 ffb1 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8001488:	f000 fb2f 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800148c:	4803      	ldr	r0, [pc, #12]	; (800149c <MX_TIM4_Init+0xe4>)
 800148e:	f001 f967 	bl	8002760 <HAL_TIM_MspPostInit>

}
 8001492:	bf00      	nop
 8001494:	3738      	adds	r7, #56	; 0x38
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000668 	.word	0x20000668
 80014a0:	40000800 	.word	0x40000800

080014a4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08e      	sub	sp, #56	; 0x38
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014b8:	f107 0320 	add.w	r3, r7, #32
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014c2:	1d3b      	adds	r3, r7, #4
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
 80014d0:	615a      	str	r2, [r3, #20]
 80014d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80014d4:	4b2c      	ldr	r3, [pc, #176]	; (8001588 <MX_TIM5_Init+0xe4>)
 80014d6:	4a2d      	ldr	r2, [pc, #180]	; (800158c <MX_TIM5_Init+0xe8>)
 80014d8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80014da:	4b2b      	ldr	r3, [pc, #172]	; (8001588 <MX_TIM5_Init+0xe4>)
 80014dc:	2200      	movs	r2, #0
 80014de:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e0:	4b29      	ldr	r3, [pc, #164]	; (8001588 <MX_TIM5_Init+0xe4>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 80014e6:	4b28      	ldr	r3, [pc, #160]	; (8001588 <MX_TIM5_Init+0xe4>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ec:	4b26      	ldr	r3, [pc, #152]	; (8001588 <MX_TIM5_Init+0xe4>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f2:	4b25      	ldr	r3, [pc, #148]	; (8001588 <MX_TIM5_Init+0xe4>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80014f8:	4823      	ldr	r0, [pc, #140]	; (8001588 <MX_TIM5_Init+0xe4>)
 80014fa:	f003 fd29 	bl	8004f50 <HAL_TIM_Base_Init>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_TIM5_Init+0x64>
  {
    Error_Handler();
 8001504:	f000 faf1 	bl	8001aea <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001508:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800150c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800150e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001512:	4619      	mov	r1, r3
 8001514:	481c      	ldr	r0, [pc, #112]	; (8001588 <MX_TIM5_Init+0xe4>)
 8001516:	f004 f82b 	bl	8005570 <HAL_TIM_ConfigClockSource>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM5_Init+0x80>
  {
    Error_Handler();
 8001520:	f000 fae3 	bl	8001aea <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001524:	4818      	ldr	r0, [pc, #96]	; (8001588 <MX_TIM5_Init+0xe4>)
 8001526:	f003 fd62 	bl	8004fee <HAL_TIM_PWM_Init>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8001530:	f000 fadb 	bl	8001aea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001534:	2300      	movs	r3, #0
 8001536:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001538:	2300      	movs	r3, #0
 800153a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800153c:	f107 0320 	add.w	r3, r7, #32
 8001540:	4619      	mov	r1, r3
 8001542:	4811      	ldr	r0, [pc, #68]	; (8001588 <MX_TIM5_Init+0xe4>)
 8001544:	f004 fd08 	bl	8005f58 <HAL_TIMEx_MasterConfigSynchronization>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_TIM5_Init+0xae>
  {
    Error_Handler();
 800154e:	f000 facc 	bl	8001aea <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001552:	2360      	movs	r3, #96	; 0x60
 8001554:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800155e:	2300      	movs	r3, #0
 8001560:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001562:	1d3b      	adds	r3, r7, #4
 8001564:	2200      	movs	r2, #0
 8001566:	4619      	mov	r1, r3
 8001568:	4807      	ldr	r0, [pc, #28]	; (8001588 <MX_TIM5_Init+0xe4>)
 800156a:	f003 ff3b 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_TIM5_Init+0xd4>
  {
    Error_Handler();
 8001574:	f000 fab9 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001578:	4803      	ldr	r0, [pc, #12]	; (8001588 <MX_TIM5_Init+0xe4>)
 800157a:	f001 f8f1 	bl	8002760 <HAL_TIM_MspPostInit>

}
 800157e:	bf00      	nop
 8001580:	3738      	adds	r7, #56	; 0x38
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	2000073c 	.word	0x2000073c
 800158c:	40000c00 	.word	0x40000c00

08001590 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001596:	463b      	mov	r3, r7
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800159e:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <MX_TIM6_Init+0x64>)
 80015a0:	4a15      	ldr	r2, [pc, #84]	; (80015f8 <MX_TIM6_Init+0x68>)
 80015a2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 800;
 80015a4:	4b13      	ldr	r3, [pc, #76]	; (80015f4 <MX_TIM6_Init+0x64>)
 80015a6:	f44f 7248 	mov.w	r2, #800	; 0x320
 80015aa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ac:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <MX_TIM6_Init+0x64>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 6241;
 80015b2:	4b10      	ldr	r3, [pc, #64]	; (80015f4 <MX_TIM6_Init+0x64>)
 80015b4:	f641 0261 	movw	r2, #6241	; 0x1861
 80015b8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <MX_TIM6_Init+0x64>)
 80015bc:	2200      	movs	r2, #0
 80015be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80015c0:	480c      	ldr	r0, [pc, #48]	; (80015f4 <MX_TIM6_Init+0x64>)
 80015c2:	f003 fcc5 	bl	8004f50 <HAL_TIM_Base_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80015cc:	f000 fa8d 	bl	8001aea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d0:	2300      	movs	r3, #0
 80015d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80015d8:	463b      	mov	r3, r7
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_TIM6_Init+0x64>)
 80015de:	f004 fcbb 	bl	8005f58 <HAL_TIMEx_MasterConfigSynchronization>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80015e8:	f000 fa7f 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000858 	.word	0x20000858
 80015f8:	40001000 	.word	0x40001000

080015fc <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001602:	463b      	mov	r3, r7
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800160e:	4b15      	ldr	r3, [pc, #84]	; (8001664 <MX_TIM9_Init+0x68>)
 8001610:	4a15      	ldr	r2, [pc, #84]	; (8001668 <MX_TIM9_Init+0x6c>)
 8001612:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001614:	4b13      	ldr	r3, [pc, #76]	; (8001664 <MX_TIM9_Init+0x68>)
 8001616:	2200      	movs	r2, #0
 8001618:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800161a:	4b12      	ldr	r3, [pc, #72]	; (8001664 <MX_TIM9_Init+0x68>)
 800161c:	2200      	movs	r2, #0
 800161e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 0;
 8001620:	4b10      	ldr	r3, [pc, #64]	; (8001664 <MX_TIM9_Init+0x68>)
 8001622:	2200      	movs	r2, #0
 8001624:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001626:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <MX_TIM9_Init+0x68>)
 8001628:	2200      	movs	r2, #0
 800162a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800162c:	4b0d      	ldr	r3, [pc, #52]	; (8001664 <MX_TIM9_Init+0x68>)
 800162e:	2200      	movs	r2, #0
 8001630:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001632:	480c      	ldr	r0, [pc, #48]	; (8001664 <MX_TIM9_Init+0x68>)
 8001634:	f003 fc8c 	bl	8004f50 <HAL_TIM_Base_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM9_Init+0x46>
  {
    Error_Handler();
 800163e:	f000 fa54 	bl	8001aea <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001642:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001646:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001648:	463b      	mov	r3, r7
 800164a:	4619      	mov	r1, r3
 800164c:	4805      	ldr	r0, [pc, #20]	; (8001664 <MX_TIM9_Init+0x68>)
 800164e:	f003 ff8f 	bl	8005570 <HAL_TIM_ConfigClockSource>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM9_Init+0x60>
  {
    Error_Handler();
 8001658:	f000 fa47 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800165c:	bf00      	nop
 800165e:	3710      	adds	r7, #16
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000898 	.word	0x20000898
 8001668:	40014000 	.word	0x40014000

0800166c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b088      	sub	sp, #32
 8001670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001672:	1d3b      	adds	r3, r7, #4
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	605a      	str	r2, [r3, #4]
 800167a:	609a      	str	r2, [r3, #8]
 800167c:	60da      	str	r2, [r3, #12]
 800167e:	611a      	str	r2, [r3, #16]
 8001680:	615a      	str	r2, [r3, #20]
 8001682:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001684:	4b1d      	ldr	r3, [pc, #116]	; (80016fc <MX_TIM11_Init+0x90>)
 8001686:	4a1e      	ldr	r2, [pc, #120]	; (8001700 <MX_TIM11_Init+0x94>)
 8001688:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 800168a:	4b1c      	ldr	r3, [pc, #112]	; (80016fc <MX_TIM11_Init+0x90>)
 800168c:	2200      	movs	r2, #0
 800168e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001690:	4b1a      	ldr	r3, [pc, #104]	; (80016fc <MX_TIM11_Init+0x90>)
 8001692:	2200      	movs	r2, #0
 8001694:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 0;
 8001696:	4b19      	ldr	r3, [pc, #100]	; (80016fc <MX_TIM11_Init+0x90>)
 8001698:	2200      	movs	r2, #0
 800169a:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800169c:	4b17      	ldr	r3, [pc, #92]	; (80016fc <MX_TIM11_Init+0x90>)
 800169e:	2200      	movs	r2, #0
 80016a0:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a2:	4b16      	ldr	r3, [pc, #88]	; (80016fc <MX_TIM11_Init+0x90>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80016a8:	4814      	ldr	r0, [pc, #80]	; (80016fc <MX_TIM11_Init+0x90>)
 80016aa:	f003 fc51 	bl	8004f50 <HAL_TIM_Base_Init>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <MX_TIM11_Init+0x4c>
  {
    Error_Handler();
 80016b4:	f000 fa19 	bl	8001aea <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80016b8:	4810      	ldr	r0, [pc, #64]	; (80016fc <MX_TIM11_Init+0x90>)
 80016ba:	f003 fc98 	bl	8004fee <HAL_TIM_PWM_Init>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM11_Init+0x5c>
  {
    Error_Handler();
 80016c4:	f000 fa11 	bl	8001aea <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016c8:	2360      	movs	r3, #96	; 0x60
 80016ca:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016cc:	2300      	movs	r3, #0
 80016ce:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016d4:	2300      	movs	r3, #0
 80016d6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016d8:	1d3b      	adds	r3, r7, #4
 80016da:	2200      	movs	r2, #0
 80016dc:	4619      	mov	r1, r3
 80016de:	4807      	ldr	r0, [pc, #28]	; (80016fc <MX_TIM11_Init+0x90>)
 80016e0:	f003 fe80 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_TIM11_Init+0x82>
  {
    Error_Handler();
 80016ea:	f000 f9fe 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 80016ee:	4803      	ldr	r0, [pc, #12]	; (80016fc <MX_TIM11_Init+0x90>)
 80016f0:	f001 f836 	bl	8002760 <HAL_TIM_MspPostInit>

}
 80016f4:	bf00      	nop
 80016f6:	3720      	adds	r7, #32
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20000804 	.word	0x20000804
 8001700:	40014800 	.word	0x40014800

08001704 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b088      	sub	sp, #32
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
 8001718:	615a      	str	r2, [r3, #20]
 800171a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800171c:	4b19      	ldr	r3, [pc, #100]	; (8001784 <MX_TIM12_Init+0x80>)
 800171e:	4a1a      	ldr	r2, [pc, #104]	; (8001788 <MX_TIM12_Init+0x84>)
 8001720:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001722:	4b18      	ldr	r3, [pc, #96]	; (8001784 <MX_TIM12_Init+0x80>)
 8001724:	2200      	movs	r2, #0
 8001726:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001728:	4b16      	ldr	r3, [pc, #88]	; (8001784 <MX_TIM12_Init+0x80>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 0;
 800172e:	4b15      	ldr	r3, [pc, #84]	; (8001784 <MX_TIM12_Init+0x80>)
 8001730:	2200      	movs	r2, #0
 8001732:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001734:	4b13      	ldr	r3, [pc, #76]	; (8001784 <MX_TIM12_Init+0x80>)
 8001736:	2200      	movs	r2, #0
 8001738:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800173a:	4b12      	ldr	r3, [pc, #72]	; (8001784 <MX_TIM12_Init+0x80>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001740:	4810      	ldr	r0, [pc, #64]	; (8001784 <MX_TIM12_Init+0x80>)
 8001742:	f003 fc54 	bl	8004fee <HAL_TIM_PWM_Init>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <MX_TIM12_Init+0x4c>
  {
    Error_Handler();
 800174c:	f000 f9cd 	bl	8001aea <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001750:	2360      	movs	r3, #96	; 0x60
 8001752:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001758:	2300      	movs	r3, #0
 800175a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001760:	1d3b      	adds	r3, r7, #4
 8001762:	2204      	movs	r2, #4
 8001764:	4619      	mov	r1, r3
 8001766:	4807      	ldr	r0, [pc, #28]	; (8001784 <MX_TIM12_Init+0x80>)
 8001768:	f003 fe3c 	bl	80053e4 <HAL_TIM_PWM_ConfigChannel>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 8001772:	f000 f9ba 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001776:	4803      	ldr	r0, [pc, #12]	; (8001784 <MX_TIM12_Init+0x80>)
 8001778:	f000 fff2 	bl	8002760 <HAL_TIM_MspPostInit>

}
 800177c:	bf00      	nop
 800177e:	3720      	adds	r7, #32
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	200009d8 	.word	0x200009d8
 8001788:	40001800 	.word	0x40001800

0800178c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001790:	4b11      	ldr	r3, [pc, #68]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 8001792:	4a12      	ldr	r2, [pc, #72]	; (80017dc <MX_USART2_UART_Init+0x50>)
 8001794:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001796:	4b10      	ldr	r3, [pc, #64]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 8001798:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800179c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800179e:	4b0e      	ldr	r3, [pc, #56]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017a4:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017aa:	4b0b      	ldr	r3, [pc, #44]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017b0:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017b2:	220c      	movs	r2, #12
 80017b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017b6:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017bc:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017be:	2200      	movs	r2, #0
 80017c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017c2:	4805      	ldr	r0, [pc, #20]	; (80017d8 <MX_USART2_UART_Init+0x4c>)
 80017c4:	f004 fc58 	bl	8006078 <HAL_UART_Init>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017ce:	f000 f98c 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000970 	.word	0x20000970
 80017dc:	40004400 	.word	0x40004400

080017e0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017e4:	4b11      	ldr	r3, [pc, #68]	; (800182c <MX_USART3_UART_Init+0x4c>)
 80017e6:	4a12      	ldr	r2, [pc, #72]	; (8001830 <MX_USART3_UART_Init+0x50>)
 80017e8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <MX_USART3_UART_Init+0x4c>)
 80017ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017f0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017f2:	4b0e      	ldr	r3, [pc, #56]	; (800182c <MX_USART3_UART_Init+0x4c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017f8:	4b0c      	ldr	r3, [pc, #48]	; (800182c <MX_USART3_UART_Init+0x4c>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017fe:	4b0b      	ldr	r3, [pc, #44]	; (800182c <MX_USART3_UART_Init+0x4c>)
 8001800:	2200      	movs	r2, #0
 8001802:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001804:	4b09      	ldr	r3, [pc, #36]	; (800182c <MX_USART3_UART_Init+0x4c>)
 8001806:	220c      	movs	r2, #12
 8001808:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800180a:	4b08      	ldr	r3, [pc, #32]	; (800182c <MX_USART3_UART_Init+0x4c>)
 800180c:	2200      	movs	r2, #0
 800180e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001810:	4b06      	ldr	r3, [pc, #24]	; (800182c <MX_USART3_UART_Init+0x4c>)
 8001812:	2200      	movs	r2, #0
 8001814:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001816:	4805      	ldr	r0, [pc, #20]	; (800182c <MX_USART3_UART_Init+0x4c>)
 8001818:	f004 fc2e 	bl	8006078 <HAL_UART_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001822:	f000 f962 	bl	8001aea <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200006a8 	.word	0x200006a8
 8001830:	40004800 	.word	0x40004800

08001834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b08a      	sub	sp, #40	; 0x28
 8001838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	2200      	movs	r2, #0
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	605a      	str	r2, [r3, #4]
 8001844:	609a      	str	r2, [r3, #8]
 8001846:	60da      	str	r2, [r3, #12]
 8001848:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	613b      	str	r3, [r7, #16]
 800184e:	4b60      	ldr	r3, [pc, #384]	; (80019d0 <MX_GPIO_Init+0x19c>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	4a5f      	ldr	r2, [pc, #380]	; (80019d0 <MX_GPIO_Init+0x19c>)
 8001854:	f043 0304 	orr.w	r3, r3, #4
 8001858:	6313      	str	r3, [r2, #48]	; 0x30
 800185a:	4b5d      	ldr	r3, [pc, #372]	; (80019d0 <MX_GPIO_Init+0x19c>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185e:	f003 0304 	and.w	r3, r3, #4
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	60fb      	str	r3, [r7, #12]
 800186a:	4b59      	ldr	r3, [pc, #356]	; (80019d0 <MX_GPIO_Init+0x19c>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	4a58      	ldr	r2, [pc, #352]	; (80019d0 <MX_GPIO_Init+0x19c>)
 8001870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001874:	6313      	str	r3, [r2, #48]	; 0x30
 8001876:	4b56      	ldr	r3, [pc, #344]	; (80019d0 <MX_GPIO_Init+0x19c>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	4b52      	ldr	r3, [pc, #328]	; (80019d0 <MX_GPIO_Init+0x19c>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	4a51      	ldr	r2, [pc, #324]	; (80019d0 <MX_GPIO_Init+0x19c>)
 800188c:	f043 0301 	orr.w	r3, r3, #1
 8001890:	6313      	str	r3, [r2, #48]	; 0x30
 8001892:	4b4f      	ldr	r3, [pc, #316]	; (80019d0 <MX_GPIO_Init+0x19c>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	60bb      	str	r3, [r7, #8]
 800189c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	607b      	str	r3, [r7, #4]
 80018a2:	4b4b      	ldr	r3, [pc, #300]	; (80019d0 <MX_GPIO_Init+0x19c>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	4a4a      	ldr	r2, [pc, #296]	; (80019d0 <MX_GPIO_Init+0x19c>)
 80018a8:	f043 0302 	orr.w	r3, r3, #2
 80018ac:	6313      	str	r3, [r2, #48]	; 0x30
 80018ae:	4b48      	ldr	r3, [pc, #288]	; (80019d0 <MX_GPIO_Init+0x19c>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	607b      	str	r3, [r7, #4]
 80018b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	603b      	str	r3, [r7, #0]
 80018be:	4b44      	ldr	r3, [pc, #272]	; (80019d0 <MX_GPIO_Init+0x19c>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	4a43      	ldr	r2, [pc, #268]	; (80019d0 <MX_GPIO_Init+0x19c>)
 80018c4:	f043 0308 	orr.w	r3, r3, #8
 80018c8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ca:	4b41      	ldr	r3, [pc, #260]	; (80019d0 <MX_GPIO_Init+0x19c>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	f003 0308 	and.w	r3, r3, #8
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IMU_RST_Pin|REV_BIT0_Pin|RGB_INT1_Pin|RGB_INT2_Pin 
 80018d6:	2200      	movs	r2, #0
 80018d8:	f241 1173 	movw	r1, #4467	; 0x1173
 80018dc:	483d      	ldr	r0, [pc, #244]	; (80019d4 <MX_GPIO_Init+0x1a0>)
 80018de:	f002 f8cf 	bl	8003a80 <HAL_GPIO_WritePin>
                          |ROMI_SLPL_Pin|TRIG_CTR_Pin|ROMI_DIRL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Blinky_Pin|TRIGR_Pin|SPI_CS_AUX_Pin, GPIO_PIN_RESET);
 80018e2:	2200      	movs	r2, #0
 80018e4:	f248 4120 	movw	r1, #33824	; 0x8420
 80018e8:	483b      	ldr	r0, [pc, #236]	; (80019d8 <MX_GPIO_Init+0x1a4>)
 80018ea:	f002 f8c9 	bl	8003a80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ROMI_DIRR_Pin|ROMI_SLPR_Pin|TRIGL_Pin, GPIO_PIN_RESET);
 80018ee:	2200      	movs	r2, #0
 80018f0:	f246 0110 	movw	r1, #24592	; 0x6010
 80018f4:	4839      	ldr	r0, [pc, #228]	; (80019dc <MX_GPIO_Init+0x1a8>)
 80018f6:	f002 f8c3 	bl	8003a80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_FLASH_GPIO_Port, SPI_CS_FLASH_Pin, GPIO_PIN_RESET);
 80018fa:	2200      	movs	r2, #0
 80018fc:	2104      	movs	r1, #4
 80018fe:	4838      	ldr	r0, [pc, #224]	; (80019e0 <MX_GPIO_Init+0x1ac>)
 8001900:	f002 f8be 	bl	8003a80 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_BTN_Pin REV_BIT1_Pin REV_BIT2_Pin ECHO_CTR_Pin */
  GPIO_InitStruct.Pin = OLED_BTN_Pin|REV_BIT1_Pin|REV_BIT2_Pin|ECHO_CTR_Pin;
 8001904:	f242 038c 	movw	r3, #8332	; 0x208c
 8001908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800190a:	2300      	movs	r3, #0
 800190c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190e:	2300      	movs	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001912:	f107 0314 	add.w	r3, r7, #20
 8001916:	4619      	mov	r1, r3
 8001918:	482e      	ldr	r0, [pc, #184]	; (80019d4 <MX_GPIO_Init+0x1a0>)
 800191a:	f001 ff17 	bl	800374c <HAL_GPIO_Init>

  /*Configure GPIO pins : IMU_RST_Pin REV_BIT0_Pin RGB_INT1_Pin RGB_INT2_Pin 
                           ROMI_SLPL_Pin TRIG_CTR_Pin ROMI_DIRL_Pin */
  GPIO_InitStruct.Pin = IMU_RST_Pin|REV_BIT0_Pin|RGB_INT1_Pin|RGB_INT2_Pin 
 800191e:	f241 1373 	movw	r3, #4467	; 0x1173
 8001922:	617b      	str	r3, [r7, #20]
                          |ROMI_SLPL_Pin|TRIG_CTR_Pin|ROMI_DIRL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001924:	2301      	movs	r3, #1
 8001926:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	2300      	movs	r3, #0
 800192a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192c:	2300      	movs	r3, #0
 800192e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001930:	f107 0314 	add.w	r3, r7, #20
 8001934:	4619      	mov	r1, r3
 8001936:	4827      	ldr	r0, [pc, #156]	; (80019d4 <MX_GPIO_Init+0x1a0>)
 8001938:	f001 ff08 	bl	800374c <HAL_GPIO_Init>

  /*Configure GPIO pins : Blinky_Pin TRIGR_Pin SPI_CS_AUX_Pin */
  GPIO_InitStruct.Pin = Blinky_Pin|TRIGR_Pin|SPI_CS_AUX_Pin;
 800193c:	f248 4320 	movw	r3, #33824	; 0x8420
 8001940:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001942:	2301      	movs	r3, #1
 8001944:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800194a:	2300      	movs	r3, #0
 800194c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194e:	f107 0314 	add.w	r3, r7, #20
 8001952:	4619      	mov	r1, r3
 8001954:	4820      	ldr	r0, [pc, #128]	; (80019d8 <MX_GPIO_Init+0x1a4>)
 8001956:	f001 fef9 	bl	800374c <HAL_GPIO_Init>

  /*Configure GPIO pins : QTRR_OUT_Pin QTRL_OUT_Pin ECHOL_Pin */
  GPIO_InitStruct.Pin = QTRR_OUT_Pin|QTRL_OUT_Pin|ECHOL_Pin;
 800195a:	f241 0324 	movw	r3, #4132	; 0x1024
 800195e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001960:	2300      	movs	r3, #0
 8001962:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	4619      	mov	r1, r3
 800196e:	481b      	ldr	r0, [pc, #108]	; (80019dc <MX_GPIO_Init+0x1a8>)
 8001970:	f001 feec 	bl	800374c <HAL_GPIO_Init>

  /*Configure GPIO pins : ROMI_DIRR_Pin ROMI_SLPR_Pin TRIGL_Pin */
  GPIO_InitStruct.Pin = ROMI_DIRR_Pin|ROMI_SLPR_Pin|TRIGL_Pin;
 8001974:	f246 0310 	movw	r3, #24592	; 0x6010
 8001978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800197a:	2301      	movs	r3, #1
 800197c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	2300      	movs	r3, #0
 8001980:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001982:	2300      	movs	r3, #0
 8001984:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001986:	f107 0314 	add.w	r3, r7, #20
 800198a:	4619      	mov	r1, r3
 800198c:	4813      	ldr	r0, [pc, #76]	; (80019dc <MX_GPIO_Init+0x1a8>)
 800198e:	f001 fedd 	bl	800374c <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHOR_Pin */
  GPIO_InitStruct.Pin = ECHOR_Pin;
 8001992:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001998:	2300      	movs	r3, #0
 800199a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECHOR_GPIO_Port, &GPIO_InitStruct);
 80019a0:	f107 0314 	add.w	r3, r7, #20
 80019a4:	4619      	mov	r1, r3
 80019a6:	480c      	ldr	r0, [pc, #48]	; (80019d8 <MX_GPIO_Init+0x1a4>)
 80019a8:	f001 fed0 	bl	800374c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_FLASH_Pin */
  GPIO_InitStruct.Pin = SPI_CS_FLASH_Pin;
 80019ac:	2304      	movs	r3, #4
 80019ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b0:	2301      	movs	r3, #1
 80019b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b8:	2300      	movs	r3, #0
 80019ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_FLASH_GPIO_Port, &GPIO_InitStruct);
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	4619      	mov	r1, r3
 80019c2:	4807      	ldr	r0, [pc, #28]	; (80019e0 <MX_GPIO_Init+0x1ac>)
 80019c4:	f001 fec2 	bl	800374c <HAL_GPIO_Init>

}
 80019c8:	bf00      	nop
 80019ca:	3728      	adds	r7, #40	; 0x28
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40023800 	.word	0x40023800
 80019d4:	40020800 	.word	0x40020800
 80019d8:	40020000 	.word	0x40020000
 80019dc:	40020400 	.word	0x40020400
 80019e0:	40020c00 	.word	0x40020c00

080019e4 <__io_putchar>:

/* USER CODE BEGIN 4 */

/* This function sets up the serial printf*/
int __io_putchar(int ch) {
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef sts = HAL_UART_Transmit(&IO_UART ,(uint8_t*)&ch,1,10);
 80019ec:	1d39      	adds	r1, r7, #4
 80019ee:	230a      	movs	r3, #10
 80019f0:	2201      	movs	r2, #1
 80019f2:	4808      	ldr	r0, [pc, #32]	; (8001a14 <__io_putchar+0x30>)
 80019f4:	f004 fb8d 	bl	8006112 <HAL_UART_Transmit>
 80019f8:	4603      	mov	r3, r0
 80019fa:	73fb      	strb	r3, [r7, #15]
    if(sts == HAL_OK) {
 80019fc:	7bfb      	ldrb	r3, [r7, #15]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <__io_putchar+0x22>
        return ch;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	e001      	b.n	8001a0a <__io_putchar+0x26>
    }
    return EOF;
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000970 	.word	0x20000970

08001a18 <__io_getchar>:

int __io_getchar(void) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
    if(__HAL_UART_GET_FLAG(&IO_UART , UART_FLAG_RXNE)) {
 8001a1e:	4b1f      	ldr	r3, [pc, #124]	; (8001a9c <__io_getchar+0x84>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0320 	and.w	r3, r3, #32
 8001a28:	2b20      	cmp	r3, #32
 8001a2a:	d130      	bne.n	8001a8e <__io_getchar+0x76>
        uint8_t ch=0;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	73bb      	strb	r3, [r7, #14]
        __HAL_UART_CLEAR_FEFLAG(&IO_UART );
 8001a30:	2300      	movs	r3, #0
 8001a32:	60bb      	str	r3, [r7, #8]
 8001a34:	4b19      	ldr	r3, [pc, #100]	; (8001a9c <__io_getchar+0x84>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	60bb      	str	r3, [r7, #8]
 8001a3c:	4b17      	ldr	r3, [pc, #92]	; (8001a9c <__io_getchar+0x84>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	60bb      	str	r3, [r7, #8]
 8001a44:	68bb      	ldr	r3, [r7, #8]
        __HAL_UART_CLEAR_OREFLAG(&IO_UART );
 8001a46:	2300      	movs	r3, #0
 8001a48:	607b      	str	r3, [r7, #4]
 8001a4a:	4b14      	ldr	r3, [pc, #80]	; (8001a9c <__io_getchar+0x84>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	607b      	str	r3, [r7, #4]
 8001a52:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <__io_getchar+0x84>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	607b      	str	r3, [r7, #4]
 8001a5a:	687b      	ldr	r3, [r7, #4]
        __HAL_UART_CLEAR_PEFLAG(&IO_UART );
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	603b      	str	r3, [r7, #0]
 8001a60:	4b0e      	ldr	r3, [pc, #56]	; (8001a9c <__io_getchar+0x84>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	603b      	str	r3, [r7, #0]
 8001a68:	4b0c      	ldr	r3, [pc, #48]	; (8001a9c <__io_getchar+0x84>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	603b      	str	r3, [r7, #0]
 8001a70:	683b      	ldr	r3, [r7, #0]
        HAL_StatusTypeDef sts = HAL_UART_Receive(&IO_UART ,&ch,1,1);
 8001a72:	f107 010e 	add.w	r1, r7, #14
 8001a76:	2301      	movs	r3, #1
 8001a78:	2201      	movs	r2, #1
 8001a7a:	4808      	ldr	r0, [pc, #32]	; (8001a9c <__io_getchar+0x84>)
 8001a7c:	f004 fbe2 	bl	8006244 <HAL_UART_Receive>
 8001a80:	4603      	mov	r3, r0
 8001a82:	73fb      	strb	r3, [r7, #15]
        if(sts == HAL_OK) {
 8001a84:	7bfb      	ldrb	r3, [r7, #15]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d101      	bne.n	8001a8e <__io_getchar+0x76>
            return (int)ch;
 8001a8a:	7bbb      	ldrb	r3, [r7, #14]
 8001a8c:	e001      	b.n	8001a92 <__io_getchar+0x7a>
        }
    }
    return EOF;
 8001a8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20000970 	.word	0x20000970

08001aa0 <_read>:

int _read(int file, char *ptr, int len){
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	60f8      	str	r0, [r7, #12]
 8001aa8:	60b9      	str	r1, [r7, #8]
 8001aaa:	607a      	str	r2, [r7, #4]
int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001aac:	2300      	movs	r3, #0
 8001aae:	617b      	str	r3, [r7, #20]
 8001ab0:	e012      	b.n	8001ad8 <_read+0x38>
        int ch =  __io_getchar();
 8001ab2:	f7ff ffb1 	bl	8001a18 <__io_getchar>
 8001ab6:	6138      	str	r0, [r7, #16]
        if(ch != EOF) {
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001abe:	d006      	beq.n	8001ace <_read+0x2e>
             *ptr++ = ch;
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	1c5a      	adds	r2, r3, #1
 8001ac4:	60ba      	str	r2, [r7, #8]
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	b2d2      	uxtb	r2, r2
 8001aca:	701a      	strb	r2, [r3, #0]
 8001acc:	e001      	b.n	8001ad2 <_read+0x32>
        }
        else {
            return DataIdx;
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	e007      	b.n	8001ae2 <_read+0x42>
    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	617b      	str	r3, [r7, #20]
 8001ad8:	697a      	ldr	r2, [r7, #20]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	dbe8      	blt.n	8001ab2 <_read+0x12>
        }
    }
    return len;
 8001ae0:	687b      	ldr	r3, [r7, #4]
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001aee:	bf00      	nop
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60ba      	str	r2, [r7, #8]
 8001b00:	461a      	mov	r2, r3
 8001b02:	4603      	mov	r3, r0
 8001b04:	81fb      	strh	r3, [r7, #14]
 8001b06:	460b      	mov	r3, r1
 8001b08:	81bb      	strh	r3, [r7, #12]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001b0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b12:	3307      	adds	r3, #7
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	da00      	bge.n	8001b1a <SSD1306_DrawBitmap+0x22>
 8001b18:	3307      	adds	r3, #7
 8001b1a:	10db      	asrs	r3, r3, #3
 8001b1c:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 8001b22:	2300      	movs	r3, #0
 8001b24:	82bb      	strh	r3, [r7, #20]
 8001b26:	e044      	b.n	8001bb2 <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 8001b28:	2300      	movs	r3, #0
 8001b2a:	827b      	strh	r3, [r7, #18]
 8001b2c:	e02f      	b.n	8001b8e <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 8001b2e:	8a7b      	ldrh	r3, [r7, #18]
 8001b30:	f003 0307 	and.w	r3, r3, #7
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d003      	beq.n	8001b40 <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 8001b38:	7dfb      	ldrb	r3, [r7, #23]
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	75fb      	strb	r3, [r7, #23]
 8001b3e:	e012      	b.n	8001b66 <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001b40:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001b44:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001b48:	fb02 f203 	mul.w	r2, r2, r3
 8001b4c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	da00      	bge.n	8001b56 <SSD1306_DrawBitmap+0x5e>
 8001b54:	3307      	adds	r3, #7
 8001b56:	10db      	asrs	r3, r3, #3
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	4413      	add	r3, r2
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	4413      	add	r3, r2
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8001b66:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	da09      	bge.n	8001b82 <SSD1306_DrawBitmap+0x8a>
 8001b6e:	89fa      	ldrh	r2, [r7, #14]
 8001b70:	8a7b      	ldrh	r3, [r7, #18]
 8001b72:	4413      	add	r3, r2
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	89b9      	ldrh	r1, [r7, #12]
 8001b78:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001b7a:	b2d2      	uxtb	r2, r2
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f000 f92d 	bl	8001ddc <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 8001b82:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	3301      	adds	r3, #1
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	827b      	strh	r3, [r7, #18]
 8001b8e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001b92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	dbc9      	blt.n	8001b2e <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 8001b9a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	82bb      	strh	r3, [r7, #20]
 8001ba6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	3301      	adds	r3, #1
 8001bae:	b29b      	uxth	r3, r3
 8001bb0:	81bb      	strh	r3, [r7, #12]
 8001bb2:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001bb6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	dbb4      	blt.n	8001b28 <SSD1306_DrawBitmap+0x30>
        }
    }
}
 8001bbe:	bf00      	nop
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001bce:	f000 fa29 	bl	8002024 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001bd2:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	2178      	movs	r1, #120	; 0x78
 8001bda:	485b      	ldr	r0, [pc, #364]	; (8001d48 <SSD1306_Init+0x180>)
 8001bdc:	f002 f9ba 	bl	8003f54 <HAL_I2C_IsDeviceReady>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001be6:	2300      	movs	r3, #0
 8001be8:	e0a9      	b.n	8001d3e <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001bea:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001bee:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001bf0:	e002      	b.n	8001bf8 <SSD1306_Init+0x30>
		p--;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	3b01      	subs	r3, #1
 8001bf6:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1f9      	bne.n	8001bf2 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001bfe:	22ae      	movs	r2, #174	; 0xae
 8001c00:	2100      	movs	r1, #0
 8001c02:	2078      	movs	r0, #120	; 0x78
 8001c04:	f000 fa6a 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8001c08:	2220      	movs	r2, #32
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	2078      	movs	r0, #120	; 0x78
 8001c0e:	f000 fa65 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001c12:	2210      	movs	r2, #16
 8001c14:	2100      	movs	r1, #0
 8001c16:	2078      	movs	r0, #120	; 0x78
 8001c18:	f000 fa60 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001c1c:	22b0      	movs	r2, #176	; 0xb0
 8001c1e:	2100      	movs	r1, #0
 8001c20:	2078      	movs	r0, #120	; 0x78
 8001c22:	f000 fa5b 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001c26:	22c8      	movs	r2, #200	; 0xc8
 8001c28:	2100      	movs	r1, #0
 8001c2a:	2078      	movs	r0, #120	; 0x78
 8001c2c:	f000 fa56 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001c30:	2200      	movs	r2, #0
 8001c32:	2100      	movs	r1, #0
 8001c34:	2078      	movs	r0, #120	; 0x78
 8001c36:	f000 fa51 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001c3a:	2210      	movs	r2, #16
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	2078      	movs	r0, #120	; 0x78
 8001c40:	f000 fa4c 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001c44:	2240      	movs	r2, #64	; 0x40
 8001c46:	2100      	movs	r1, #0
 8001c48:	2078      	movs	r0, #120	; 0x78
 8001c4a:	f000 fa47 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001c4e:	2281      	movs	r2, #129	; 0x81
 8001c50:	2100      	movs	r1, #0
 8001c52:	2078      	movs	r0, #120	; 0x78
 8001c54:	f000 fa42 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001c58:	22ff      	movs	r2, #255	; 0xff
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	2078      	movs	r0, #120	; 0x78
 8001c5e:	f000 fa3d 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001c62:	22a1      	movs	r2, #161	; 0xa1
 8001c64:	2100      	movs	r1, #0
 8001c66:	2078      	movs	r0, #120	; 0x78
 8001c68:	f000 fa38 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001c6c:	22a6      	movs	r2, #166	; 0xa6
 8001c6e:	2100      	movs	r1, #0
 8001c70:	2078      	movs	r0, #120	; 0x78
 8001c72:	f000 fa33 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001c76:	22a8      	movs	r2, #168	; 0xa8
 8001c78:	2100      	movs	r1, #0
 8001c7a:	2078      	movs	r0, #120	; 0x78
 8001c7c:	f000 fa2e 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001c80:	223f      	movs	r2, #63	; 0x3f
 8001c82:	2100      	movs	r1, #0
 8001c84:	2078      	movs	r0, #120	; 0x78
 8001c86:	f000 fa29 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001c8a:	22a4      	movs	r2, #164	; 0xa4
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	2078      	movs	r0, #120	; 0x78
 8001c90:	f000 fa24 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001c94:	22d3      	movs	r2, #211	; 0xd3
 8001c96:	2100      	movs	r1, #0
 8001c98:	2078      	movs	r0, #120	; 0x78
 8001c9a:	f000 fa1f 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	2078      	movs	r0, #120	; 0x78
 8001ca4:	f000 fa1a 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001ca8:	22d5      	movs	r2, #213	; 0xd5
 8001caa:	2100      	movs	r1, #0
 8001cac:	2078      	movs	r0, #120	; 0x78
 8001cae:	f000 fa15 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001cb2:	22f0      	movs	r2, #240	; 0xf0
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	2078      	movs	r0, #120	; 0x78
 8001cb8:	f000 fa10 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001cbc:	22d9      	movs	r2, #217	; 0xd9
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	2078      	movs	r0, #120	; 0x78
 8001cc2:	f000 fa0b 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001cc6:	2222      	movs	r2, #34	; 0x22
 8001cc8:	2100      	movs	r1, #0
 8001cca:	2078      	movs	r0, #120	; 0x78
 8001ccc:	f000 fa06 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001cd0:	22da      	movs	r2, #218	; 0xda
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	2078      	movs	r0, #120	; 0x78
 8001cd6:	f000 fa01 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001cda:	2212      	movs	r2, #18
 8001cdc:	2100      	movs	r1, #0
 8001cde:	2078      	movs	r0, #120	; 0x78
 8001ce0:	f000 f9fc 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001ce4:	22db      	movs	r2, #219	; 0xdb
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	2078      	movs	r0, #120	; 0x78
 8001cea:	f000 f9f7 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001cee:	2220      	movs	r2, #32
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	2078      	movs	r0, #120	; 0x78
 8001cf4:	f000 f9f2 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001cf8:	228d      	movs	r2, #141	; 0x8d
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	2078      	movs	r0, #120	; 0x78
 8001cfe:	f000 f9ed 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001d02:	2214      	movs	r2, #20
 8001d04:	2100      	movs	r1, #0
 8001d06:	2078      	movs	r0, #120	; 0x78
 8001d08:	f000 f9e8 	bl	80020dc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001d0c:	22af      	movs	r2, #175	; 0xaf
 8001d0e:	2100      	movs	r1, #0
 8001d10:	2078      	movs	r0, #120	; 0x78
 8001d12:	f000 f9e3 	bl	80020dc <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001d16:	222e      	movs	r2, #46	; 0x2e
 8001d18:	2100      	movs	r1, #0
 8001d1a:	2078      	movs	r0, #120	; 0x78
 8001d1c:	f000 f9de 	bl	80020dc <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001d20:	2000      	movs	r0, #0
 8001d22:	f000 f843 	bl	8001dac <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8001d26:	f000 f813 	bl	8001d50 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001d2a:	4b08      	ldr	r3, [pc, #32]	; (8001d4c <SSD1306_Init+0x184>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001d30:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <SSD1306_Init+0x184>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001d36:	4b05      	ldr	r3, [pc, #20]	; (8001d4c <SSD1306_Init+0x184>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001d3c:	2301      	movs	r3, #1
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	200006e8 	.word	0x200006e8
 8001d4c:	20000600 	.word	0x20000600

08001d50 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8001d56:	2300      	movs	r3, #0
 8001d58:	71fb      	strb	r3, [r7, #7]
 8001d5a:	e01d      	b.n	8001d98 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	3b50      	subs	r3, #80	; 0x50
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	461a      	mov	r2, r3
 8001d64:	2100      	movs	r1, #0
 8001d66:	2078      	movs	r0, #120	; 0x78
 8001d68:	f000 f9b8 	bl	80020dc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	2100      	movs	r1, #0
 8001d70:	2078      	movs	r0, #120	; 0x78
 8001d72:	f000 f9b3 	bl	80020dc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001d76:	2210      	movs	r2, #16
 8001d78:	2100      	movs	r1, #0
 8001d7a:	2078      	movs	r0, #120	; 0x78
 8001d7c:	f000 f9ae 	bl	80020dc <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	01db      	lsls	r3, r3, #7
 8001d84:	4a08      	ldr	r2, [pc, #32]	; (8001da8 <SSD1306_UpdateScreen+0x58>)
 8001d86:	441a      	add	r2, r3
 8001d88:	2380      	movs	r3, #128	; 0x80
 8001d8a:	2140      	movs	r1, #64	; 0x40
 8001d8c:	2078      	movs	r0, #120	; 0x78
 8001d8e:	f000 f95d 	bl	800204c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	3301      	adds	r3, #1
 8001d96:	71fb      	strb	r3, [r7, #7]
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	2b07      	cmp	r3, #7
 8001d9c:	d9de      	bls.n	8001d5c <SSD1306_UpdateScreen+0xc>
	}
}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000200 	.word	0x20000200

08001dac <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d101      	bne.n	8001dc0 <SSD1306_Fill+0x14>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	e000      	b.n	8001dc2 <SSD1306_Fill+0x16>
 8001dc0:	23ff      	movs	r3, #255	; 0xff
 8001dc2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4803      	ldr	r0, [pc, #12]	; (8001dd8 <SSD1306_Fill+0x2c>)
 8001dca:	f004 fed1 	bl	8006b70 <memset>
}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000200 	.word	0x20000200

08001ddc <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	80fb      	strh	r3, [r7, #6]
 8001de6:	460b      	mov	r3, r1
 8001de8:	80bb      	strh	r3, [r7, #4]
 8001dea:	4613      	mov	r3, r2
 8001dec:	70fb      	strb	r3, [r7, #3]
	if (
 8001dee:	88fb      	ldrh	r3, [r7, #6]
 8001df0:	2b7f      	cmp	r3, #127	; 0x7f
 8001df2:	d848      	bhi.n	8001e86 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001df4:	88bb      	ldrh	r3, [r7, #4]
 8001df6:	2b3f      	cmp	r3, #63	; 0x3f
 8001df8:	d845      	bhi.n	8001e86 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001dfa:	4b26      	ldr	r3, [pc, #152]	; (8001e94 <SSD1306_DrawPixel+0xb8>)
 8001dfc:	791b      	ldrb	r3, [r3, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d006      	beq.n	8001e10 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001e02:	78fb      	ldrb	r3, [r7, #3]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	bf0c      	ite	eq
 8001e08:	2301      	moveq	r3, #1
 8001e0a:	2300      	movne	r3, #0
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001e10:	78fb      	ldrb	r3, [r7, #3]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d11a      	bne.n	8001e4c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001e16:	88fa      	ldrh	r2, [r7, #6]
 8001e18:	88bb      	ldrh	r3, [r7, #4]
 8001e1a:	08db      	lsrs	r3, r3, #3
 8001e1c:	b298      	uxth	r0, r3
 8001e1e:	4603      	mov	r3, r0
 8001e20:	01db      	lsls	r3, r3, #7
 8001e22:	4413      	add	r3, r2
 8001e24:	4a1c      	ldr	r2, [pc, #112]	; (8001e98 <SSD1306_DrawPixel+0xbc>)
 8001e26:	5cd3      	ldrb	r3, [r2, r3]
 8001e28:	b25a      	sxtb	r2, r3
 8001e2a:	88bb      	ldrh	r3, [r7, #4]
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	2101      	movs	r1, #1
 8001e32:	fa01 f303 	lsl.w	r3, r1, r3
 8001e36:	b25b      	sxtb	r3, r3
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	b259      	sxtb	r1, r3
 8001e3c:	88fa      	ldrh	r2, [r7, #6]
 8001e3e:	4603      	mov	r3, r0
 8001e40:	01db      	lsls	r3, r3, #7
 8001e42:	4413      	add	r3, r2
 8001e44:	b2c9      	uxtb	r1, r1
 8001e46:	4a14      	ldr	r2, [pc, #80]	; (8001e98 <SSD1306_DrawPixel+0xbc>)
 8001e48:	54d1      	strb	r1, [r2, r3]
 8001e4a:	e01d      	b.n	8001e88 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001e4c:	88fa      	ldrh	r2, [r7, #6]
 8001e4e:	88bb      	ldrh	r3, [r7, #4]
 8001e50:	08db      	lsrs	r3, r3, #3
 8001e52:	b298      	uxth	r0, r3
 8001e54:	4603      	mov	r3, r0
 8001e56:	01db      	lsls	r3, r3, #7
 8001e58:	4413      	add	r3, r2
 8001e5a:	4a0f      	ldr	r2, [pc, #60]	; (8001e98 <SSD1306_DrawPixel+0xbc>)
 8001e5c:	5cd3      	ldrb	r3, [r2, r3]
 8001e5e:	b25a      	sxtb	r2, r3
 8001e60:	88bb      	ldrh	r3, [r7, #4]
 8001e62:	f003 0307 	and.w	r3, r3, #7
 8001e66:	2101      	movs	r1, #1
 8001e68:	fa01 f303 	lsl.w	r3, r1, r3
 8001e6c:	b25b      	sxtb	r3, r3
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	b25b      	sxtb	r3, r3
 8001e72:	4013      	ands	r3, r2
 8001e74:	b259      	sxtb	r1, r3
 8001e76:	88fa      	ldrh	r2, [r7, #6]
 8001e78:	4603      	mov	r3, r0
 8001e7a:	01db      	lsls	r3, r3, #7
 8001e7c:	4413      	add	r3, r2
 8001e7e:	b2c9      	uxtb	r1, r1
 8001e80:	4a05      	ldr	r2, [pc, #20]	; (8001e98 <SSD1306_DrawPixel+0xbc>)
 8001e82:	54d1      	strb	r1, [r2, r3]
 8001e84:	e000      	b.n	8001e88 <SSD1306_DrawPixel+0xac>
		return;
 8001e86:	bf00      	nop
	}
}
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	20000600 	.word	0x20000600
 8001e98:	20000200 	.word	0x20000200

08001e9c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	460a      	mov	r2, r1
 8001ea6:	80fb      	strh	r3, [r7, #6]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001eac:	4a05      	ldr	r2, [pc, #20]	; (8001ec4 <SSD1306_GotoXY+0x28>)
 8001eae:	88fb      	ldrh	r3, [r7, #6]
 8001eb0:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001eb2:	4a04      	ldr	r2, [pc, #16]	; (8001ec4 <SSD1306_GotoXY+0x28>)
 8001eb4:	88bb      	ldrh	r3, [r7, #4]
 8001eb6:	8053      	strh	r3, [r2, #2]
}
 8001eb8:	bf00      	nop
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr
 8001ec4:	20000600 	.word	0x20000600

08001ec8 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	6039      	str	r1, [r7, #0]
 8001ed2:	71fb      	strb	r3, [r7, #7]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001ed8:	4b3a      	ldr	r3, [pc, #232]	; (8001fc4 <SSD1306_Putc+0xfc>)
 8001eda:	881b      	ldrh	r3, [r3, #0]
 8001edc:	461a      	mov	r2, r3
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	4413      	add	r3, r2
	if (
 8001ee4:	2b7f      	cmp	r3, #127	; 0x7f
 8001ee6:	dc07      	bgt.n	8001ef8 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001ee8:	4b36      	ldr	r3, [pc, #216]	; (8001fc4 <SSD1306_Putc+0xfc>)
 8001eea:	885b      	ldrh	r3, [r3, #2]
 8001eec:	461a      	mov	r2, r3
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	785b      	ldrb	r3, [r3, #1]
 8001ef2:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001ef4:	2b3f      	cmp	r3, #63	; 0x3f
 8001ef6:	dd01      	ble.n	8001efc <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	e05e      	b.n	8001fba <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001efc:	2300      	movs	r3, #0
 8001efe:	617b      	str	r3, [r7, #20]
 8001f00:	e04b      	b.n	8001f9a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685a      	ldr	r2, [r3, #4]
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	3b20      	subs	r3, #32
 8001f0a:	6839      	ldr	r1, [r7, #0]
 8001f0c:	7849      	ldrb	r1, [r1, #1]
 8001f0e:	fb01 f303 	mul.w	r3, r1, r3
 8001f12:	4619      	mov	r1, r3
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	440b      	add	r3, r1
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	4413      	add	r3, r2
 8001f1c:	881b      	ldrh	r3, [r3, #0]
 8001f1e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001f20:	2300      	movs	r3, #0
 8001f22:	613b      	str	r3, [r7, #16]
 8001f24:	e030      	b.n	8001f88 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d010      	beq.n	8001f58 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001f36:	4b23      	ldr	r3, [pc, #140]	; (8001fc4 <SSD1306_Putc+0xfc>)
 8001f38:	881a      	ldrh	r2, [r3, #0]
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	4413      	add	r3, r2
 8001f40:	b298      	uxth	r0, r3
 8001f42:	4b20      	ldr	r3, [pc, #128]	; (8001fc4 <SSD1306_Putc+0xfc>)
 8001f44:	885a      	ldrh	r2, [r3, #2]
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	4413      	add	r3, r2
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	79ba      	ldrb	r2, [r7, #6]
 8001f50:	4619      	mov	r1, r3
 8001f52:	f7ff ff43 	bl	8001ddc <SSD1306_DrawPixel>
 8001f56:	e014      	b.n	8001f82 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001f58:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <SSD1306_Putc+0xfc>)
 8001f5a:	881a      	ldrh	r2, [r3, #0]
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	4413      	add	r3, r2
 8001f62:	b298      	uxth	r0, r3
 8001f64:	4b17      	ldr	r3, [pc, #92]	; (8001fc4 <SSD1306_Putc+0xfc>)
 8001f66:	885a      	ldrh	r2, [r3, #2]
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	4413      	add	r3, r2
 8001f6e:	b299      	uxth	r1, r3
 8001f70:	79bb      	ldrb	r3, [r7, #6]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	bf0c      	ite	eq
 8001f76:	2301      	moveq	r3, #1
 8001f78:	2300      	movne	r3, #0
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	f7ff ff2d 	bl	8001ddc <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	3301      	adds	r3, #1
 8001f86:	613b      	str	r3, [r7, #16]
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d3c8      	bcc.n	8001f26 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	3301      	adds	r3, #1
 8001f98:	617b      	str	r3, [r7, #20]
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	785b      	ldrb	r3, [r3, #1]
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d3ad      	bcc.n	8001f02 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001fa6:	4b07      	ldr	r3, [pc, #28]	; (8001fc4 <SSD1306_Putc+0xfc>)
 8001fa8:	881a      	ldrh	r2, [r3, #0]
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	4413      	add	r3, r2
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	4b03      	ldr	r3, [pc, #12]	; (8001fc4 <SSD1306_Putc+0xfc>)
 8001fb6:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3718      	adds	r7, #24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20000600 	.word	0x20000600

08001fc8 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001fd6:	e012      	b.n	8001ffe <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	79fa      	ldrb	r2, [r7, #7]
 8001fde:	68b9      	ldr	r1, [r7, #8]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff ff71 	bl	8001ec8 <SSD1306_Putc>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	461a      	mov	r2, r3
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d002      	beq.n	8001ff8 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	e008      	b.n	800200a <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d1e8      	bne.n	8001fd8 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	781b      	ldrb	r3, [r3, #0]
}
 800200a:	4618      	mov	r0, r3
 800200c:	3710      	adds	r7, #16
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8002016:	2000      	movs	r0, #0
 8002018:	f7ff fec8 	bl	8001dac <SSD1306_Fill>
    SSD1306_UpdateScreen();
 800201c:	f7ff fe98 	bl	8001d50 <SSD1306_UpdateScreen>
}
 8002020:	bf00      	nop
 8002022:	bd80      	pop	{r7, pc}

08002024 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800202a:	4b07      	ldr	r3, [pc, #28]	; (8002048 <ssd1306_I2C_Init+0x24>)
 800202c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800202e:	e002      	b.n	8002036 <ssd1306_I2C_Init+0x12>
		p--;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	3b01      	subs	r3, #1
 8002034:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d1f9      	bne.n	8002030 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	0003d090 	.word	0x0003d090

0800204c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 800204c:	b590      	push	{r4, r7, lr}
 800204e:	b0c7      	sub	sp, #284	; 0x11c
 8002050:	af02      	add	r7, sp, #8
 8002052:	4604      	mov	r4, r0
 8002054:	4608      	mov	r0, r1
 8002056:	4639      	mov	r1, r7
 8002058:	600a      	str	r2, [r1, #0]
 800205a:	4619      	mov	r1, r3
 800205c:	1dfb      	adds	r3, r7, #7
 800205e:	4622      	mov	r2, r4
 8002060:	701a      	strb	r2, [r3, #0]
 8002062:	1dbb      	adds	r3, r7, #6
 8002064:	4602      	mov	r2, r0
 8002066:	701a      	strb	r2, [r3, #0]
 8002068:	1d3b      	adds	r3, r7, #4
 800206a:	460a      	mov	r2, r1
 800206c:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800206e:	f107 030c 	add.w	r3, r7, #12
 8002072:	1dba      	adds	r2, r7, #6
 8002074:	7812      	ldrb	r2, [r2, #0]
 8002076:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8002078:	2300      	movs	r3, #0
 800207a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800207e:	e010      	b.n	80020a2 <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8002080:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002084:	463a      	mov	r2, r7
 8002086:	6812      	ldr	r2, [r2, #0]
 8002088:	441a      	add	r2, r3
 800208a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800208e:	3301      	adds	r3, #1
 8002090:	7811      	ldrb	r1, [r2, #0]
 8002092:	f107 020c 	add.w	r2, r7, #12
 8002096:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8002098:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800209c:	3301      	adds	r3, #1
 800209e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80020a2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	1d3a      	adds	r2, r7, #4
 80020aa:	8812      	ldrh	r2, [r2, #0]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d8e7      	bhi.n	8002080 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80020b0:	1dfb      	adds	r3, r7, #7
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	b299      	uxth	r1, r3
 80020b6:	1d3b      	adds	r3, r7, #4
 80020b8:	881b      	ldrh	r3, [r3, #0]
 80020ba:	3301      	adds	r3, #1
 80020bc:	b298      	uxth	r0, r3
 80020be:	f107 020c 	add.w	r2, r7, #12
 80020c2:	230a      	movs	r3, #10
 80020c4:	9300      	str	r3, [sp, #0]
 80020c6:	4603      	mov	r3, r0
 80020c8:	4803      	ldr	r0, [pc, #12]	; (80020d8 <ssd1306_I2C_WriteMulti+0x8c>)
 80020ca:	f001 fe45 	bl	8003d58 <HAL_I2C_Master_Transmit>
}
 80020ce:	bf00      	nop
 80020d0:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd90      	pop	{r4, r7, pc}
 80020d8:	200006e8 	.word	0x200006e8

080020dc <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80020dc:	b580      	push	{r7, lr}
 80020de:	b086      	sub	sp, #24
 80020e0:	af02      	add	r7, sp, #8
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
 80020e6:	460b      	mov	r3, r1
 80020e8:	71bb      	strb	r3, [r7, #6]
 80020ea:	4613      	mov	r3, r2
 80020ec:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80020ee:	79bb      	ldrb	r3, [r7, #6]
 80020f0:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80020f2:	797b      	ldrb	r3, [r7, #5]
 80020f4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	b299      	uxth	r1, r3
 80020fa:	f107 020c 	add.w	r2, r7, #12
 80020fe:	230a      	movs	r3, #10
 8002100:	9300      	str	r3, [sp, #0]
 8002102:	2302      	movs	r3, #2
 8002104:	4803      	ldr	r0, [pc, #12]	; (8002114 <ssd1306_I2C_Write+0x38>)
 8002106:	f001 fe27 	bl	8003d58 <HAL_I2C_Master_Transmit>
}
 800210a:	bf00      	nop
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	200006e8 	.word	0x200006e8

08002118 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800211e:	2300      	movs	r3, #0
 8002120:	607b      	str	r3, [r7, #4]
 8002122:	4b10      	ldr	r3, [pc, #64]	; (8002164 <HAL_MspInit+0x4c>)
 8002124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002126:	4a0f      	ldr	r2, [pc, #60]	; (8002164 <HAL_MspInit+0x4c>)
 8002128:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800212c:	6453      	str	r3, [r2, #68]	; 0x44
 800212e:	4b0d      	ldr	r3, [pc, #52]	; (8002164 <HAL_MspInit+0x4c>)
 8002130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002132:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002136:	607b      	str	r3, [r7, #4]
 8002138:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	603b      	str	r3, [r7, #0]
 800213e:	4b09      	ldr	r3, [pc, #36]	; (8002164 <HAL_MspInit+0x4c>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	4a08      	ldr	r2, [pc, #32]	; (8002164 <HAL_MspInit+0x4c>)
 8002144:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002148:	6413      	str	r3, [r2, #64]	; 0x40
 800214a:	4b06      	ldr	r3, [pc, #24]	; (8002164 <HAL_MspInit+0x4c>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002152:	603b      	str	r3, [r7, #0]
 8002154:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002156:	bf00      	nop
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	40023800 	.word	0x40023800

08002168 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b08a      	sub	sp, #40	; 0x28
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002170:	f107 0314 	add.w	r3, r7, #20
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a17      	ldr	r2, [pc, #92]	; (80021e4 <HAL_ADC_MspInit+0x7c>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d127      	bne.n	80021da <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	613b      	str	r3, [r7, #16]
 800218e:	4b16      	ldr	r3, [pc, #88]	; (80021e8 <HAL_ADC_MspInit+0x80>)
 8002190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002192:	4a15      	ldr	r2, [pc, #84]	; (80021e8 <HAL_ADC_MspInit+0x80>)
 8002194:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002198:	6453      	str	r3, [r2, #68]	; 0x44
 800219a:	4b13      	ldr	r3, [pc, #76]	; (80021e8 <HAL_ADC_MspInit+0x80>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a2:	613b      	str	r3, [r7, #16]
 80021a4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	4b0f      	ldr	r3, [pc, #60]	; (80021e8 <HAL_ADC_MspInit+0x80>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	4a0e      	ldr	r2, [pc, #56]	; (80021e8 <HAL_ADC_MspInit+0x80>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6313      	str	r3, [r2, #48]	; 0x30
 80021b6:	4b0c      	ldr	r3, [pc, #48]	; (80021e8 <HAL_ADC_MspInit+0x80>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80021c2:	2302      	movs	r3, #2
 80021c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021c6:	2303      	movs	r3, #3
 80021c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ca:	2300      	movs	r3, #0
 80021cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ce:	f107 0314 	add.w	r3, r7, #20
 80021d2:	4619      	mov	r1, r3
 80021d4:	4805      	ldr	r0, [pc, #20]	; (80021ec <HAL_ADC_MspInit+0x84>)
 80021d6:	f001 fab9 	bl	800374c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80021da:	bf00      	nop
 80021dc:	3728      	adds	r7, #40	; 0x28
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40012000 	.word	0x40012000
 80021e8:	40023800 	.word	0x40023800
 80021ec:	40020000 	.word	0x40020000

080021f0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08a      	sub	sp, #40	; 0x28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f8:	f107 0314 	add.w	r3, r7, #20
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]
 8002206:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a19      	ldr	r2, [pc, #100]	; (8002274 <HAL_CAN_MspInit+0x84>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d12c      	bne.n	800226c <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002212:	2300      	movs	r3, #0
 8002214:	613b      	str	r3, [r7, #16]
 8002216:	4b18      	ldr	r3, [pc, #96]	; (8002278 <HAL_CAN_MspInit+0x88>)
 8002218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221a:	4a17      	ldr	r2, [pc, #92]	; (8002278 <HAL_CAN_MspInit+0x88>)
 800221c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002220:	6413      	str	r3, [r2, #64]	; 0x40
 8002222:	4b15      	ldr	r3, [pc, #84]	; (8002278 <HAL_CAN_MspInit+0x88>)
 8002224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800222a:	613b      	str	r3, [r7, #16]
 800222c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	4b11      	ldr	r3, [pc, #68]	; (8002278 <HAL_CAN_MspInit+0x88>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	4a10      	ldr	r2, [pc, #64]	; (8002278 <HAL_CAN_MspInit+0x88>)
 8002238:	f043 0301 	orr.w	r3, r3, #1
 800223c:	6313      	str	r3, [r2, #48]	; 0x30
 800223e:	4b0e      	ldr	r3, [pc, #56]	; (8002278 <HAL_CAN_MspInit+0x88>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800224a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800224e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002250:	2302      	movs	r3, #2
 8002252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002258:	2303      	movs	r3, #3
 800225a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800225c:	2309      	movs	r3, #9
 800225e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	4805      	ldr	r0, [pc, #20]	; (800227c <HAL_CAN_MspInit+0x8c>)
 8002268:	f001 fa70 	bl	800374c <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800226c:	bf00      	nop
 800226e:	3728      	adds	r7, #40	; 0x28
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40006400 	.word	0x40006400
 8002278:	40023800 	.word	0x40023800
 800227c:	40020000 	.word	0x40020000

08002280 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b08a      	sub	sp, #40	; 0x28
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002288:	f107 0314 	add.w	r3, r7, #20
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	605a      	str	r2, [r3, #4]
 8002292:	609a      	str	r2, [r3, #8]
 8002294:	60da      	str	r2, [r3, #12]
 8002296:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a1b      	ldr	r2, [pc, #108]	; (800230c <HAL_DAC_MspInit+0x8c>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d12f      	bne.n	8002302 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80022a2:	2300      	movs	r3, #0
 80022a4:	613b      	str	r3, [r7, #16]
 80022a6:	4b1a      	ldr	r3, [pc, #104]	; (8002310 <HAL_DAC_MspInit+0x90>)
 80022a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022aa:	4a19      	ldr	r2, [pc, #100]	; (8002310 <HAL_DAC_MspInit+0x90>)
 80022ac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80022b0:	6413      	str	r3, [r2, #64]	; 0x40
 80022b2:	4b17      	ldr	r3, [pc, #92]	; (8002310 <HAL_DAC_MspInit+0x90>)
 80022b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022ba:	613b      	str	r3, [r7, #16]
 80022bc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	4b13      	ldr	r3, [pc, #76]	; (8002310 <HAL_DAC_MspInit+0x90>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c6:	4a12      	ldr	r2, [pc, #72]	; (8002310 <HAL_DAC_MspInit+0x90>)
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	6313      	str	r3, [r2, #48]	; 0x30
 80022ce:	4b10      	ldr	r3, [pc, #64]	; (8002310 <HAL_DAC_MspInit+0x90>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80022da:	2310      	movs	r3, #16
 80022dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022de:	2303      	movs	r3, #3
 80022e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e6:	f107 0314 	add.w	r3, r7, #20
 80022ea:	4619      	mov	r1, r3
 80022ec:	4809      	ldr	r0, [pc, #36]	; (8002314 <HAL_DAC_MspInit+0x94>)
 80022ee:	f001 fa2d 	bl	800374c <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80022f2:	2200      	movs	r2, #0
 80022f4:	2100      	movs	r1, #0
 80022f6:	2036      	movs	r0, #54	; 0x36
 80022f8:	f001 f925 	bl	8003546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80022fc:	2036      	movs	r0, #54	; 0x36
 80022fe:	f001 f93e 	bl	800357e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002302:	bf00      	nop
 8002304:	3728      	adds	r7, #40	; 0x28
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40007400 	.word	0x40007400
 8002310:	40023800 	.word	0x40023800
 8002314:	40020000 	.word	0x40020000

08002318 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b08c      	sub	sp, #48	; 0x30
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002320:	f107 031c 	add.w	r3, r7, #28
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a42      	ldr	r2, [pc, #264]	; (8002440 <HAL_I2C_MspInit+0x128>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d12d      	bne.n	8002396 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	61bb      	str	r3, [r7, #24]
 800233e:	4b41      	ldr	r3, [pc, #260]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	4a40      	ldr	r2, [pc, #256]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 8002344:	f043 0302 	orr.w	r3, r3, #2
 8002348:	6313      	str	r3, [r2, #48]	; 0x30
 800234a:	4b3e      	ldr	r3, [pc, #248]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	61bb      	str	r3, [r7, #24]
 8002354:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002356:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800235a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800235c:	2312      	movs	r3, #18
 800235e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002360:	2301      	movs	r3, #1
 8002362:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002364:	2303      	movs	r3, #3
 8002366:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002368:	2304      	movs	r3, #4
 800236a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800236c:	f107 031c 	add.w	r3, r7, #28
 8002370:	4619      	mov	r1, r3
 8002372:	4835      	ldr	r0, [pc, #212]	; (8002448 <HAL_I2C_MspInit+0x130>)
 8002374:	f001 f9ea 	bl	800374c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002378:	2300      	movs	r3, #0
 800237a:	617b      	str	r3, [r7, #20]
 800237c:	4b31      	ldr	r3, [pc, #196]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 800237e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002380:	4a30      	ldr	r2, [pc, #192]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 8002382:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002386:	6413      	str	r3, [r2, #64]	; 0x40
 8002388:	4b2e      	ldr	r3, [pc, #184]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002390:	617b      	str	r3, [r7, #20]
 8002392:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002394:	e050      	b.n	8002438 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a2c      	ldr	r2, [pc, #176]	; (800244c <HAL_I2C_MspInit+0x134>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d14b      	bne.n	8002438 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023a0:	2300      	movs	r3, #0
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	4b27      	ldr	r3, [pc, #156]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 80023a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a8:	4a26      	ldr	r2, [pc, #152]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 80023aa:	f043 0304 	orr.w	r3, r3, #4
 80023ae:	6313      	str	r3, [r2, #48]	; 0x30
 80023b0:	4b24      	ldr	r3, [pc, #144]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 80023b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	613b      	str	r3, [r7, #16]
 80023ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023bc:	2300      	movs	r3, #0
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	4b20      	ldr	r3, [pc, #128]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 80023c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c4:	4a1f      	ldr	r2, [pc, #124]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 80023c6:	f043 0301 	orr.w	r3, r3, #1
 80023ca:	6313      	str	r3, [r2, #48]	; 0x30
 80023cc:	4b1d      	ldr	r3, [pc, #116]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 80023ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	60fb      	str	r3, [r7, #12]
 80023d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80023d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023de:	2312      	movs	r3, #18
 80023e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023e2:	2301      	movs	r3, #1
 80023e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023e6:	2303      	movs	r3, #3
 80023e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80023ea:	2304      	movs	r3, #4
 80023ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ee:	f107 031c 	add.w	r3, r7, #28
 80023f2:	4619      	mov	r1, r3
 80023f4:	4816      	ldr	r0, [pc, #88]	; (8002450 <HAL_I2C_MspInit+0x138>)
 80023f6:	f001 f9a9 	bl	800374c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80023fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002400:	2312      	movs	r3, #18
 8002402:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002404:	2301      	movs	r3, #1
 8002406:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002408:	2303      	movs	r3, #3
 800240a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800240c:	2304      	movs	r3, #4
 800240e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002410:	f107 031c 	add.w	r3, r7, #28
 8002414:	4619      	mov	r1, r3
 8002416:	480f      	ldr	r0, [pc, #60]	; (8002454 <HAL_I2C_MspInit+0x13c>)
 8002418:	f001 f998 	bl	800374c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800241c:	2300      	movs	r3, #0
 800241e:	60bb      	str	r3, [r7, #8]
 8002420:	4b08      	ldr	r3, [pc, #32]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 8002422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002424:	4a07      	ldr	r2, [pc, #28]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 8002426:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800242a:	6413      	str	r3, [r2, #64]	; 0x40
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <HAL_I2C_MspInit+0x12c>)
 800242e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002430:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002434:	60bb      	str	r3, [r7, #8]
 8002436:	68bb      	ldr	r3, [r7, #8]
}
 8002438:	bf00      	nop
 800243a:	3730      	adds	r7, #48	; 0x30
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}
 8002440:	40005400 	.word	0x40005400
 8002444:	40023800 	.word	0x40023800
 8002448:	40020400 	.word	0x40020400
 800244c:	40005c00 	.word	0x40005c00
 8002450:	40020800 	.word	0x40020800
 8002454:	40020000 	.word	0x40020000

08002458 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b08a      	sub	sp, #40	; 0x28
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002460:	f107 0314 	add.w	r3, r7, #20
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	605a      	str	r2, [r3, #4]
 800246a:	609a      	str	r2, [r3, #8]
 800246c:	60da      	str	r2, [r3, #12]
 800246e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a28      	ldr	r2, [pc, #160]	; (8002518 <HAL_SPI_MspInit+0xc0>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d149      	bne.n	800250e <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	613b      	str	r3, [r7, #16]
 800247e:	4b27      	ldr	r3, [pc, #156]	; (800251c <HAL_SPI_MspInit+0xc4>)
 8002480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002482:	4a26      	ldr	r2, [pc, #152]	; (800251c <HAL_SPI_MspInit+0xc4>)
 8002484:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002488:	6453      	str	r3, [r2, #68]	; 0x44
 800248a:	4b24      	ldr	r3, [pc, #144]	; (800251c <HAL_SPI_MspInit+0xc4>)
 800248c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002492:	613b      	str	r3, [r7, #16]
 8002494:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	4b20      	ldr	r3, [pc, #128]	; (800251c <HAL_SPI_MspInit+0xc4>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249e:	4a1f      	ldr	r2, [pc, #124]	; (800251c <HAL_SPI_MspInit+0xc4>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	6313      	str	r3, [r2, #48]	; 0x30
 80024a6:	4b1d      	ldr	r3, [pc, #116]	; (800251c <HAL_SPI_MspInit+0xc4>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024b2:	2300      	movs	r3, #0
 80024b4:	60bb      	str	r3, [r7, #8]
 80024b6:	4b19      	ldr	r3, [pc, #100]	; (800251c <HAL_SPI_MspInit+0xc4>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ba:	4a18      	ldr	r2, [pc, #96]	; (800251c <HAL_SPI_MspInit+0xc4>)
 80024bc:	f043 0302 	orr.w	r3, r3, #2
 80024c0:	6313      	str	r3, [r2, #48]	; 0x30
 80024c2:	4b16      	ldr	r3, [pc, #88]	; (800251c <HAL_SPI_MspInit+0xc4>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	60bb      	str	r3, [r7, #8]
 80024cc:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024ce:	23c0      	movs	r3, #192	; 0xc0
 80024d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d2:	2302      	movs	r3, #2
 80024d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d6:	2300      	movs	r3, #0
 80024d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024da:	2303      	movs	r3, #3
 80024dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024de:	2305      	movs	r3, #5
 80024e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e2:	f107 0314 	add.w	r3, r7, #20
 80024e6:	4619      	mov	r1, r3
 80024e8:	480d      	ldr	r0, [pc, #52]	; (8002520 <HAL_SPI_MspInit+0xc8>)
 80024ea:	f001 f92f 	bl	800374c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024ee:	2308      	movs	r3, #8
 80024f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f2:	2302      	movs	r3, #2
 80024f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024fa:	2303      	movs	r3, #3
 80024fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024fe:	2305      	movs	r3, #5
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002502:	f107 0314 	add.w	r3, r7, #20
 8002506:	4619      	mov	r1, r3
 8002508:	4806      	ldr	r0, [pc, #24]	; (8002524 <HAL_SPI_MspInit+0xcc>)
 800250a:	f001 f91f 	bl	800374c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800250e:	bf00      	nop
 8002510:	3728      	adds	r7, #40	; 0x28
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40013000 	.word	0x40013000
 800251c:	40023800 	.word	0x40023800
 8002520:	40020000 	.word	0x40020000
 8002524:	40020400 	.word	0x40020400

08002528 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08c      	sub	sp, #48	; 0x30
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002530:	f107 031c 	add.w	r3, r7, #28
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002548:	d12d      	bne.n	80025a6 <HAL_TIM_IC_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	61bb      	str	r3, [r7, #24]
 800254e:	4b30      	ldr	r3, [pc, #192]	; (8002610 <HAL_TIM_IC_MspInit+0xe8>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	4a2f      	ldr	r2, [pc, #188]	; (8002610 <HAL_TIM_IC_MspInit+0xe8>)
 8002554:	f043 0301 	orr.w	r3, r3, #1
 8002558:	6413      	str	r3, [r2, #64]	; 0x40
 800255a:	4b2d      	ldr	r3, [pc, #180]	; (8002610 <HAL_TIM_IC_MspInit+0xe8>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	61bb      	str	r3, [r7, #24]
 8002564:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
 800256a:	4b29      	ldr	r3, [pc, #164]	; (8002610 <HAL_TIM_IC_MspInit+0xe8>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	4a28      	ldr	r2, [pc, #160]	; (8002610 <HAL_TIM_IC_MspInit+0xe8>)
 8002570:	f043 0302 	orr.w	r3, r3, #2
 8002574:	6313      	str	r3, [r2, #48]	; 0x30
 8002576:	4b26      	ldr	r3, [pc, #152]	; (8002610 <HAL_TIM_IC_MspInit+0xe8>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	617b      	str	r3, [r7, #20]
 8002580:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration    
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = ENCL_CHA_Pin|ENCL_CHB_Pin;
 8002582:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002586:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002588:	2302      	movs	r3, #2
 800258a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258c:	2300      	movs	r3, #0
 800258e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002590:	2300      	movs	r3, #0
 8002592:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002594:	2301      	movs	r3, #1
 8002596:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002598:	f107 031c 	add.w	r3, r7, #28
 800259c:	4619      	mov	r1, r3
 800259e:	481d      	ldr	r0, [pc, #116]	; (8002614 <HAL_TIM_IC_MspInit+0xec>)
 80025a0:	f001 f8d4 	bl	800374c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80025a4:	e030      	b.n	8002608 <HAL_TIM_IC_MspInit+0xe0>
  else if(htim_ic->Instance==TIM3)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a1b      	ldr	r2, [pc, #108]	; (8002618 <HAL_TIM_IC_MspInit+0xf0>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d12b      	bne.n	8002608 <HAL_TIM_IC_MspInit+0xe0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025b0:	2300      	movs	r3, #0
 80025b2:	613b      	str	r3, [r7, #16]
 80025b4:	4b16      	ldr	r3, [pc, #88]	; (8002610 <HAL_TIM_IC_MspInit+0xe8>)
 80025b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b8:	4a15      	ldr	r2, [pc, #84]	; (8002610 <HAL_TIM_IC_MspInit+0xe8>)
 80025ba:	f043 0302 	orr.w	r3, r3, #2
 80025be:	6413      	str	r3, [r2, #64]	; 0x40
 80025c0:	4b13      	ldr	r3, [pc, #76]	; (8002610 <HAL_TIM_IC_MspInit+0xe8>)
 80025c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025cc:	2300      	movs	r3, #0
 80025ce:	60fb      	str	r3, [r7, #12]
 80025d0:	4b0f      	ldr	r3, [pc, #60]	; (8002610 <HAL_TIM_IC_MspInit+0xe8>)
 80025d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d4:	4a0e      	ldr	r2, [pc, #56]	; (8002610 <HAL_TIM_IC_MspInit+0xe8>)
 80025d6:	f043 0302 	orr.w	r3, r3, #2
 80025da:	6313      	str	r3, [r2, #48]	; 0x30
 80025dc:	4b0c      	ldr	r3, [pc, #48]	; (8002610 <HAL_TIM_IC_MspInit+0xe8>)
 80025de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCR_CHA_Pin|ENCR_CHB_Pin;
 80025e8:	2303      	movs	r3, #3
 80025ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ec:	2302      	movs	r3, #2
 80025ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f0:	2300      	movs	r3, #0
 80025f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f4:	2300      	movs	r3, #0
 80025f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025f8:	2302      	movs	r3, #2
 80025fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025fc:	f107 031c 	add.w	r3, r7, #28
 8002600:	4619      	mov	r1, r3
 8002602:	4804      	ldr	r0, [pc, #16]	; (8002614 <HAL_TIM_IC_MspInit+0xec>)
 8002604:	f001 f8a2 	bl	800374c <HAL_GPIO_Init>
}
 8002608:	bf00      	nop
 800260a:	3730      	adds	r7, #48	; 0x30
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	40023800 	.word	0x40023800
 8002614:	40020400 	.word	0x40020400
 8002618:	40000400 	.word	0x40000400

0800261c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b088      	sub	sp, #32
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a36      	ldr	r2, [pc, #216]	; (8002704 <HAL_TIM_Base_MspInit+0xe8>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d10e      	bne.n	800264c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	61fb      	str	r3, [r7, #28]
 8002632:	4b35      	ldr	r3, [pc, #212]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	4a34      	ldr	r2, [pc, #208]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 8002638:	f043 0304 	orr.w	r3, r3, #4
 800263c:	6413      	str	r3, [r2, #64]	; 0x40
 800263e:	4b32      	ldr	r3, [pc, #200]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002642:	f003 0304 	and.w	r3, r3, #4
 8002646:	61fb      	str	r3, [r7, #28]
 8002648:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800264a:	e056      	b.n	80026fa <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM5)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a2e      	ldr	r2, [pc, #184]	; (800270c <HAL_TIM_Base_MspInit+0xf0>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d10e      	bne.n	8002674 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002656:	2300      	movs	r3, #0
 8002658:	61bb      	str	r3, [r7, #24]
 800265a:	4b2b      	ldr	r3, [pc, #172]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	4a2a      	ldr	r2, [pc, #168]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 8002660:	f043 0308 	orr.w	r3, r3, #8
 8002664:	6413      	str	r3, [r2, #64]	; 0x40
 8002666:	4b28      	ldr	r3, [pc, #160]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	61bb      	str	r3, [r7, #24]
 8002670:	69bb      	ldr	r3, [r7, #24]
}
 8002672:	e042      	b.n	80026fa <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM6)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a25      	ldr	r2, [pc, #148]	; (8002710 <HAL_TIM_Base_MspInit+0xf4>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d116      	bne.n	80026ac <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	617b      	str	r3, [r7, #20]
 8002682:	4b21      	ldr	r3, [pc, #132]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 8002684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002686:	4a20      	ldr	r2, [pc, #128]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 8002688:	f043 0310 	orr.w	r3, r3, #16
 800268c:	6413      	str	r3, [r2, #64]	; 0x40
 800268e:	4b1e      	ldr	r3, [pc, #120]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 8002690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002692:	f003 0310 	and.w	r3, r3, #16
 8002696:	617b      	str	r3, [r7, #20]
 8002698:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800269a:	2200      	movs	r2, #0
 800269c:	2100      	movs	r1, #0
 800269e:	2036      	movs	r0, #54	; 0x36
 80026a0:	f000 ff51 	bl	8003546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80026a4:	2036      	movs	r0, #54	; 0x36
 80026a6:	f000 ff6a 	bl	800357e <HAL_NVIC_EnableIRQ>
}
 80026aa:	e026      	b.n	80026fa <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM9)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a18      	ldr	r2, [pc, #96]	; (8002714 <HAL_TIM_Base_MspInit+0xf8>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d10e      	bne.n	80026d4 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80026b6:	2300      	movs	r3, #0
 80026b8:	613b      	str	r3, [r7, #16]
 80026ba:	4b13      	ldr	r3, [pc, #76]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 80026bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026be:	4a12      	ldr	r2, [pc, #72]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 80026c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026c4:	6453      	str	r3, [r2, #68]	; 0x44
 80026c6:	4b10      	ldr	r3, [pc, #64]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 80026c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026ce:	613b      	str	r3, [r7, #16]
 80026d0:	693b      	ldr	r3, [r7, #16]
}
 80026d2:	e012      	b.n	80026fa <HAL_TIM_Base_MspInit+0xde>
  else if(htim_base->Instance==TIM11)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a0f      	ldr	r2, [pc, #60]	; (8002718 <HAL_TIM_Base_MspInit+0xfc>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d10d      	bne.n	80026fa <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	60fb      	str	r3, [r7, #12]
 80026e2:	4b09      	ldr	r3, [pc, #36]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 80026e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026e6:	4a08      	ldr	r2, [pc, #32]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 80026e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026ec:	6453      	str	r3, [r2, #68]	; 0x44
 80026ee:	4b06      	ldr	r3, [pc, #24]	; (8002708 <HAL_TIM_Base_MspInit+0xec>)
 80026f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026f6:	60fb      	str	r3, [r7, #12]
 80026f8:	68fb      	ldr	r3, [r7, #12]
}
 80026fa:	bf00      	nop
 80026fc:	3720      	adds	r7, #32
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40000800 	.word	0x40000800
 8002708:	40023800 	.word	0x40023800
 800270c:	40000c00 	.word	0x40000c00
 8002710:	40001000 	.word	0x40001000
 8002714:	40014000 	.word	0x40014000
 8002718:	40014800 	.word	0x40014800

0800271c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a0b      	ldr	r2, [pc, #44]	; (8002758 <HAL_TIM_PWM_MspInit+0x3c>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d10d      	bne.n	800274a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	4b0a      	ldr	r3, [pc, #40]	; (800275c <HAL_TIM_PWM_MspInit+0x40>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002736:	4a09      	ldr	r2, [pc, #36]	; (800275c <HAL_TIM_PWM_MspInit+0x40>)
 8002738:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800273c:	6413      	str	r3, [r2, #64]	; 0x40
 800273e:	4b07      	ldr	r3, [pc, #28]	; (800275c <HAL_TIM_PWM_MspInit+0x40>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002746:	60fb      	str	r3, [r7, #12]
 8002748:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 800274a:	bf00      	nop
 800274c:	3714      	adds	r7, #20
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	40001800 	.word	0x40001800
 800275c:	40023800 	.word	0x40023800

08002760 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b08c      	sub	sp, #48	; 0x30
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002768:	f107 031c 	add.w	r3, r7, #28
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	60da      	str	r2, [r3, #12]
 8002776:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a49      	ldr	r2, [pc, #292]	; (80028a4 <HAL_TIM_MspPostInit+0x144>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d11e      	bne.n	80027c0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	61bb      	str	r3, [r7, #24]
 8002786:	4b48      	ldr	r3, [pc, #288]	; (80028a8 <HAL_TIM_MspPostInit+0x148>)
 8002788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278a:	4a47      	ldr	r2, [pc, #284]	; (80028a8 <HAL_TIM_MspPostInit+0x148>)
 800278c:	f043 0302 	orr.w	r3, r3, #2
 8002790:	6313      	str	r3, [r2, #48]	; 0x30
 8002792:	4b45      	ldr	r3, [pc, #276]	; (80028a8 <HAL_TIM_MspPostInit+0x148>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	61bb      	str	r3, [r7, #24]
 800279c:	69bb      	ldr	r3, [r7, #24]
    /**TIM4 GPIO Configuration    
    PB6     ------> TIM4_CH1 
    */
    GPIO_InitStruct.Pin = ROMI_PWML_Pin;
 800279e:	2340      	movs	r3, #64	; 0x40
 80027a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a2:	2302      	movs	r3, #2
 80027a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a6:	2300      	movs	r3, #0
 80027a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027aa:	2300      	movs	r3, #0
 80027ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80027ae:	2302      	movs	r3, #2
 80027b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ROMI_PWML_GPIO_Port, &GPIO_InitStruct);
 80027b2:	f107 031c 	add.w	r3, r7, #28
 80027b6:	4619      	mov	r1, r3
 80027b8:	483c      	ldr	r0, [pc, #240]	; (80028ac <HAL_TIM_MspPostInit+0x14c>)
 80027ba:	f000 ffc7 	bl	800374c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80027be:	e06c      	b.n	800289a <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM5)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a3a      	ldr	r2, [pc, #232]	; (80028b0 <HAL_TIM_MspPostInit+0x150>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d11e      	bne.n	8002808 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	617b      	str	r3, [r7, #20]
 80027ce:	4b36      	ldr	r3, [pc, #216]	; (80028a8 <HAL_TIM_MspPostInit+0x148>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	4a35      	ldr	r2, [pc, #212]	; (80028a8 <HAL_TIM_MspPostInit+0x148>)
 80027d4:	f043 0301 	orr.w	r3, r3, #1
 80027d8:	6313      	str	r3, [r2, #48]	; 0x30
 80027da:	4b33      	ldr	r3, [pc, #204]	; (80028a8 <HAL_TIM_MspPostInit+0x148>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027de:	f003 0301 	and.w	r3, r3, #1
 80027e2:	617b      	str	r3, [r7, #20]
 80027e4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ROMI_PWMR_Pin;
 80027e6:	2301      	movs	r3, #1
 80027e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ea:	2302      	movs	r3, #2
 80027ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f2:	2300      	movs	r3, #0
 80027f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80027f6:	2302      	movs	r3, #2
 80027f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ROMI_PWMR_GPIO_Port, &GPIO_InitStruct);
 80027fa:	f107 031c 	add.w	r3, r7, #28
 80027fe:	4619      	mov	r1, r3
 8002800:	482c      	ldr	r0, [pc, #176]	; (80028b4 <HAL_TIM_MspPostInit+0x154>)
 8002802:	f000 ffa3 	bl	800374c <HAL_GPIO_Init>
}
 8002806:	e048      	b.n	800289a <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM11)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a2a      	ldr	r2, [pc, #168]	; (80028b8 <HAL_TIM_MspPostInit+0x158>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d11f      	bne.n	8002852 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	613b      	str	r3, [r7, #16]
 8002816:	4b24      	ldr	r3, [pc, #144]	; (80028a8 <HAL_TIM_MspPostInit+0x148>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281a:	4a23      	ldr	r2, [pc, #140]	; (80028a8 <HAL_TIM_MspPostInit+0x148>)
 800281c:	f043 0302 	orr.w	r3, r3, #2
 8002820:	6313      	str	r3, [r2, #48]	; 0x30
 8002822:	4b21      	ldr	r3, [pc, #132]	; (80028a8 <HAL_TIM_MspPostInit+0x148>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	613b      	str	r3, [r7, #16]
 800282c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SERVO2_PWM_Pin;
 800282e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002832:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002834:	2302      	movs	r3, #2
 8002836:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002838:	2300      	movs	r3, #0
 800283a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800283c:	2300      	movs	r3, #0
 800283e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8002840:	2303      	movs	r3, #3
 8002842:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO2_PWM_GPIO_Port, &GPIO_InitStruct);
 8002844:	f107 031c 	add.w	r3, r7, #28
 8002848:	4619      	mov	r1, r3
 800284a:	4818      	ldr	r0, [pc, #96]	; (80028ac <HAL_TIM_MspPostInit+0x14c>)
 800284c:	f000 ff7e 	bl	800374c <HAL_GPIO_Init>
}
 8002850:	e023      	b.n	800289a <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM12)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a19      	ldr	r2, [pc, #100]	; (80028bc <HAL_TIM_MspPostInit+0x15c>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d11e      	bne.n	800289a <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800285c:	2300      	movs	r3, #0
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	4b11      	ldr	r3, [pc, #68]	; (80028a8 <HAL_TIM_MspPostInit+0x148>)
 8002862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002864:	4a10      	ldr	r2, [pc, #64]	; (80028a8 <HAL_TIM_MspPostInit+0x148>)
 8002866:	f043 0302 	orr.w	r3, r3, #2
 800286a:	6313      	str	r3, [r2, #48]	; 0x30
 800286c:	4b0e      	ldr	r3, [pc, #56]	; (80028a8 <HAL_TIM_MspPostInit+0x148>)
 800286e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO1_PWM_Pin;
 8002878:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800287c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800287e:	2302      	movs	r3, #2
 8002880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002882:	2300      	movs	r3, #0
 8002884:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002886:	2300      	movs	r3, #0
 8002888:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800288a:	2309      	movs	r3, #9
 800288c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO1_PWM_GPIO_Port, &GPIO_InitStruct);
 800288e:	f107 031c 	add.w	r3, r7, #28
 8002892:	4619      	mov	r1, r3
 8002894:	4805      	ldr	r0, [pc, #20]	; (80028ac <HAL_TIM_MspPostInit+0x14c>)
 8002896:	f000 ff59 	bl	800374c <HAL_GPIO_Init>
}
 800289a:	bf00      	nop
 800289c:	3730      	adds	r7, #48	; 0x30
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	40000800 	.word	0x40000800
 80028a8:	40023800 	.word	0x40023800
 80028ac:	40020400 	.word	0x40020400
 80028b0:	40000c00 	.word	0x40000c00
 80028b4:	40020000 	.word	0x40020000
 80028b8:	40014800 	.word	0x40014800
 80028bc:	40001800 	.word	0x40001800

080028c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b08c      	sub	sp, #48	; 0x30
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c8:	f107 031c 	add.w	r3, r7, #28
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	605a      	str	r2, [r3, #4]
 80028d2:	609a      	str	r2, [r3, #8]
 80028d4:	60da      	str	r2, [r3, #12]
 80028d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a32      	ldr	r2, [pc, #200]	; (80029a8 <HAL_UART_MspInit+0xe8>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d12c      	bne.n	800293c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028e2:	2300      	movs	r3, #0
 80028e4:	61bb      	str	r3, [r7, #24]
 80028e6:	4b31      	ldr	r3, [pc, #196]	; (80029ac <HAL_UART_MspInit+0xec>)
 80028e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ea:	4a30      	ldr	r2, [pc, #192]	; (80029ac <HAL_UART_MspInit+0xec>)
 80028ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028f0:	6413      	str	r3, [r2, #64]	; 0x40
 80028f2:	4b2e      	ldr	r3, [pc, #184]	; (80029ac <HAL_UART_MspInit+0xec>)
 80028f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028fa:	61bb      	str	r3, [r7, #24]
 80028fc:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028fe:	2300      	movs	r3, #0
 8002900:	617b      	str	r3, [r7, #20]
 8002902:	4b2a      	ldr	r3, [pc, #168]	; (80029ac <HAL_UART_MspInit+0xec>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002906:	4a29      	ldr	r2, [pc, #164]	; (80029ac <HAL_UART_MspInit+0xec>)
 8002908:	f043 0301 	orr.w	r3, r3, #1
 800290c:	6313      	str	r3, [r2, #48]	; 0x30
 800290e:	4b27      	ldr	r3, [pc, #156]	; (80029ac <HAL_UART_MspInit+0xec>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002912:	f003 0301 	and.w	r3, r3, #1
 8002916:	617b      	str	r3, [r7, #20]
 8002918:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800291a:	230c      	movs	r3, #12
 800291c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800291e:	2302      	movs	r3, #2
 8002920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002922:	2300      	movs	r3, #0
 8002924:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002926:	2303      	movs	r3, #3
 8002928:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800292a:	2307      	movs	r3, #7
 800292c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800292e:	f107 031c 	add.w	r3, r7, #28
 8002932:	4619      	mov	r1, r3
 8002934:	481e      	ldr	r0, [pc, #120]	; (80029b0 <HAL_UART_MspInit+0xf0>)
 8002936:	f000 ff09 	bl	800374c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800293a:	e031      	b.n	80029a0 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a1c      	ldr	r2, [pc, #112]	; (80029b4 <HAL_UART_MspInit+0xf4>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d12c      	bne.n	80029a0 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002946:	2300      	movs	r3, #0
 8002948:	613b      	str	r3, [r7, #16]
 800294a:	4b18      	ldr	r3, [pc, #96]	; (80029ac <HAL_UART_MspInit+0xec>)
 800294c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294e:	4a17      	ldr	r2, [pc, #92]	; (80029ac <HAL_UART_MspInit+0xec>)
 8002950:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002954:	6413      	str	r3, [r2, #64]	; 0x40
 8002956:	4b15      	ldr	r3, [pc, #84]	; (80029ac <HAL_UART_MspInit+0xec>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800295e:	613b      	str	r3, [r7, #16]
 8002960:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002962:	2300      	movs	r3, #0
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	4b11      	ldr	r3, [pc, #68]	; (80029ac <HAL_UART_MspInit+0xec>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	4a10      	ldr	r2, [pc, #64]	; (80029ac <HAL_UART_MspInit+0xec>)
 800296c:	f043 0304 	orr.w	r3, r3, #4
 8002970:	6313      	str	r3, [r2, #48]	; 0x30
 8002972:	4b0e      	ldr	r3, [pc, #56]	; (80029ac <HAL_UART_MspInit+0xec>)
 8002974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002976:	f003 0304 	and.w	r3, r3, #4
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800297e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002984:	2302      	movs	r3, #2
 8002986:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002988:	2300      	movs	r3, #0
 800298a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800298c:	2303      	movs	r3, #3
 800298e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002990:	2307      	movs	r3, #7
 8002992:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002994:	f107 031c 	add.w	r3, r7, #28
 8002998:	4619      	mov	r1, r3
 800299a:	4807      	ldr	r0, [pc, #28]	; (80029b8 <HAL_UART_MspInit+0xf8>)
 800299c:	f000 fed6 	bl	800374c <HAL_GPIO_Init>
}
 80029a0:	bf00      	nop
 80029a2:	3730      	adds	r7, #48	; 0x30
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	40004400 	.word	0x40004400
 80029ac:	40023800 	.word	0x40023800
 80029b0:	40020000 	.word	0x40020000
 80029b4:	40004800 	.word	0x40004800
 80029b8:	40020800 	.word	0x40020800

080029bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80029c0:	bf00      	nop
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029ca:	b480      	push	{r7}
 80029cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029ce:	e7fe      	b.n	80029ce <HardFault_Handler+0x4>

080029d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029d4:	e7fe      	b.n	80029d4 <MemManage_Handler+0x4>

080029d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029d6:	b480      	push	{r7}
 80029d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029da:	e7fe      	b.n	80029da <BusFault_Handler+0x4>

080029dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029e0:	e7fe      	b.n	80029e0 <UsageFault_Handler+0x4>

080029e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029e2:	b480      	push	{r7}
 80029e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029e6:	bf00      	nop
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029f4:	bf00      	nop
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029fe:	b480      	push	{r7}
 8002a00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a02:	bf00      	nop
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a10:	f000 f91e 	bl	8002c50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a14:	bf00      	nop
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8002a1c:	4803      	ldr	r0, [pc, #12]	; (8002a2c <TIM6_DAC_IRQHandler+0x14>)
 8002a1e:	f000 fdea 	bl	80035f6 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8002a22:	4803      	ldr	r0, [pc, #12]	; (8002a30 <TIM6_DAC_IRQHandler+0x18>)
 8002a24:	f002 fb39 	bl	800509a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002a28:	bf00      	nop
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	20000844 	.word	0x20000844
 8002a30:	20000858 	.word	0x20000858

08002a34 <_write>:

return len;
}

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a40:	2300      	movs	r3, #0
 8002a42:	617b      	str	r3, [r7, #20]
 8002a44:	e009      	b.n	8002a5a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	1c5a      	adds	r2, r3, #1
 8002a4a:	60ba      	str	r2, [r7, #8]
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fe ffc8 	bl	80019e4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	3301      	adds	r3, #1
 8002a58:	617b      	str	r3, [r7, #20]
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	dbf1      	blt.n	8002a46 <_write+0x12>
	}
	return len;
 8002a62:	687b      	ldr	r3, [r7, #4]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3718      	adds	r7, #24
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <_close>:

int _close(int file)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
	return -1;
 8002a74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a94:	605a      	str	r2, [r3, #4]
	return 0;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <_isatty>:

int _isatty(int file)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
	return 1;
 8002aac:	2301      	movs	r3, #1
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr

08002aba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b085      	sub	sp, #20
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	60f8      	str	r0, [r7, #12]
 8002ac2:	60b9      	str	r1, [r7, #8]
 8002ac4:	607a      	str	r2, [r7, #4]
	return 0;
 8002ac6:	2300      	movs	r3, #0
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3714      	adds	r7, #20
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002adc:	4b11      	ldr	r3, [pc, #68]	; (8002b24 <_sbrk+0x50>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d102      	bne.n	8002aea <_sbrk+0x16>
		heap_end = &end;
 8002ae4:	4b0f      	ldr	r3, [pc, #60]	; (8002b24 <_sbrk+0x50>)
 8002ae6:	4a10      	ldr	r2, [pc, #64]	; (8002b28 <_sbrk+0x54>)
 8002ae8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002aea:	4b0e      	ldr	r3, [pc, #56]	; (8002b24 <_sbrk+0x50>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002af0:	4b0c      	ldr	r3, [pc, #48]	; (8002b24 <_sbrk+0x50>)
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4413      	add	r3, r2
 8002af8:	466a      	mov	r2, sp
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d907      	bls.n	8002b0e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002afe:	f004 f80d 	bl	8006b1c <__errno>
 8002b02:	4602      	mov	r2, r0
 8002b04:	230c      	movs	r3, #12
 8002b06:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002b08:	f04f 33ff 	mov.w	r3, #4294967295
 8002b0c:	e006      	b.n	8002b1c <_sbrk+0x48>
	}

	heap_end += incr;
 8002b0e:	4b05      	ldr	r3, [pc, #20]	; (8002b24 <_sbrk+0x50>)
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4413      	add	r3, r2
 8002b16:	4a03      	ldr	r2, [pc, #12]	; (8002b24 <_sbrk+0x50>)
 8002b18:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3710      	adds	r7, #16
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	20000608 	.word	0x20000608
 8002b28:	20000a20 	.word	0x20000a20

08002b2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b30:	4b08      	ldr	r3, [pc, #32]	; (8002b54 <SystemInit+0x28>)
 8002b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b36:	4a07      	ldr	r2, [pc, #28]	; (8002b54 <SystemInit+0x28>)
 8002b38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002b40:	4b04      	ldr	r3, [pc, #16]	; (8002b54 <SystemInit+0x28>)
 8002b42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b46:	609a      	str	r2, [r3, #8]
#endif
}
 8002b48:	bf00      	nop
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	e000ed00 	.word	0xe000ed00

08002b58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002b58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b90 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002b5c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002b5e:	e003      	b.n	8002b68 <LoopCopyDataInit>

08002b60 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002b60:	4b0c      	ldr	r3, [pc, #48]	; (8002b94 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002b62:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002b64:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002b66:	3104      	adds	r1, #4

08002b68 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002b68:	480b      	ldr	r0, [pc, #44]	; (8002b98 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002b6a:	4b0c      	ldr	r3, [pc, #48]	; (8002b9c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002b6c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002b6e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002b70:	d3f6      	bcc.n	8002b60 <CopyDataInit>
  ldr  r2, =_sbss
 8002b72:	4a0b      	ldr	r2, [pc, #44]	; (8002ba0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002b74:	e002      	b.n	8002b7c <LoopFillZerobss>

08002b76 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002b76:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002b78:	f842 3b04 	str.w	r3, [r2], #4

08002b7c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002b7c:	4b09      	ldr	r3, [pc, #36]	; (8002ba4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002b7e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002b80:	d3f9      	bcc.n	8002b76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002b82:	f7ff ffd3 	bl	8002b2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b86:	f003 ffcf 	bl	8006b28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b8a:	f7fe f97f 	bl	8000e8c <main>
  bx  lr    
 8002b8e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002b90:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002b94:	08009c40 	.word	0x08009c40
  ldr  r0, =_sdata
 8002b98:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002b9c:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8002ba0:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8002ba4:	20000a20 	.word	0x20000a20

08002ba8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ba8:	e7fe      	b.n	8002ba8 <ADC_IRQHandler>
	...

08002bac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bb0:	4b0e      	ldr	r3, [pc, #56]	; (8002bec <HAL_Init+0x40>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a0d      	ldr	r2, [pc, #52]	; (8002bec <HAL_Init+0x40>)
 8002bb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bbc:	4b0b      	ldr	r3, [pc, #44]	; (8002bec <HAL_Init+0x40>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a0a      	ldr	r2, [pc, #40]	; (8002bec <HAL_Init+0x40>)
 8002bc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bc8:	4b08      	ldr	r3, [pc, #32]	; (8002bec <HAL_Init+0x40>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a07      	ldr	r2, [pc, #28]	; (8002bec <HAL_Init+0x40>)
 8002bce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bd4:	2003      	movs	r0, #3
 8002bd6:	f000 fcab 	bl	8003530 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bda:	2000      	movs	r0, #0
 8002bdc:	f000 f808 	bl	8002bf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002be0:	f7ff fa9a 	bl	8002118 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	40023c00 	.word	0x40023c00

08002bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bf8:	4b12      	ldr	r3, [pc, #72]	; (8002c44 <HAL_InitTick+0x54>)
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	4b12      	ldr	r3, [pc, #72]	; (8002c48 <HAL_InitTick+0x58>)
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	4619      	mov	r1, r3
 8002c02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c06:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f000 fcc3 	bl	800359a <HAL_SYSTICK_Config>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e00e      	b.n	8002c3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2b0f      	cmp	r3, #15
 8002c22:	d80a      	bhi.n	8002c3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c24:	2200      	movs	r2, #0
 8002c26:	6879      	ldr	r1, [r7, #4]
 8002c28:	f04f 30ff 	mov.w	r0, #4294967295
 8002c2c:	f000 fc8b 	bl	8003546 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c30:	4a06      	ldr	r2, [pc, #24]	; (8002c4c <HAL_InitTick+0x5c>)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c36:	2300      	movs	r3, #0
 8002c38:	e000      	b.n	8002c3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3708      	adds	r7, #8
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	20000008 	.word	0x20000008
 8002c48:	20000010 	.word	0x20000010
 8002c4c:	2000000c 	.word	0x2000000c

08002c50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c54:	4b06      	ldr	r3, [pc, #24]	; (8002c70 <HAL_IncTick+0x20>)
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	461a      	mov	r2, r3
 8002c5a:	4b06      	ldr	r3, [pc, #24]	; (8002c74 <HAL_IncTick+0x24>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4413      	add	r3, r2
 8002c60:	4a04      	ldr	r2, [pc, #16]	; (8002c74 <HAL_IncTick+0x24>)
 8002c62:	6013      	str	r3, [r2, #0]
}
 8002c64:	bf00      	nop
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	20000010 	.word	0x20000010
 8002c74:	20000a18 	.word	0x20000a18

08002c78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  return uwTick;
 8002c7c:	4b03      	ldr	r3, [pc, #12]	; (8002c8c <HAL_GetTick+0x14>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	20000a18 	.word	0x20000a18

08002c90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c98:	f7ff ffee 	bl	8002c78 <HAL_GetTick>
 8002c9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ca8:	d005      	beq.n	8002cb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002caa:	4b09      	ldr	r3, [pc, #36]	; (8002cd0 <HAL_Delay+0x40>)
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	461a      	mov	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002cb6:	bf00      	nop
 8002cb8:	f7ff ffde 	bl	8002c78 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d8f7      	bhi.n	8002cb8 <HAL_Delay+0x28>
  {
  }
}
 8002cc8:	bf00      	nop
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	20000010 	.word	0x20000010

08002cd4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e033      	b.n	8002d52 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d109      	bne.n	8002d06 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f7ff fa38 	bl	8002168 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	f003 0310 	and.w	r3, r3, #16
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d118      	bne.n	8002d44 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d1a:	f023 0302 	bic.w	r3, r3, #2
 8002d1e:	f043 0202 	orr.w	r2, r3, #2
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 f93a 	bl	8002fa0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d36:	f023 0303 	bic.w	r3, r3, #3
 8002d3a:	f043 0201 	orr.w	r2, r3, #1
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	641a      	str	r2, [r3, #64]	; 0x40
 8002d42:	e001      	b.n	8002d48 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
	...

08002d5c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d101      	bne.n	8002d78 <HAL_ADC_ConfigChannel+0x1c>
 8002d74:	2302      	movs	r3, #2
 8002d76:	e105      	b.n	8002f84 <HAL_ADC_ConfigChannel+0x228>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2b09      	cmp	r3, #9
 8002d86:	d925      	bls.n	8002dd4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68d9      	ldr	r1, [r3, #12]
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	461a      	mov	r2, r3
 8002d96:	4613      	mov	r3, r2
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	4413      	add	r3, r2
 8002d9c:	3b1e      	subs	r3, #30
 8002d9e:	2207      	movs	r2, #7
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	43da      	mvns	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	400a      	ands	r2, r1
 8002dac:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	68d9      	ldr	r1, [r3, #12]
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	4403      	add	r3, r0
 8002dc6:	3b1e      	subs	r3, #30
 8002dc8:	409a      	lsls	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	60da      	str	r2, [r3, #12]
 8002dd2:	e022      	b.n	8002e1a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	6919      	ldr	r1, [r3, #16]
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	461a      	mov	r2, r3
 8002de2:	4613      	mov	r3, r2
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	4413      	add	r3, r2
 8002de8:	2207      	movs	r2, #7
 8002dea:	fa02 f303 	lsl.w	r3, r2, r3
 8002dee:	43da      	mvns	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	400a      	ands	r2, r1
 8002df6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	6919      	ldr	r1, [r3, #16]
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	689a      	ldr	r2, [r3, #8]
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	4618      	mov	r0, r3
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	4403      	add	r3, r0
 8002e10:	409a      	lsls	r2, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	430a      	orrs	r2, r1
 8002e18:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	2b06      	cmp	r3, #6
 8002e20:	d824      	bhi.n	8002e6c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	4413      	add	r3, r2
 8002e32:	3b05      	subs	r3, #5
 8002e34:	221f      	movs	r2, #31
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43da      	mvns	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	400a      	ands	r2, r1
 8002e42:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	4618      	mov	r0, r3
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	4613      	mov	r3, r2
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	4413      	add	r3, r2
 8002e5c:	3b05      	subs	r3, #5
 8002e5e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	430a      	orrs	r2, r1
 8002e68:	635a      	str	r2, [r3, #52]	; 0x34
 8002e6a:	e04c      	b.n	8002f06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	2b0c      	cmp	r3, #12
 8002e72:	d824      	bhi.n	8002ebe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	4413      	add	r3, r2
 8002e84:	3b23      	subs	r3, #35	; 0x23
 8002e86:	221f      	movs	r2, #31
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	43da      	mvns	r2, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	400a      	ands	r2, r1
 8002e94:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	3b23      	subs	r3, #35	; 0x23
 8002eb0:	fa00 f203 	lsl.w	r2, r0, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	631a      	str	r2, [r3, #48]	; 0x30
 8002ebc:	e023      	b.n	8002f06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4413      	add	r3, r2
 8002ece:	3b41      	subs	r3, #65	; 0x41
 8002ed0:	221f      	movs	r2, #31
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	43da      	mvns	r2, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	400a      	ands	r2, r1
 8002ede:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	4618      	mov	r0, r3
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685a      	ldr	r2, [r3, #4]
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	4413      	add	r3, r2
 8002ef8:	3b41      	subs	r3, #65	; 0x41
 8002efa:	fa00 f203 	lsl.w	r2, r0, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	430a      	orrs	r2, r1
 8002f04:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f06:	4b22      	ldr	r3, [pc, #136]	; (8002f90 <HAL_ADC_ConfigChannel+0x234>)
 8002f08:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a21      	ldr	r2, [pc, #132]	; (8002f94 <HAL_ADC_ConfigChannel+0x238>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d109      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x1cc>
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2b12      	cmp	r3, #18
 8002f1a:	d105      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a19      	ldr	r2, [pc, #100]	; (8002f94 <HAL_ADC_ConfigChannel+0x238>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d123      	bne.n	8002f7a <HAL_ADC_ConfigChannel+0x21e>
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2b10      	cmp	r3, #16
 8002f38:	d003      	beq.n	8002f42 <HAL_ADC_ConfigChannel+0x1e6>
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2b11      	cmp	r3, #17
 8002f40:	d11b      	bne.n	8002f7a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2b10      	cmp	r3, #16
 8002f54:	d111      	bne.n	8002f7a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f56:	4b10      	ldr	r3, [pc, #64]	; (8002f98 <HAL_ADC_ConfigChannel+0x23c>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a10      	ldr	r2, [pc, #64]	; (8002f9c <HAL_ADC_ConfigChannel+0x240>)
 8002f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f60:	0c9a      	lsrs	r2, r3, #18
 8002f62:	4613      	mov	r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	4413      	add	r3, r2
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002f6c:	e002      	b.n	8002f74 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	3b01      	subs	r3, #1
 8002f72:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1f9      	bne.n	8002f6e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f82:	2300      	movs	r3, #0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3714      	adds	r7, #20
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	40012300 	.word	0x40012300
 8002f94:	40012000 	.word	0x40012000
 8002f98:	20000008 	.word	0x20000008
 8002f9c:	431bde83 	.word	0x431bde83

08002fa0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fa8:	4b79      	ldr	r3, [pc, #484]	; (8003190 <ADC_Init+0x1f0>)
 8002faa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	685a      	ldr	r2, [r3, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	431a      	orrs	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	685a      	ldr	r2, [r3, #4]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fd4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	6859      	ldr	r1, [r3, #4]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	021a      	lsls	r2, r3, #8
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002ff8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	6859      	ldr	r1, [r3, #4]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	430a      	orrs	r2, r1
 800300a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689a      	ldr	r2, [r3, #8]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800301a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6899      	ldr	r1, [r3, #8]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68da      	ldr	r2, [r3, #12]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003032:	4a58      	ldr	r2, [pc, #352]	; (8003194 <ADC_Init+0x1f4>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d022      	beq.n	800307e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689a      	ldr	r2, [r3, #8]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003046:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6899      	ldr	r1, [r3, #8]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	430a      	orrs	r2, r1
 8003058:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	689a      	ldr	r2, [r3, #8]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003068:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	6899      	ldr	r1, [r3, #8]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	430a      	orrs	r2, r1
 800307a:	609a      	str	r2, [r3, #8]
 800307c:	e00f      	b.n	800309e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800308c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800309c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	689a      	ldr	r2, [r3, #8]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f022 0202 	bic.w	r2, r2, #2
 80030ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6899      	ldr	r1, [r3, #8]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	7e1b      	ldrb	r3, [r3, #24]
 80030b8:	005a      	lsls	r2, r3, #1
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	430a      	orrs	r2, r1
 80030c0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d01b      	beq.n	8003104 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030da:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80030ea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6859      	ldr	r1, [r3, #4]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f6:	3b01      	subs	r3, #1
 80030f8:	035a      	lsls	r2, r3, #13
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	430a      	orrs	r2, r1
 8003100:	605a      	str	r2, [r3, #4]
 8003102:	e007      	b.n	8003114 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	685a      	ldr	r2, [r3, #4]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003112:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003122:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	3b01      	subs	r3, #1
 8003130:	051a      	lsls	r2, r3, #20
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	430a      	orrs	r2, r1
 8003138:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003148:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	6899      	ldr	r1, [r3, #8]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003156:	025a      	lsls	r2, r3, #9
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	430a      	orrs	r2, r1
 800315e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689a      	ldr	r2, [r3, #8]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800316e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	6899      	ldr	r1, [r3, #8]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	029a      	lsls	r2, r3, #10
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	430a      	orrs	r2, r1
 8003182:	609a      	str	r2, [r3, #8]
}
 8003184:	bf00      	nop
 8003186:	3714      	adds	r7, #20
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr
 8003190:	40012300 	.word	0x40012300
 8003194:	0f000001 	.word	0x0f000001

08003198 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e0ed      	b.n	8003386 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d102      	bne.n	80031bc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f7ff f81a 	bl	80021f0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f022 0202 	bic.w	r2, r2, #2
 80031ca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031cc:	f7ff fd54 	bl	8002c78 <HAL_GetTick>
 80031d0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031d2:	e012      	b.n	80031fa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031d4:	f7ff fd50 	bl	8002c78 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b0a      	cmp	r3, #10
 80031e0:	d90b      	bls.n	80031fa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2205      	movs	r2, #5
 80031f2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e0c5      	b.n	8003386 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f003 0302 	and.w	r3, r3, #2
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1e5      	bne.n	80031d4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f042 0201 	orr.w	r2, r2, #1
 8003216:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003218:	f7ff fd2e 	bl	8002c78 <HAL_GetTick>
 800321c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800321e:	e012      	b.n	8003246 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003220:	f7ff fd2a 	bl	8002c78 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b0a      	cmp	r3, #10
 800322c:	d90b      	bls.n	8003246 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003232:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2205      	movs	r2, #5
 800323e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e09f      	b.n	8003386 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0e5      	beq.n	8003220 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	7e1b      	ldrb	r3, [r3, #24]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d108      	bne.n	800326e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	e007      	b.n	800327e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800327c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	7e5b      	ldrb	r3, [r3, #25]
 8003282:	2b01      	cmp	r3, #1
 8003284:	d108      	bne.n	8003298 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003294:	601a      	str	r2, [r3, #0]
 8003296:	e007      	b.n	80032a8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	7e9b      	ldrb	r3, [r3, #26]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d108      	bne.n	80032c2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f042 0220 	orr.w	r2, r2, #32
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	e007      	b.n	80032d2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 0220 	bic.w	r2, r2, #32
 80032d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	7edb      	ldrb	r3, [r3, #27]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d108      	bne.n	80032ec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f022 0210 	bic.w	r2, r2, #16
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	e007      	b.n	80032fc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f042 0210 	orr.w	r2, r2, #16
 80032fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	7f1b      	ldrb	r3, [r3, #28]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d108      	bne.n	8003316 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f042 0208 	orr.w	r2, r2, #8
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	e007      	b.n	8003326 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 0208 	bic.w	r2, r2, #8
 8003324:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	7f5b      	ldrb	r3, [r3, #29]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d108      	bne.n	8003340 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f042 0204 	orr.w	r2, r2, #4
 800333c:	601a      	str	r2, [r3, #0]
 800333e:	e007      	b.n	8003350 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0204 	bic.w	r2, r2, #4
 800334e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	431a      	orrs	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	431a      	orrs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	695b      	ldr	r3, [r3, #20]
 8003364:	ea42 0103 	orr.w	r1, r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	1e5a      	subs	r2, r3, #1
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	430a      	orrs	r2, r1
 8003374:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3710      	adds	r7, #16
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
	...

08003390 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f003 0307 	and.w	r3, r3, #7
 800339e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033a0:	4b0c      	ldr	r3, [pc, #48]	; (80033d4 <__NVIC_SetPriorityGrouping+0x44>)
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033a6:	68ba      	ldr	r2, [r7, #8]
 80033a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033ac:	4013      	ands	r3, r2
 80033ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033c2:	4a04      	ldr	r2, [pc, #16]	; (80033d4 <__NVIC_SetPriorityGrouping+0x44>)
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	60d3      	str	r3, [r2, #12]
}
 80033c8:	bf00      	nop
 80033ca:	3714      	adds	r7, #20
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	e000ed00 	.word	0xe000ed00

080033d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033d8:	b480      	push	{r7}
 80033da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033dc:	4b04      	ldr	r3, [pc, #16]	; (80033f0 <__NVIC_GetPriorityGrouping+0x18>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	0a1b      	lsrs	r3, r3, #8
 80033e2:	f003 0307 	and.w	r3, r3, #7
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	e000ed00 	.word	0xe000ed00

080033f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	4603      	mov	r3, r0
 80033fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003402:	2b00      	cmp	r3, #0
 8003404:	db0b      	blt.n	800341e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003406:	79fb      	ldrb	r3, [r7, #7]
 8003408:	f003 021f 	and.w	r2, r3, #31
 800340c:	4907      	ldr	r1, [pc, #28]	; (800342c <__NVIC_EnableIRQ+0x38>)
 800340e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003412:	095b      	lsrs	r3, r3, #5
 8003414:	2001      	movs	r0, #1
 8003416:	fa00 f202 	lsl.w	r2, r0, r2
 800341a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800341e:	bf00      	nop
 8003420:	370c      	adds	r7, #12
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	e000e100 	.word	0xe000e100

08003430 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	6039      	str	r1, [r7, #0]
 800343a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800343c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003440:	2b00      	cmp	r3, #0
 8003442:	db0a      	blt.n	800345a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	b2da      	uxtb	r2, r3
 8003448:	490c      	ldr	r1, [pc, #48]	; (800347c <__NVIC_SetPriority+0x4c>)
 800344a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344e:	0112      	lsls	r2, r2, #4
 8003450:	b2d2      	uxtb	r2, r2
 8003452:	440b      	add	r3, r1
 8003454:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003458:	e00a      	b.n	8003470 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	b2da      	uxtb	r2, r3
 800345e:	4908      	ldr	r1, [pc, #32]	; (8003480 <__NVIC_SetPriority+0x50>)
 8003460:	79fb      	ldrb	r3, [r7, #7]
 8003462:	f003 030f 	and.w	r3, r3, #15
 8003466:	3b04      	subs	r3, #4
 8003468:	0112      	lsls	r2, r2, #4
 800346a:	b2d2      	uxtb	r2, r2
 800346c:	440b      	add	r3, r1
 800346e:	761a      	strb	r2, [r3, #24]
}
 8003470:	bf00      	nop
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr
 800347c:	e000e100 	.word	0xe000e100
 8003480:	e000ed00 	.word	0xe000ed00

08003484 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003484:	b480      	push	{r7}
 8003486:	b089      	sub	sp, #36	; 0x24
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	f1c3 0307 	rsb	r3, r3, #7
 800349e:	2b04      	cmp	r3, #4
 80034a0:	bf28      	it	cs
 80034a2:	2304      	movcs	r3, #4
 80034a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	3304      	adds	r3, #4
 80034aa:	2b06      	cmp	r3, #6
 80034ac:	d902      	bls.n	80034b4 <NVIC_EncodePriority+0x30>
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	3b03      	subs	r3, #3
 80034b2:	e000      	b.n	80034b6 <NVIC_EncodePriority+0x32>
 80034b4:	2300      	movs	r3, #0
 80034b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034b8:	f04f 32ff 	mov.w	r2, #4294967295
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	43da      	mvns	r2, r3
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	401a      	ands	r2, r3
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034cc:	f04f 31ff 	mov.w	r1, #4294967295
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	fa01 f303 	lsl.w	r3, r1, r3
 80034d6:	43d9      	mvns	r1, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034dc:	4313      	orrs	r3, r2
         );
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3724      	adds	r7, #36	; 0x24
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr
	...

080034ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3b01      	subs	r3, #1
 80034f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034fc:	d301      	bcc.n	8003502 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034fe:	2301      	movs	r3, #1
 8003500:	e00f      	b.n	8003522 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003502:	4a0a      	ldr	r2, [pc, #40]	; (800352c <SysTick_Config+0x40>)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	3b01      	subs	r3, #1
 8003508:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800350a:	210f      	movs	r1, #15
 800350c:	f04f 30ff 	mov.w	r0, #4294967295
 8003510:	f7ff ff8e 	bl	8003430 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003514:	4b05      	ldr	r3, [pc, #20]	; (800352c <SysTick_Config+0x40>)
 8003516:	2200      	movs	r2, #0
 8003518:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800351a:	4b04      	ldr	r3, [pc, #16]	; (800352c <SysTick_Config+0x40>)
 800351c:	2207      	movs	r2, #7
 800351e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3708      	adds	r7, #8
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	e000e010 	.word	0xe000e010

08003530 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f7ff ff29 	bl	8003390 <__NVIC_SetPriorityGrouping>
}
 800353e:	bf00      	nop
 8003540:	3708      	adds	r7, #8
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}

08003546 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003546:	b580      	push	{r7, lr}
 8003548:	b086      	sub	sp, #24
 800354a:	af00      	add	r7, sp, #0
 800354c:	4603      	mov	r3, r0
 800354e:	60b9      	str	r1, [r7, #8]
 8003550:	607a      	str	r2, [r7, #4]
 8003552:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003554:	2300      	movs	r3, #0
 8003556:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003558:	f7ff ff3e 	bl	80033d8 <__NVIC_GetPriorityGrouping>
 800355c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	68b9      	ldr	r1, [r7, #8]
 8003562:	6978      	ldr	r0, [r7, #20]
 8003564:	f7ff ff8e 	bl	8003484 <NVIC_EncodePriority>
 8003568:	4602      	mov	r2, r0
 800356a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800356e:	4611      	mov	r1, r2
 8003570:	4618      	mov	r0, r3
 8003572:	f7ff ff5d 	bl	8003430 <__NVIC_SetPriority>
}
 8003576:	bf00      	nop
 8003578:	3718      	adds	r7, #24
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}

0800357e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b082      	sub	sp, #8
 8003582:	af00      	add	r7, sp, #0
 8003584:	4603      	mov	r3, r0
 8003586:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800358c:	4618      	mov	r0, r3
 800358e:	f7ff ff31 	bl	80033f4 <__NVIC_EnableIRQ>
}
 8003592:	bf00      	nop
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}

0800359a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800359a:	b580      	push	{r7, lr}
 800359c:	b082      	sub	sp, #8
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f7ff ffa2 	bl	80034ec <SysTick_Config>
 80035a8:	4603      	mov	r3, r0
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b082      	sub	sp, #8
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d101      	bne.n	80035c4 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e014      	b.n	80035ee <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	791b      	ldrb	r3, [r3, #4]
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d105      	bne.n	80035da <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f7fe fe53 	bl	8002280 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2202      	movs	r2, #2
 80035de:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3708      	adds	r7, #8
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	b082      	sub	sp, #8
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003604:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003608:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800360c:	d118      	bne.n	8003640 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2204      	movs	r2, #4
 8003612:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	f043 0201 	orr.w	r2, r3, #1
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003628:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003638:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 f825 	bl	800368a <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003646:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800364a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800364e:	d118      	bne.n	8003682 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2204      	movs	r2, #4
 8003654:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	f043 0202 	orr.w	r2, r3, #2
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800366a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800367a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f000 f85b 	bl	8003738 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8003682:	bf00      	nop
 8003684:	3708      	adds	r7, #8
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800368a:	b480      	push	{r7}
 800368c:	b083      	sub	sp, #12
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003692:	bf00      	nop
 8003694:	370c      	adds	r7, #12
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr

0800369e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800369e:	b480      	push	{r7}
 80036a0:	b087      	sub	sp, #28
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	60f8      	str	r0, [r7, #12]
 80036a6:	60b9      	str	r1, [r7, #8]
 80036a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80036aa:	2300      	movs	r3, #0
 80036ac:	617b      	str	r3, [r7, #20]
 80036ae:	2300      	movs	r3, #0
 80036b0:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	795b      	ldrb	r3, [r3, #5]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d101      	bne.n	80036be <HAL_DAC_ConfigChannel+0x20>
 80036ba:	2302      	movs	r3, #2
 80036bc:	e036      	b.n	800372c <HAL_DAC_ConfigChannel+0x8e>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2201      	movs	r2, #1
 80036c2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2202      	movs	r2, #2
 80036c8:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80036d2:	f640 72fe 	movw	r2, #4094	; 0xffe
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	43db      	mvns	r3, r3
 80036de:	697a      	ldr	r2, [r7, #20]
 80036e0:	4013      	ands	r3, r2
 80036e2:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80036f0:	693a      	ldr	r2, [r7, #16]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	697a      	ldr	r2, [r7, #20]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	697a      	ldr	r2, [r7, #20]
 8003704:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6819      	ldr	r1, [r3, #0]
 800370c:	22c0      	movs	r2, #192	; 0xc0
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	fa02 f303 	lsl.w	r3, r2, r3
 8003714:	43da      	mvns	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	400a      	ands	r2, r1
 800371c:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2201      	movs	r2, #1
 8003722:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800372a:	2300      	movs	r3, #0
}
 800372c:	4618      	mov	r0, r3
 800372e:	371c      	adds	r7, #28
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800374c:	b480      	push	{r7}
 800374e:	b089      	sub	sp, #36	; 0x24
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003756:	2300      	movs	r3, #0
 8003758:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800375a:	2300      	movs	r3, #0
 800375c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800375e:	2300      	movs	r3, #0
 8003760:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003762:	2300      	movs	r3, #0
 8003764:	61fb      	str	r3, [r7, #28]
 8003766:	e16b      	b.n	8003a40 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003768:	2201      	movs	r2, #1
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	4013      	ands	r3, r2
 800377a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	429a      	cmp	r2, r3
 8003782:	f040 815a 	bne.w	8003a3a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d00b      	beq.n	80037a6 <HAL_GPIO_Init+0x5a>
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	2b02      	cmp	r3, #2
 8003794:	d007      	beq.n	80037a6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800379a:	2b11      	cmp	r3, #17
 800379c:	d003      	beq.n	80037a6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2b12      	cmp	r3, #18
 80037a4:	d130      	bne.n	8003808 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	2203      	movs	r2, #3
 80037b2:	fa02 f303 	lsl.w	r3, r2, r3
 80037b6:	43db      	mvns	r3, r3
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	4013      	ands	r3, r2
 80037bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	68da      	ldr	r2, [r3, #12]
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	005b      	lsls	r3, r3, #1
 80037c6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	69ba      	ldr	r2, [r7, #24]
 80037d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037dc:	2201      	movs	r2, #1
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	fa02 f303 	lsl.w	r3, r2, r3
 80037e4:	43db      	mvns	r3, r3
 80037e6:	69ba      	ldr	r2, [r7, #24]
 80037e8:	4013      	ands	r3, r2
 80037ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	091b      	lsrs	r3, r3, #4
 80037f2:	f003 0201 	and.w	r2, r3, #1
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4313      	orrs	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	2203      	movs	r2, #3
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	43db      	mvns	r3, r3
 800381a:	69ba      	ldr	r2, [r7, #24]
 800381c:	4013      	ands	r3, r2
 800381e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	689a      	ldr	r2, [r3, #8]
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	fa02 f303 	lsl.w	r3, r2, r3
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	4313      	orrs	r3, r2
 8003830:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	69ba      	ldr	r2, [r7, #24]
 8003836:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	2b02      	cmp	r3, #2
 800383e:	d003      	beq.n	8003848 <HAL_GPIO_Init+0xfc>
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	2b12      	cmp	r3, #18
 8003846:	d123      	bne.n	8003890 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	08da      	lsrs	r2, r3, #3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	3208      	adds	r2, #8
 8003850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003854:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	f003 0307 	and.w	r3, r3, #7
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	220f      	movs	r2, #15
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	43db      	mvns	r3, r3
 8003866:	69ba      	ldr	r2, [r7, #24]
 8003868:	4013      	ands	r3, r2
 800386a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	691a      	ldr	r2, [r3, #16]
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	f003 0307 	and.w	r3, r3, #7
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	fa02 f303 	lsl.w	r3, r2, r3
 800387c:	69ba      	ldr	r2, [r7, #24]
 800387e:	4313      	orrs	r3, r2
 8003880:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	08da      	lsrs	r2, r3, #3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	3208      	adds	r2, #8
 800388a:	69b9      	ldr	r1, [r7, #24]
 800388c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	2203      	movs	r2, #3
 800389c:	fa02 f303 	lsl.w	r3, r2, r3
 80038a0:	43db      	mvns	r3, r3
 80038a2:	69ba      	ldr	r2, [r7, #24]
 80038a4:	4013      	ands	r3, r2
 80038a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f003 0203 	and.w	r2, r3, #3
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	fa02 f303 	lsl.w	r3, r2, r3
 80038b8:	69ba      	ldr	r2, [r7, #24]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	f000 80b4 	beq.w	8003a3a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038d2:	2300      	movs	r3, #0
 80038d4:	60fb      	str	r3, [r7, #12]
 80038d6:	4b5f      	ldr	r3, [pc, #380]	; (8003a54 <HAL_GPIO_Init+0x308>)
 80038d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038da:	4a5e      	ldr	r2, [pc, #376]	; (8003a54 <HAL_GPIO_Init+0x308>)
 80038dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038e0:	6453      	str	r3, [r2, #68]	; 0x44
 80038e2:	4b5c      	ldr	r3, [pc, #368]	; (8003a54 <HAL_GPIO_Init+0x308>)
 80038e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038ea:	60fb      	str	r3, [r7, #12]
 80038ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038ee:	4a5a      	ldr	r2, [pc, #360]	; (8003a58 <HAL_GPIO_Init+0x30c>)
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	089b      	lsrs	r3, r3, #2
 80038f4:	3302      	adds	r3, #2
 80038f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	f003 0303 	and.w	r3, r3, #3
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	220f      	movs	r2, #15
 8003906:	fa02 f303 	lsl.w	r3, r2, r3
 800390a:	43db      	mvns	r3, r3
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	4013      	ands	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a51      	ldr	r2, [pc, #324]	; (8003a5c <HAL_GPIO_Init+0x310>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d02b      	beq.n	8003972 <HAL_GPIO_Init+0x226>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a50      	ldr	r2, [pc, #320]	; (8003a60 <HAL_GPIO_Init+0x314>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d025      	beq.n	800396e <HAL_GPIO_Init+0x222>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a4f      	ldr	r2, [pc, #316]	; (8003a64 <HAL_GPIO_Init+0x318>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d01f      	beq.n	800396a <HAL_GPIO_Init+0x21e>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a4e      	ldr	r2, [pc, #312]	; (8003a68 <HAL_GPIO_Init+0x31c>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d019      	beq.n	8003966 <HAL_GPIO_Init+0x21a>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a4d      	ldr	r2, [pc, #308]	; (8003a6c <HAL_GPIO_Init+0x320>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d013      	beq.n	8003962 <HAL_GPIO_Init+0x216>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a4c      	ldr	r2, [pc, #304]	; (8003a70 <HAL_GPIO_Init+0x324>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d00d      	beq.n	800395e <HAL_GPIO_Init+0x212>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a4b      	ldr	r2, [pc, #300]	; (8003a74 <HAL_GPIO_Init+0x328>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d007      	beq.n	800395a <HAL_GPIO_Init+0x20e>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a4a      	ldr	r2, [pc, #296]	; (8003a78 <HAL_GPIO_Init+0x32c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d101      	bne.n	8003956 <HAL_GPIO_Init+0x20a>
 8003952:	2307      	movs	r3, #7
 8003954:	e00e      	b.n	8003974 <HAL_GPIO_Init+0x228>
 8003956:	2308      	movs	r3, #8
 8003958:	e00c      	b.n	8003974 <HAL_GPIO_Init+0x228>
 800395a:	2306      	movs	r3, #6
 800395c:	e00a      	b.n	8003974 <HAL_GPIO_Init+0x228>
 800395e:	2305      	movs	r3, #5
 8003960:	e008      	b.n	8003974 <HAL_GPIO_Init+0x228>
 8003962:	2304      	movs	r3, #4
 8003964:	e006      	b.n	8003974 <HAL_GPIO_Init+0x228>
 8003966:	2303      	movs	r3, #3
 8003968:	e004      	b.n	8003974 <HAL_GPIO_Init+0x228>
 800396a:	2302      	movs	r3, #2
 800396c:	e002      	b.n	8003974 <HAL_GPIO_Init+0x228>
 800396e:	2301      	movs	r3, #1
 8003970:	e000      	b.n	8003974 <HAL_GPIO_Init+0x228>
 8003972:	2300      	movs	r3, #0
 8003974:	69fa      	ldr	r2, [r7, #28]
 8003976:	f002 0203 	and.w	r2, r2, #3
 800397a:	0092      	lsls	r2, r2, #2
 800397c:	4093      	lsls	r3, r2
 800397e:	69ba      	ldr	r2, [r7, #24]
 8003980:	4313      	orrs	r3, r2
 8003982:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003984:	4934      	ldr	r1, [pc, #208]	; (8003a58 <HAL_GPIO_Init+0x30c>)
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	089b      	lsrs	r3, r3, #2
 800398a:	3302      	adds	r3, #2
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003992:	4b3a      	ldr	r3, [pc, #232]	; (8003a7c <HAL_GPIO_Init+0x330>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	43db      	mvns	r3, r3
 800399c:	69ba      	ldr	r2, [r7, #24]
 800399e:	4013      	ands	r3, r2
 80039a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d003      	beq.n	80039b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80039ae:	69ba      	ldr	r2, [r7, #24]
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039b6:	4a31      	ldr	r2, [pc, #196]	; (8003a7c <HAL_GPIO_Init+0x330>)
 80039b8:	69bb      	ldr	r3, [r7, #24]
 80039ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80039bc:	4b2f      	ldr	r3, [pc, #188]	; (8003a7c <HAL_GPIO_Init+0x330>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	43db      	mvns	r3, r3
 80039c6:	69ba      	ldr	r2, [r7, #24]
 80039c8:	4013      	ands	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d003      	beq.n	80039e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	4313      	orrs	r3, r2
 80039de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039e0:	4a26      	ldr	r2, [pc, #152]	; (8003a7c <HAL_GPIO_Init+0x330>)
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039e6:	4b25      	ldr	r3, [pc, #148]	; (8003a7c <HAL_GPIO_Init+0x330>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	43db      	mvns	r3, r3
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	4013      	ands	r3, r2
 80039f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d003      	beq.n	8003a0a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a0a:	4a1c      	ldr	r2, [pc, #112]	; (8003a7c <HAL_GPIO_Init+0x330>)
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a10:	4b1a      	ldr	r3, [pc, #104]	; (8003a7c <HAL_GPIO_Init+0x330>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	43db      	mvns	r3, r3
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d003      	beq.n	8003a34 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003a2c:	69ba      	ldr	r2, [r7, #24]
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a34:	4a11      	ldr	r2, [pc, #68]	; (8003a7c <HAL_GPIO_Init+0x330>)
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	61fb      	str	r3, [r7, #28]
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	2b0f      	cmp	r3, #15
 8003a44:	f67f ae90 	bls.w	8003768 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a48:	bf00      	nop
 8003a4a:	3724      	adds	r7, #36	; 0x24
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	40023800 	.word	0x40023800
 8003a58:	40013800 	.word	0x40013800
 8003a5c:	40020000 	.word	0x40020000
 8003a60:	40020400 	.word	0x40020400
 8003a64:	40020800 	.word	0x40020800
 8003a68:	40020c00 	.word	0x40020c00
 8003a6c:	40021000 	.word	0x40021000
 8003a70:	40021400 	.word	0x40021400
 8003a74:	40021800 	.word	0x40021800
 8003a78:	40021c00 	.word	0x40021c00
 8003a7c:	40013c00 	.word	0x40013c00

08003a80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	460b      	mov	r3, r1
 8003a8a:	807b      	strh	r3, [r7, #2]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a90:	787b      	ldrb	r3, [r7, #1]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d003      	beq.n	8003a9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a96:	887a      	ldrh	r2, [r7, #2]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a9c:	e003      	b.n	8003aa6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a9e:	887b      	ldrh	r3, [r7, #2]
 8003aa0:	041a      	lsls	r2, r3, #16
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	619a      	str	r2, [r3, #24]
}
 8003aa6:	bf00      	nop
 8003aa8:	370c      	adds	r7, #12
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr

08003ab2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	b083      	sub	sp, #12
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
 8003aba:	460b      	mov	r3, r1
 8003abc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	695a      	ldr	r2, [r3, #20]
 8003ac2:	887b      	ldrh	r3, [r7, #2]
 8003ac4:	401a      	ands	r2, r3
 8003ac6:	887b      	ldrh	r3, [r7, #2]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d104      	bne.n	8003ad6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003acc:	887b      	ldrh	r3, [r7, #2]
 8003ace:	041a      	lsls	r2, r3, #16
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8003ad4:	e002      	b.n	8003adc <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8003ad6:	887a      	ldrh	r2, [r7, #2]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	619a      	str	r2, [r3, #24]
}
 8003adc:	bf00      	nop
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d101      	bne.n	8003afa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e11f      	b.n	8003d3a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d106      	bne.n	8003b14 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f7fe fc02 	bl	8002318 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2224      	movs	r2, #36	; 0x24
 8003b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0201 	bic.w	r2, r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b3a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b4c:	f001 f974 	bl	8004e38 <HAL_RCC_GetPCLK1Freq>
 8003b50:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	4a7b      	ldr	r2, [pc, #492]	; (8003d44 <HAL_I2C_Init+0x25c>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d807      	bhi.n	8003b6c <HAL_I2C_Init+0x84>
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	4a7a      	ldr	r2, [pc, #488]	; (8003d48 <HAL_I2C_Init+0x260>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	bf94      	ite	ls
 8003b64:	2301      	movls	r3, #1
 8003b66:	2300      	movhi	r3, #0
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	e006      	b.n	8003b7a <HAL_I2C_Init+0x92>
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	4a77      	ldr	r2, [pc, #476]	; (8003d4c <HAL_I2C_Init+0x264>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	bf94      	ite	ls
 8003b74:	2301      	movls	r3, #1
 8003b76:	2300      	movhi	r3, #0
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e0db      	b.n	8003d3a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	4a72      	ldr	r2, [pc, #456]	; (8003d50 <HAL_I2C_Init+0x268>)
 8003b86:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8a:	0c9b      	lsrs	r3, r3, #18
 8003b8c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	4a64      	ldr	r2, [pc, #400]	; (8003d44 <HAL_I2C_Init+0x25c>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d802      	bhi.n	8003bbc <HAL_I2C_Init+0xd4>
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	3301      	adds	r3, #1
 8003bba:	e009      	b.n	8003bd0 <HAL_I2C_Init+0xe8>
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003bc2:	fb02 f303 	mul.w	r3, r2, r3
 8003bc6:	4a63      	ldr	r2, [pc, #396]	; (8003d54 <HAL_I2C_Init+0x26c>)
 8003bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bcc:	099b      	lsrs	r3, r3, #6
 8003bce:	3301      	adds	r3, #1
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	6812      	ldr	r2, [r2, #0]
 8003bd4:	430b      	orrs	r3, r1
 8003bd6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003be2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	4956      	ldr	r1, [pc, #344]	; (8003d44 <HAL_I2C_Init+0x25c>)
 8003bec:	428b      	cmp	r3, r1
 8003bee:	d80d      	bhi.n	8003c0c <HAL_I2C_Init+0x124>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	1e59      	subs	r1, r3, #1
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	005b      	lsls	r3, r3, #1
 8003bfa:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bfe:	3301      	adds	r3, #1
 8003c00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c04:	2b04      	cmp	r3, #4
 8003c06:	bf38      	it	cc
 8003c08:	2304      	movcc	r3, #4
 8003c0a:	e04f      	b.n	8003cac <HAL_I2C_Init+0x1c4>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d111      	bne.n	8003c38 <HAL_I2C_Init+0x150>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	1e58      	subs	r0, r3, #1
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6859      	ldr	r1, [r3, #4]
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	005b      	lsls	r3, r3, #1
 8003c20:	440b      	add	r3, r1
 8003c22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c26:	3301      	adds	r3, #1
 8003c28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	bf0c      	ite	eq
 8003c30:	2301      	moveq	r3, #1
 8003c32:	2300      	movne	r3, #0
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	e012      	b.n	8003c5e <HAL_I2C_Init+0x176>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	1e58      	subs	r0, r3, #1
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6859      	ldr	r1, [r3, #4]
 8003c40:	460b      	mov	r3, r1
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	440b      	add	r3, r1
 8003c46:	0099      	lsls	r1, r3, #2
 8003c48:	440b      	add	r3, r1
 8003c4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c4e:	3301      	adds	r3, #1
 8003c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	bf0c      	ite	eq
 8003c58:	2301      	moveq	r3, #1
 8003c5a:	2300      	movne	r3, #0
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <HAL_I2C_Init+0x17e>
 8003c62:	2301      	movs	r3, #1
 8003c64:	e022      	b.n	8003cac <HAL_I2C_Init+0x1c4>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d10e      	bne.n	8003c8c <HAL_I2C_Init+0x1a4>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	1e58      	subs	r0, r3, #1
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6859      	ldr	r1, [r3, #4]
 8003c76:	460b      	mov	r3, r1
 8003c78:	005b      	lsls	r3, r3, #1
 8003c7a:	440b      	add	r3, r1
 8003c7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c80:	3301      	adds	r3, #1
 8003c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c8a:	e00f      	b.n	8003cac <HAL_I2C_Init+0x1c4>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	1e58      	subs	r0, r3, #1
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6859      	ldr	r1, [r3, #4]
 8003c94:	460b      	mov	r3, r1
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	440b      	add	r3, r1
 8003c9a:	0099      	lsls	r1, r3, #2
 8003c9c:	440b      	add	r3, r1
 8003c9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ca8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cac:	6879      	ldr	r1, [r7, #4]
 8003cae:	6809      	ldr	r1, [r1, #0]
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	69da      	ldr	r2, [r3, #28]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	431a      	orrs	r2, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003cda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	6911      	ldr	r1, [r2, #16]
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	68d2      	ldr	r2, [r2, #12]
 8003ce6:	4311      	orrs	r1, r2
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	6812      	ldr	r2, [r2, #0]
 8003cec:	430b      	orrs	r3, r1
 8003cee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	695a      	ldr	r2, [r3, #20]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	699b      	ldr	r3, [r3, #24]
 8003d02:	431a      	orrs	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0201 	orr.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2220      	movs	r2, #32
 8003d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	000186a0 	.word	0x000186a0
 8003d48:	001e847f 	.word	0x001e847f
 8003d4c:	003d08ff 	.word	0x003d08ff
 8003d50:	431bde83 	.word	0x431bde83
 8003d54:	10624dd3 	.word	0x10624dd3

08003d58 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b088      	sub	sp, #32
 8003d5c:	af02      	add	r7, sp, #8
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	607a      	str	r2, [r7, #4]
 8003d62:	461a      	mov	r2, r3
 8003d64:	460b      	mov	r3, r1
 8003d66:	817b      	strh	r3, [r7, #10]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d6c:	f7fe ff84 	bl	8002c78 <HAL_GetTick>
 8003d70:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b20      	cmp	r3, #32
 8003d7c:	f040 80e0 	bne.w	8003f40 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	9300      	str	r3, [sp, #0]
 8003d84:	2319      	movs	r3, #25
 8003d86:	2201      	movs	r2, #1
 8003d88:	4970      	ldr	r1, [pc, #448]	; (8003f4c <HAL_I2C_Master_Transmit+0x1f4>)
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f000 fa92 	bl	80042b4 <I2C_WaitOnFlagUntilTimeout>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003d96:	2302      	movs	r3, #2
 8003d98:	e0d3      	b.n	8003f42 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d101      	bne.n	8003da8 <HAL_I2C_Master_Transmit+0x50>
 8003da4:	2302      	movs	r3, #2
 8003da6:	e0cc      	b.n	8003f42 <HAL_I2C_Master_Transmit+0x1ea>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0301 	and.w	r3, r3, #1
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d007      	beq.n	8003dce <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f042 0201 	orr.w	r2, r2, #1
 8003dcc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ddc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2221      	movs	r2, #33	; 0x21
 8003de2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2210      	movs	r2, #16
 8003dea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	893a      	ldrh	r2, [r7, #8]
 8003dfe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	4a50      	ldr	r2, [pc, #320]	; (8003f50 <HAL_I2C_Master_Transmit+0x1f8>)
 8003e0e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003e10:	8979      	ldrh	r1, [r7, #10]
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	6a3a      	ldr	r2, [r7, #32]
 8003e16:	68f8      	ldr	r0, [r7, #12]
 8003e18:	f000 f9ca 	bl	80041b0 <I2C_MasterRequestWrite>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d001      	beq.n	8003e26 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e08d      	b.n	8003f42 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e26:	2300      	movs	r3, #0
 8003e28:	613b      	str	r3, [r7, #16]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	695b      	ldr	r3, [r3, #20]
 8003e30:	613b      	str	r3, [r7, #16]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	613b      	str	r3, [r7, #16]
 8003e3a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003e3c:	e066      	b.n	8003f0c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e3e:	697a      	ldr	r2, [r7, #20]
 8003e40:	6a39      	ldr	r1, [r7, #32]
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f000 fb0c 	bl	8004460 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d00d      	beq.n	8003e6a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e52:	2b04      	cmp	r3, #4
 8003e54:	d107      	bne.n	8003e66 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e06b      	b.n	8003f42 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6e:	781a      	ldrb	r2, [r3, #0]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	1c5a      	adds	r2, r3, #1
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	3b01      	subs	r3, #1
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e92:	3b01      	subs	r3, #1
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	695b      	ldr	r3, [r3, #20]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b04      	cmp	r3, #4
 8003ea6:	d11b      	bne.n	8003ee0 <HAL_I2C_Master_Transmit+0x188>
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d017      	beq.n	8003ee0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb4:	781a      	ldrb	r2, [r3, #0]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec0:	1c5a      	adds	r2, r3, #1
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	b29a      	uxth	r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ed8:	3b01      	subs	r3, #1
 8003eda:	b29a      	uxth	r2, r3
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	6a39      	ldr	r1, [r7, #32]
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f000 fafc 	bl	80044e2 <I2C_WaitOnBTFFlagUntilTimeout>
 8003eea:	4603      	mov	r3, r0
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00d      	beq.n	8003f0c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef4:	2b04      	cmp	r3, #4
 8003ef6:	d107      	bne.n	8003f08 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f06:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e01a      	b.n	8003f42 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d194      	bne.n	8003e3e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2220      	movs	r2, #32
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	e000      	b.n	8003f42 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003f40:	2302      	movs	r3, #2
  }
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3718      	adds	r7, #24
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	00100002 	.word	0x00100002
 8003f50:	ffff0000 	.word	0xffff0000

08003f54 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b08a      	sub	sp, #40	; 0x28
 8003f58:	af02      	add	r7, sp, #8
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	607a      	str	r2, [r7, #4]
 8003f5e:	603b      	str	r3, [r7, #0]
 8003f60:	460b      	mov	r3, r1
 8003f62:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003f64:	f7fe fe88 	bl	8002c78 <HAL_GetTick>
 8003f68:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b20      	cmp	r3, #32
 8003f78:	f040 8110 	bne.w	800419c <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	9300      	str	r3, [sp, #0]
 8003f80:	2319      	movs	r3, #25
 8003f82:	2201      	movs	r2, #1
 8003f84:	4988      	ldr	r1, [pc, #544]	; (80041a8 <HAL_I2C_IsDeviceReady+0x254>)
 8003f86:	68f8      	ldr	r0, [r7, #12]
 8003f88:	f000 f994 	bl	80042b4 <I2C_WaitOnFlagUntilTimeout>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d001      	beq.n	8003f96 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003f92:	2302      	movs	r3, #2
 8003f94:	e103      	b.n	800419e <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d101      	bne.n	8003fa4 <HAL_I2C_IsDeviceReady+0x50>
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	e0fc      	b.n	800419e <HAL_I2C_IsDeviceReady+0x24a>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d007      	beq.n	8003fca <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f042 0201 	orr.w	r2, r2, #1
 8003fc8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fd8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2224      	movs	r2, #36	; 0x24
 8003fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	4a70      	ldr	r2, [pc, #448]	; (80041ac <HAL_I2C_IsDeviceReady+0x258>)
 8003fec:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ffc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	2200      	movs	r2, #0
 8004006:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 f952 	bl	80042b4 <I2C_WaitOnFlagUntilTimeout>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00c      	beq.n	8004030 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004020:	2b00      	cmp	r3, #0
 8004022:	d003      	beq.n	800402c <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f44f 7200 	mov.w	r2, #512	; 0x200
 800402a:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800402c:	2303      	movs	r3, #3
 800402e:	e0b6      	b.n	800419e <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004030:	897b      	ldrh	r3, [r7, #10]
 8004032:	b2db      	uxtb	r3, r3
 8004034:	461a      	mov	r2, r3
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800403e:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004040:	f7fe fe1a 	bl	8002c78 <HAL_GetTick>
 8004044:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	695b      	ldr	r3, [r3, #20]
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b02      	cmp	r3, #2
 8004052:	bf0c      	ite	eq
 8004054:	2301      	moveq	r3, #1
 8004056:	2300      	movne	r3, #0
 8004058:	b2db      	uxtb	r3, r3
 800405a:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004066:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800406a:	bf0c      	ite	eq
 800406c:	2301      	moveq	r3, #1
 800406e:	2300      	movne	r3, #0
 8004070:	b2db      	uxtb	r3, r3
 8004072:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004074:	e025      	b.n	80040c2 <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004076:	f7fe fdff 	bl	8002c78 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	683a      	ldr	r2, [r7, #0]
 8004082:	429a      	cmp	r2, r3
 8004084:	d302      	bcc.n	800408c <HAL_I2C_IsDeviceReady+0x138>
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d103      	bne.n	8004094 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	22a0      	movs	r2, #160	; 0xa0
 8004090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b02      	cmp	r3, #2
 80040a0:	bf0c      	ite	eq
 80040a2:	2301      	moveq	r3, #1
 80040a4:	2300      	movne	r3, #0
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040b8:	bf0c      	ite	eq
 80040ba:	2301      	moveq	r3, #1
 80040bc:	2300      	movne	r3, #0
 80040be:	b2db      	uxtb	r3, r3
 80040c0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2ba0      	cmp	r3, #160	; 0xa0
 80040cc:	d005      	beq.n	80040da <HAL_I2C_IsDeviceReady+0x186>
 80040ce:	7dfb      	ldrb	r3, [r7, #23]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d102      	bne.n	80040da <HAL_I2C_IsDeviceReady+0x186>
 80040d4:	7dbb      	ldrb	r3, [r7, #22]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d0cd      	beq.n	8004076 <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2220      	movs	r2, #32
 80040de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	695b      	ldr	r3, [r3, #20]
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d129      	bne.n	8004144 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040fe:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004100:	2300      	movs	r3, #0
 8004102:	613b      	str	r3, [r7, #16]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	613b      	str	r3, [r7, #16]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	613b      	str	r3, [r7, #16]
 8004114:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	9300      	str	r3, [sp, #0]
 800411a:	2319      	movs	r3, #25
 800411c:	2201      	movs	r2, #1
 800411e:	4922      	ldr	r1, [pc, #136]	; (80041a8 <HAL_I2C_IsDeviceReady+0x254>)
 8004120:	68f8      	ldr	r0, [r7, #12]
 8004122:	f000 f8c7 	bl	80042b4 <I2C_WaitOnFlagUntilTimeout>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e036      	b.n	800419e <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2220      	movs	r2, #32
 8004134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004140:	2300      	movs	r3, #0
 8004142:	e02c      	b.n	800419e <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004152:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800415c:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	9300      	str	r3, [sp, #0]
 8004162:	2319      	movs	r3, #25
 8004164:	2201      	movs	r2, #1
 8004166:	4910      	ldr	r1, [pc, #64]	; (80041a8 <HAL_I2C_IsDeviceReady+0x254>)
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	f000 f8a3 	bl	80042b4 <I2C_WaitOnFlagUntilTimeout>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d001      	beq.n	8004178 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e012      	b.n	800419e <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	3301      	adds	r3, #1
 800417c:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800417e:	69ba      	ldr	r2, [r7, #24]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	429a      	cmp	r2, r3
 8004184:	f4ff af33 	bcc.w	8003fee <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2220      	movs	r2, #32
 800418c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e000      	b.n	800419e <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 800419c:	2302      	movs	r3, #2
  }
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3720      	adds	r7, #32
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	00100002 	.word	0x00100002
 80041ac:	ffff0000 	.word	0xffff0000

080041b0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b088      	sub	sp, #32
 80041b4:	af02      	add	r7, sp, #8
 80041b6:	60f8      	str	r0, [r7, #12]
 80041b8:	607a      	str	r2, [r7, #4]
 80041ba:	603b      	str	r3, [r7, #0]
 80041bc:	460b      	mov	r3, r1
 80041be:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	2b08      	cmp	r3, #8
 80041ca:	d006      	beq.n	80041da <I2C_MasterRequestWrite+0x2a>
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d003      	beq.n	80041da <I2C_MasterRequestWrite+0x2a>
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80041d8:	d108      	bne.n	80041ec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041e8:	601a      	str	r2, [r3, #0]
 80041ea:	e00b      	b.n	8004204 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f0:	2b12      	cmp	r3, #18
 80041f2:	d107      	bne.n	8004204 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004202:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	9300      	str	r3, [sp, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	f000 f84f 	bl	80042b4 <I2C_WaitOnFlagUntilTimeout>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00c      	beq.n	8004236 <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004230:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e035      	b.n	80042a2 <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800423e:	d108      	bne.n	8004252 <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004240:	897b      	ldrh	r3, [r7, #10]
 8004242:	b2db      	uxtb	r3, r3
 8004244:	461a      	mov	r2, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800424e:	611a      	str	r2, [r3, #16]
 8004250:	e01b      	b.n	800428a <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004252:	897b      	ldrh	r3, [r7, #10]
 8004254:	11db      	asrs	r3, r3, #7
 8004256:	b2db      	uxtb	r3, r3
 8004258:	f003 0306 	and.w	r3, r3, #6
 800425c:	b2db      	uxtb	r3, r3
 800425e:	f063 030f 	orn	r3, r3, #15
 8004262:	b2da      	uxtb	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	490f      	ldr	r1, [pc, #60]	; (80042ac <I2C_MasterRequestWrite+0xfc>)
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f000 f876 	bl	8004362 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e010      	b.n	80042a2 <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004280:	897b      	ldrh	r3, [r7, #10]
 8004282:	b2da      	uxtb	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	4908      	ldr	r1, [pc, #32]	; (80042b0 <I2C_MasterRequestWrite+0x100>)
 8004290:	68f8      	ldr	r0, [r7, #12]
 8004292:	f000 f866 	bl	8004362 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d001      	beq.n	80042a0 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e000      	b.n	80042a2 <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3718      	adds	r7, #24
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	00010008 	.word	0x00010008
 80042b0:	00010002 	.word	0x00010002

080042b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	603b      	str	r3, [r7, #0]
 80042c0:	4613      	mov	r3, r2
 80042c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042c4:	e025      	b.n	8004312 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042cc:	d021      	beq.n	8004312 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ce:	f7fe fcd3 	bl	8002c78 <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	683a      	ldr	r2, [r7, #0]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d302      	bcc.n	80042e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d116      	bne.n	8004312 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2220      	movs	r2, #32
 80042ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fe:	f043 0220 	orr.w	r2, r3, #32
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e023      	b.n	800435a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	0c1b      	lsrs	r3, r3, #16
 8004316:	b2db      	uxtb	r3, r3
 8004318:	2b01      	cmp	r3, #1
 800431a:	d10d      	bne.n	8004338 <I2C_WaitOnFlagUntilTimeout+0x84>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	695b      	ldr	r3, [r3, #20]
 8004322:	43da      	mvns	r2, r3
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	4013      	ands	r3, r2
 8004328:	b29b      	uxth	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	bf0c      	ite	eq
 800432e:	2301      	moveq	r3, #1
 8004330:	2300      	movne	r3, #0
 8004332:	b2db      	uxtb	r3, r3
 8004334:	461a      	mov	r2, r3
 8004336:	e00c      	b.n	8004352 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	699b      	ldr	r3, [r3, #24]
 800433e:	43da      	mvns	r2, r3
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	4013      	ands	r3, r2
 8004344:	b29b      	uxth	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	bf0c      	ite	eq
 800434a:	2301      	moveq	r3, #1
 800434c:	2300      	movne	r3, #0
 800434e:	b2db      	uxtb	r3, r3
 8004350:	461a      	mov	r2, r3
 8004352:	79fb      	ldrb	r3, [r7, #7]
 8004354:	429a      	cmp	r2, r3
 8004356:	d0b6      	beq.n	80042c6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}

08004362 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004362:	b580      	push	{r7, lr}
 8004364:	b084      	sub	sp, #16
 8004366:	af00      	add	r7, sp, #0
 8004368:	60f8      	str	r0, [r7, #12]
 800436a:	60b9      	str	r1, [r7, #8]
 800436c:	607a      	str	r2, [r7, #4]
 800436e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004370:	e051      	b.n	8004416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	695b      	ldr	r3, [r3, #20]
 8004378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800437c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004380:	d123      	bne.n	80043ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004390:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800439a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2200      	movs	r2, #0
 80043a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2220      	movs	r2, #32
 80043a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b6:	f043 0204 	orr.w	r2, r3, #4
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e046      	b.n	8004458 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d0:	d021      	beq.n	8004416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043d2:	f7fe fc51 	bl	8002c78 <HAL_GetTick>
 80043d6:	4602      	mov	r2, r0
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d302      	bcc.n	80043e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d116      	bne.n	8004416 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2220      	movs	r2, #32
 80043f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004402:	f043 0220 	orr.w	r2, r3, #32
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e020      	b.n	8004458 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	0c1b      	lsrs	r3, r3, #16
 800441a:	b2db      	uxtb	r3, r3
 800441c:	2b01      	cmp	r3, #1
 800441e:	d10c      	bne.n	800443a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	695b      	ldr	r3, [r3, #20]
 8004426:	43da      	mvns	r2, r3
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	4013      	ands	r3, r2
 800442c:	b29b      	uxth	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	bf14      	ite	ne
 8004432:	2301      	movne	r3, #1
 8004434:	2300      	moveq	r3, #0
 8004436:	b2db      	uxtb	r3, r3
 8004438:	e00b      	b.n	8004452 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	43da      	mvns	r2, r3
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	4013      	ands	r3, r2
 8004446:	b29b      	uxth	r3, r3
 8004448:	2b00      	cmp	r3, #0
 800444a:	bf14      	ite	ne
 800444c:	2301      	movne	r3, #1
 800444e:	2300      	moveq	r3, #0
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d18d      	bne.n	8004372 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004456:	2300      	movs	r3, #0
}
 8004458:	4618      	mov	r0, r3
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800446c:	e02d      	b.n	80044ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800446e:	68f8      	ldr	r0, [r7, #12]
 8004470:	f000 f878 	bl	8004564 <I2C_IsAcknowledgeFailed>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e02d      	b.n	80044da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004484:	d021      	beq.n	80044ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004486:	f7fe fbf7 	bl	8002c78 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	429a      	cmp	r2, r3
 8004494:	d302      	bcc.n	800449c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d116      	bne.n	80044ca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2220      	movs	r2, #32
 80044a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b6:	f043 0220 	orr.w	r2, r3, #32
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e007      	b.n	80044da <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044d4:	2b80      	cmp	r3, #128	; 0x80
 80044d6:	d1ca      	bne.n	800446e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b084      	sub	sp, #16
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	60f8      	str	r0, [r7, #12]
 80044ea:	60b9      	str	r1, [r7, #8]
 80044ec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044ee:	e02d      	b.n	800454c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f000 f837 	bl	8004564 <I2C_IsAcknowledgeFailed>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d001      	beq.n	8004500 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e02d      	b.n	800455c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004506:	d021      	beq.n	800454c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004508:	f7fe fbb6 	bl	8002c78 <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	68ba      	ldr	r2, [r7, #8]
 8004514:	429a      	cmp	r2, r3
 8004516:	d302      	bcc.n	800451e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d116      	bne.n	800454c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2200      	movs	r2, #0
 8004522:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2220      	movs	r2, #32
 8004528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004538:	f043 0220 	orr.w	r2, r3, #32
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e007      	b.n	800455c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	f003 0304 	and.w	r3, r3, #4
 8004556:	2b04      	cmp	r3, #4
 8004558:	d1ca      	bne.n	80044f0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3710      	adds	r7, #16
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004576:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800457a:	d11b      	bne.n	80045b4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004584:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2220      	movs	r2, #32
 8004590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a0:	f043 0204 	orr.w	r2, r3, #4
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e000      	b.n	80045b6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	370c      	adds	r7, #12
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
	...

080045c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e25b      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d075      	beq.n	80046ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045e2:	4ba3      	ldr	r3, [pc, #652]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f003 030c 	and.w	r3, r3, #12
 80045ea:	2b04      	cmp	r3, #4
 80045ec:	d00c      	beq.n	8004608 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045ee:	4ba0      	ldr	r3, [pc, #640]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045f6:	2b08      	cmp	r3, #8
 80045f8:	d112      	bne.n	8004620 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045fa:	4b9d      	ldr	r3, [pc, #628]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004602:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004606:	d10b      	bne.n	8004620 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004608:	4b99      	ldr	r3, [pc, #612]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d05b      	beq.n	80046cc <HAL_RCC_OscConfig+0x108>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d157      	bne.n	80046cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e236      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004628:	d106      	bne.n	8004638 <HAL_RCC_OscConfig+0x74>
 800462a:	4b91      	ldr	r3, [pc, #580]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a90      	ldr	r2, [pc, #576]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004630:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004634:	6013      	str	r3, [r2, #0]
 8004636:	e01d      	b.n	8004674 <HAL_RCC_OscConfig+0xb0>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004640:	d10c      	bne.n	800465c <HAL_RCC_OscConfig+0x98>
 8004642:	4b8b      	ldr	r3, [pc, #556]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a8a      	ldr	r2, [pc, #552]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004648:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800464c:	6013      	str	r3, [r2, #0]
 800464e:	4b88      	ldr	r3, [pc, #544]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a87      	ldr	r2, [pc, #540]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004654:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004658:	6013      	str	r3, [r2, #0]
 800465a:	e00b      	b.n	8004674 <HAL_RCC_OscConfig+0xb0>
 800465c:	4b84      	ldr	r3, [pc, #528]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a83      	ldr	r2, [pc, #524]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004662:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004666:	6013      	str	r3, [r2, #0]
 8004668:	4b81      	ldr	r3, [pc, #516]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a80      	ldr	r2, [pc, #512]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 800466e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004672:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d013      	beq.n	80046a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800467c:	f7fe fafc 	bl	8002c78 <HAL_GetTick>
 8004680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004682:	e008      	b.n	8004696 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004684:	f7fe faf8 	bl	8002c78 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	2b64      	cmp	r3, #100	; 0x64
 8004690:	d901      	bls.n	8004696 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e1fb      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004696:	4b76      	ldr	r3, [pc, #472]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d0f0      	beq.n	8004684 <HAL_RCC_OscConfig+0xc0>
 80046a2:	e014      	b.n	80046ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046a4:	f7fe fae8 	bl	8002c78 <HAL_GetTick>
 80046a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046aa:	e008      	b.n	80046be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046ac:	f7fe fae4 	bl	8002c78 <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	2b64      	cmp	r3, #100	; 0x64
 80046b8:	d901      	bls.n	80046be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	e1e7      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046be:	4b6c      	ldr	r3, [pc, #432]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d1f0      	bne.n	80046ac <HAL_RCC_OscConfig+0xe8>
 80046ca:	e000      	b.n	80046ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d063      	beq.n	80047a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046da:	4b65      	ldr	r3, [pc, #404]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f003 030c 	and.w	r3, r3, #12
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00b      	beq.n	80046fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046e6:	4b62      	ldr	r3, [pc, #392]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046ee:	2b08      	cmp	r3, #8
 80046f0:	d11c      	bne.n	800472c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046f2:	4b5f      	ldr	r3, [pc, #380]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d116      	bne.n	800472c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046fe:	4b5c      	ldr	r3, [pc, #368]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b00      	cmp	r3, #0
 8004708:	d005      	beq.n	8004716 <HAL_RCC_OscConfig+0x152>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	2b01      	cmp	r3, #1
 8004710:	d001      	beq.n	8004716 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e1bb      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004716:	4b56      	ldr	r3, [pc, #344]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	4952      	ldr	r1, [pc, #328]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004726:	4313      	orrs	r3, r2
 8004728:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800472a:	e03a      	b.n	80047a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d020      	beq.n	8004776 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004734:	4b4f      	ldr	r3, [pc, #316]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004736:	2201      	movs	r2, #1
 8004738:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800473a:	f7fe fa9d 	bl	8002c78 <HAL_GetTick>
 800473e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004740:	e008      	b.n	8004754 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004742:	f7fe fa99 	bl	8002c78 <HAL_GetTick>
 8004746:	4602      	mov	r2, r0
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	2b02      	cmp	r3, #2
 800474e:	d901      	bls.n	8004754 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e19c      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004754:	4b46      	ldr	r3, [pc, #280]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d0f0      	beq.n	8004742 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004760:	4b43      	ldr	r3, [pc, #268]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	00db      	lsls	r3, r3, #3
 800476e:	4940      	ldr	r1, [pc, #256]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004770:	4313      	orrs	r3, r2
 8004772:	600b      	str	r3, [r1, #0]
 8004774:	e015      	b.n	80047a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004776:	4b3f      	ldr	r3, [pc, #252]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800477c:	f7fe fa7c 	bl	8002c78 <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004782:	e008      	b.n	8004796 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004784:	f7fe fa78 	bl	8002c78 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b02      	cmp	r3, #2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e17b      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004796:	4b36      	ldr	r3, [pc, #216]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1f0      	bne.n	8004784 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0308 	and.w	r3, r3, #8
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d030      	beq.n	8004810 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d016      	beq.n	80047e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047b6:	4b30      	ldr	r3, [pc, #192]	; (8004878 <HAL_RCC_OscConfig+0x2b4>)
 80047b8:	2201      	movs	r2, #1
 80047ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047bc:	f7fe fa5c 	bl	8002c78 <HAL_GetTick>
 80047c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047c2:	e008      	b.n	80047d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047c4:	f7fe fa58 	bl	8002c78 <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d901      	bls.n	80047d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e15b      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047d6:	4b26      	ldr	r3, [pc, #152]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 80047d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047da:	f003 0302 	and.w	r3, r3, #2
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d0f0      	beq.n	80047c4 <HAL_RCC_OscConfig+0x200>
 80047e2:	e015      	b.n	8004810 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047e4:	4b24      	ldr	r3, [pc, #144]	; (8004878 <HAL_RCC_OscConfig+0x2b4>)
 80047e6:	2200      	movs	r2, #0
 80047e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047ea:	f7fe fa45 	bl	8002c78 <HAL_GetTick>
 80047ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047f0:	e008      	b.n	8004804 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047f2:	f7fe fa41 	bl	8002c78 <HAL_GetTick>
 80047f6:	4602      	mov	r2, r0
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	1ad3      	subs	r3, r2, r3
 80047fc:	2b02      	cmp	r3, #2
 80047fe:	d901      	bls.n	8004804 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004800:	2303      	movs	r3, #3
 8004802:	e144      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004804:	4b1a      	ldr	r3, [pc, #104]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004806:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004808:	f003 0302 	and.w	r3, r3, #2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d1f0      	bne.n	80047f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0304 	and.w	r3, r3, #4
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 80a0 	beq.w	800495e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800481e:	2300      	movs	r3, #0
 8004820:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004822:	4b13      	ldr	r3, [pc, #76]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10f      	bne.n	800484e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800482e:	2300      	movs	r3, #0
 8004830:	60bb      	str	r3, [r7, #8]
 8004832:	4b0f      	ldr	r3, [pc, #60]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004836:	4a0e      	ldr	r2, [pc, #56]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800483c:	6413      	str	r3, [r2, #64]	; 0x40
 800483e:	4b0c      	ldr	r3, [pc, #48]	; (8004870 <HAL_RCC_OscConfig+0x2ac>)
 8004840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004846:	60bb      	str	r3, [r7, #8]
 8004848:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800484a:	2301      	movs	r3, #1
 800484c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800484e:	4b0b      	ldr	r3, [pc, #44]	; (800487c <HAL_RCC_OscConfig+0x2b8>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004856:	2b00      	cmp	r3, #0
 8004858:	d121      	bne.n	800489e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800485a:	4b08      	ldr	r3, [pc, #32]	; (800487c <HAL_RCC_OscConfig+0x2b8>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a07      	ldr	r2, [pc, #28]	; (800487c <HAL_RCC_OscConfig+0x2b8>)
 8004860:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004864:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004866:	f7fe fa07 	bl	8002c78 <HAL_GetTick>
 800486a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800486c:	e011      	b.n	8004892 <HAL_RCC_OscConfig+0x2ce>
 800486e:	bf00      	nop
 8004870:	40023800 	.word	0x40023800
 8004874:	42470000 	.word	0x42470000
 8004878:	42470e80 	.word	0x42470e80
 800487c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004880:	f7fe f9fa 	bl	8002c78 <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	2b02      	cmp	r3, #2
 800488c:	d901      	bls.n	8004892 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e0fd      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004892:	4b81      	ldr	r3, [pc, #516]	; (8004a98 <HAL_RCC_OscConfig+0x4d4>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800489a:	2b00      	cmp	r3, #0
 800489c:	d0f0      	beq.n	8004880 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d106      	bne.n	80048b4 <HAL_RCC_OscConfig+0x2f0>
 80048a6:	4b7d      	ldr	r3, [pc, #500]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 80048a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048aa:	4a7c      	ldr	r2, [pc, #496]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 80048ac:	f043 0301 	orr.w	r3, r3, #1
 80048b0:	6713      	str	r3, [r2, #112]	; 0x70
 80048b2:	e01c      	b.n	80048ee <HAL_RCC_OscConfig+0x32a>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	2b05      	cmp	r3, #5
 80048ba:	d10c      	bne.n	80048d6 <HAL_RCC_OscConfig+0x312>
 80048bc:	4b77      	ldr	r3, [pc, #476]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 80048be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c0:	4a76      	ldr	r2, [pc, #472]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 80048c2:	f043 0304 	orr.w	r3, r3, #4
 80048c6:	6713      	str	r3, [r2, #112]	; 0x70
 80048c8:	4b74      	ldr	r3, [pc, #464]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 80048ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048cc:	4a73      	ldr	r2, [pc, #460]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 80048ce:	f043 0301 	orr.w	r3, r3, #1
 80048d2:	6713      	str	r3, [r2, #112]	; 0x70
 80048d4:	e00b      	b.n	80048ee <HAL_RCC_OscConfig+0x32a>
 80048d6:	4b71      	ldr	r3, [pc, #452]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 80048d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048da:	4a70      	ldr	r2, [pc, #448]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 80048dc:	f023 0301 	bic.w	r3, r3, #1
 80048e0:	6713      	str	r3, [r2, #112]	; 0x70
 80048e2:	4b6e      	ldr	r3, [pc, #440]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 80048e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e6:	4a6d      	ldr	r2, [pc, #436]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 80048e8:	f023 0304 	bic.w	r3, r3, #4
 80048ec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d015      	beq.n	8004922 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048f6:	f7fe f9bf 	bl	8002c78 <HAL_GetTick>
 80048fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048fc:	e00a      	b.n	8004914 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048fe:	f7fe f9bb 	bl	8002c78 <HAL_GetTick>
 8004902:	4602      	mov	r2, r0
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	f241 3288 	movw	r2, #5000	; 0x1388
 800490c:	4293      	cmp	r3, r2
 800490e:	d901      	bls.n	8004914 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e0bc      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004914:	4b61      	ldr	r3, [pc, #388]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 8004916:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004918:	f003 0302 	and.w	r3, r3, #2
 800491c:	2b00      	cmp	r3, #0
 800491e:	d0ee      	beq.n	80048fe <HAL_RCC_OscConfig+0x33a>
 8004920:	e014      	b.n	800494c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004922:	f7fe f9a9 	bl	8002c78 <HAL_GetTick>
 8004926:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004928:	e00a      	b.n	8004940 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800492a:	f7fe f9a5 	bl	8002c78 <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	f241 3288 	movw	r2, #5000	; 0x1388
 8004938:	4293      	cmp	r3, r2
 800493a:	d901      	bls.n	8004940 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e0a6      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004940:	4b56      	ldr	r3, [pc, #344]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 8004942:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004944:	f003 0302 	and.w	r3, r3, #2
 8004948:	2b00      	cmp	r3, #0
 800494a:	d1ee      	bne.n	800492a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800494c:	7dfb      	ldrb	r3, [r7, #23]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d105      	bne.n	800495e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004952:	4b52      	ldr	r3, [pc, #328]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 8004954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004956:	4a51      	ldr	r2, [pc, #324]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 8004958:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800495c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	2b00      	cmp	r3, #0
 8004964:	f000 8092 	beq.w	8004a8c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004968:	4b4c      	ldr	r3, [pc, #304]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	f003 030c 	and.w	r3, r3, #12
 8004970:	2b08      	cmp	r3, #8
 8004972:	d05c      	beq.n	8004a2e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	2b02      	cmp	r3, #2
 800497a:	d141      	bne.n	8004a00 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800497c:	4b48      	ldr	r3, [pc, #288]	; (8004aa0 <HAL_RCC_OscConfig+0x4dc>)
 800497e:	2200      	movs	r2, #0
 8004980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004982:	f7fe f979 	bl	8002c78 <HAL_GetTick>
 8004986:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004988:	e008      	b.n	800499c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800498a:	f7fe f975 	bl	8002c78 <HAL_GetTick>
 800498e:	4602      	mov	r2, r0
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	2b02      	cmp	r3, #2
 8004996:	d901      	bls.n	800499c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e078      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800499c:	4b3f      	ldr	r3, [pc, #252]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d1f0      	bne.n	800498a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	69da      	ldr	r2, [r3, #28]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a1b      	ldr	r3, [r3, #32]
 80049b0:	431a      	orrs	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b6:	019b      	lsls	r3, r3, #6
 80049b8:	431a      	orrs	r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049be:	085b      	lsrs	r3, r3, #1
 80049c0:	3b01      	subs	r3, #1
 80049c2:	041b      	lsls	r3, r3, #16
 80049c4:	431a      	orrs	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ca:	061b      	lsls	r3, r3, #24
 80049cc:	4933      	ldr	r1, [pc, #204]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049d2:	4b33      	ldr	r3, [pc, #204]	; (8004aa0 <HAL_RCC_OscConfig+0x4dc>)
 80049d4:	2201      	movs	r2, #1
 80049d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d8:	f7fe f94e 	bl	8002c78 <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049de:	e008      	b.n	80049f2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049e0:	f7fe f94a 	bl	8002c78 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e04d      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049f2:	4b2a      	ldr	r3, [pc, #168]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0f0      	beq.n	80049e0 <HAL_RCC_OscConfig+0x41c>
 80049fe:	e045      	b.n	8004a8c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a00:	4b27      	ldr	r3, [pc, #156]	; (8004aa0 <HAL_RCC_OscConfig+0x4dc>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a06:	f7fe f937 	bl	8002c78 <HAL_GetTick>
 8004a0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a0c:	e008      	b.n	8004a20 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a0e:	f7fe f933 	bl	8002c78 <HAL_GetTick>
 8004a12:	4602      	mov	r2, r0
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d901      	bls.n	8004a20 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e036      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a20:	4b1e      	ldr	r3, [pc, #120]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d1f0      	bne.n	8004a0e <HAL_RCC_OscConfig+0x44a>
 8004a2c:	e02e      	b.n	8004a8c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d101      	bne.n	8004a3a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e029      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a3a:	4b18      	ldr	r3, [pc, #96]	; (8004a9c <HAL_RCC_OscConfig+0x4d8>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	69db      	ldr	r3, [r3, #28]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d11c      	bne.n	8004a88 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d115      	bne.n	8004a88 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a62:	4013      	ands	r3, r2
 8004a64:	687a      	ldr	r2, [r7, #4]
 8004a66:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d10d      	bne.n	8004a88 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d106      	bne.n	8004a88 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d001      	beq.n	8004a8c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e000      	b.n	8004a8e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3718      	adds	r7, #24
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	40007000 	.word	0x40007000
 8004a9c:	40023800 	.word	0x40023800
 8004aa0:	42470060 	.word	0x42470060

08004aa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d101      	bne.n	8004ab8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e0cc      	b.n	8004c52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ab8:	4b68      	ldr	r3, [pc, #416]	; (8004c5c <HAL_RCC_ClockConfig+0x1b8>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 030f 	and.w	r3, r3, #15
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d90c      	bls.n	8004ae0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ac6:	4b65      	ldr	r3, [pc, #404]	; (8004c5c <HAL_RCC_ClockConfig+0x1b8>)
 8004ac8:	683a      	ldr	r2, [r7, #0]
 8004aca:	b2d2      	uxtb	r2, r2
 8004acc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ace:	4b63      	ldr	r3, [pc, #396]	; (8004c5c <HAL_RCC_ClockConfig+0x1b8>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f003 030f 	and.w	r3, r3, #15
 8004ad6:	683a      	ldr	r2, [r7, #0]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d001      	beq.n	8004ae0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e0b8      	b.n	8004c52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0302 	and.w	r3, r3, #2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d020      	beq.n	8004b2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0304 	and.w	r3, r3, #4
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d005      	beq.n	8004b04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004af8:	4b59      	ldr	r3, [pc, #356]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	4a58      	ldr	r2, [pc, #352]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004afe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004b02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0308 	and.w	r3, r3, #8
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d005      	beq.n	8004b1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b10:	4b53      	ldr	r3, [pc, #332]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	4a52      	ldr	r2, [pc, #328]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004b16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b1c:	4b50      	ldr	r3, [pc, #320]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	494d      	ldr	r1, [pc, #308]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0301 	and.w	r3, r3, #1
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d044      	beq.n	8004bc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d107      	bne.n	8004b52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b42:	4b47      	ldr	r3, [pc, #284]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d119      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e07f      	b.n	8004c52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d003      	beq.n	8004b62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b5e:	2b03      	cmp	r3, #3
 8004b60:	d107      	bne.n	8004b72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b62:	4b3f      	ldr	r3, [pc, #252]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d109      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e06f      	b.n	8004c52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b72:	4b3b      	ldr	r3, [pc, #236]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e067      	b.n	8004c52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b82:	4b37      	ldr	r3, [pc, #220]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f023 0203 	bic.w	r2, r3, #3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	4934      	ldr	r1, [pc, #208]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b94:	f7fe f870 	bl	8002c78 <HAL_GetTick>
 8004b98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b9a:	e00a      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b9c:	f7fe f86c 	bl	8002c78 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e04f      	b.n	8004c52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bb2:	4b2b      	ldr	r3, [pc, #172]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f003 020c 	and.w	r2, r3, #12
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d1eb      	bne.n	8004b9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004bc4:	4b25      	ldr	r3, [pc, #148]	; (8004c5c <HAL_RCC_ClockConfig+0x1b8>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 030f 	and.w	r3, r3, #15
 8004bcc:	683a      	ldr	r2, [r7, #0]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d20c      	bcs.n	8004bec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bd2:	4b22      	ldr	r3, [pc, #136]	; (8004c5c <HAL_RCC_ClockConfig+0x1b8>)
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	b2d2      	uxtb	r2, r2
 8004bd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bda:	4b20      	ldr	r3, [pc, #128]	; (8004c5c <HAL_RCC_ClockConfig+0x1b8>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 030f 	and.w	r3, r3, #15
 8004be2:	683a      	ldr	r2, [r7, #0]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d001      	beq.n	8004bec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004be8:	2301      	movs	r3, #1
 8004bea:	e032      	b.n	8004c52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0304 	and.w	r3, r3, #4
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d008      	beq.n	8004c0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bf8:	4b19      	ldr	r3, [pc, #100]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	4916      	ldr	r1, [pc, #88]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0308 	and.w	r3, r3, #8
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d009      	beq.n	8004c2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c16:	4b12      	ldr	r3, [pc, #72]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	691b      	ldr	r3, [r3, #16]
 8004c22:	00db      	lsls	r3, r3, #3
 8004c24:	490e      	ldr	r1, [pc, #56]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c2a:	f000 f821 	bl	8004c70 <HAL_RCC_GetSysClockFreq>
 8004c2e:	4601      	mov	r1, r0
 8004c30:	4b0b      	ldr	r3, [pc, #44]	; (8004c60 <HAL_RCC_ClockConfig+0x1bc>)
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	091b      	lsrs	r3, r3, #4
 8004c36:	f003 030f 	and.w	r3, r3, #15
 8004c3a:	4a0a      	ldr	r2, [pc, #40]	; (8004c64 <HAL_RCC_ClockConfig+0x1c0>)
 8004c3c:	5cd3      	ldrb	r3, [r2, r3]
 8004c3e:	fa21 f303 	lsr.w	r3, r1, r3
 8004c42:	4a09      	ldr	r2, [pc, #36]	; (8004c68 <HAL_RCC_ClockConfig+0x1c4>)
 8004c44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c46:	4b09      	ldr	r3, [pc, #36]	; (8004c6c <HAL_RCC_ClockConfig+0x1c8>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7fd ffd0 	bl	8002bf0 <HAL_InitTick>

  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3710      	adds	r7, #16
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	40023c00 	.word	0x40023c00
 8004c60:	40023800 	.word	0x40023800
 8004c64:	08009988 	.word	0x08009988
 8004c68:	20000008 	.word	0x20000008
 8004c6c:	2000000c 	.word	0x2000000c

08004c70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c76:	2300      	movs	r3, #0
 8004c78:	607b      	str	r3, [r7, #4]
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60fb      	str	r3, [r7, #12]
 8004c7e:	2300      	movs	r3, #0
 8004c80:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004c82:	2300      	movs	r3, #0
 8004c84:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c86:	4b63      	ldr	r3, [pc, #396]	; (8004e14 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f003 030c 	and.w	r3, r3, #12
 8004c8e:	2b04      	cmp	r3, #4
 8004c90:	d007      	beq.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x32>
 8004c92:	2b08      	cmp	r3, #8
 8004c94:	d008      	beq.n	8004ca8 <HAL_RCC_GetSysClockFreq+0x38>
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	f040 80b4 	bne.w	8004e04 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c9c:	4b5e      	ldr	r3, [pc, #376]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004c9e:	60bb      	str	r3, [r7, #8]
       break;
 8004ca0:	e0b3      	b.n	8004e0a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ca2:	4b5e      	ldr	r3, [pc, #376]	; (8004e1c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004ca4:	60bb      	str	r3, [r7, #8]
      break;
 8004ca6:	e0b0      	b.n	8004e0a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ca8:	4b5a      	ldr	r3, [pc, #360]	; (8004e14 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004cb0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cb2:	4b58      	ldr	r3, [pc, #352]	; (8004e14 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d04a      	beq.n	8004d54 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cbe:	4b55      	ldr	r3, [pc, #340]	; (8004e14 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	099b      	lsrs	r3, r3, #6
 8004cc4:	f04f 0400 	mov.w	r4, #0
 8004cc8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004ccc:	f04f 0200 	mov.w	r2, #0
 8004cd0:	ea03 0501 	and.w	r5, r3, r1
 8004cd4:	ea04 0602 	and.w	r6, r4, r2
 8004cd8:	4629      	mov	r1, r5
 8004cda:	4632      	mov	r2, r6
 8004cdc:	f04f 0300 	mov.w	r3, #0
 8004ce0:	f04f 0400 	mov.w	r4, #0
 8004ce4:	0154      	lsls	r4, r2, #5
 8004ce6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004cea:	014b      	lsls	r3, r1, #5
 8004cec:	4619      	mov	r1, r3
 8004cee:	4622      	mov	r2, r4
 8004cf0:	1b49      	subs	r1, r1, r5
 8004cf2:	eb62 0206 	sbc.w	r2, r2, r6
 8004cf6:	f04f 0300 	mov.w	r3, #0
 8004cfa:	f04f 0400 	mov.w	r4, #0
 8004cfe:	0194      	lsls	r4, r2, #6
 8004d00:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004d04:	018b      	lsls	r3, r1, #6
 8004d06:	1a5b      	subs	r3, r3, r1
 8004d08:	eb64 0402 	sbc.w	r4, r4, r2
 8004d0c:	f04f 0100 	mov.w	r1, #0
 8004d10:	f04f 0200 	mov.w	r2, #0
 8004d14:	00e2      	lsls	r2, r4, #3
 8004d16:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004d1a:	00d9      	lsls	r1, r3, #3
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	4614      	mov	r4, r2
 8004d20:	195b      	adds	r3, r3, r5
 8004d22:	eb44 0406 	adc.w	r4, r4, r6
 8004d26:	f04f 0100 	mov.w	r1, #0
 8004d2a:	f04f 0200 	mov.w	r2, #0
 8004d2e:	0262      	lsls	r2, r4, #9
 8004d30:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004d34:	0259      	lsls	r1, r3, #9
 8004d36:	460b      	mov	r3, r1
 8004d38:	4614      	mov	r4, r2
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	4621      	mov	r1, r4
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f04f 0400 	mov.w	r4, #0
 8004d44:	461a      	mov	r2, r3
 8004d46:	4623      	mov	r3, r4
 8004d48:	f7fb feda 	bl	8000b00 <__aeabi_uldivmod>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	460c      	mov	r4, r1
 8004d50:	60fb      	str	r3, [r7, #12]
 8004d52:	e049      	b.n	8004de8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d54:	4b2f      	ldr	r3, [pc, #188]	; (8004e14 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	099b      	lsrs	r3, r3, #6
 8004d5a:	f04f 0400 	mov.w	r4, #0
 8004d5e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004d62:	f04f 0200 	mov.w	r2, #0
 8004d66:	ea03 0501 	and.w	r5, r3, r1
 8004d6a:	ea04 0602 	and.w	r6, r4, r2
 8004d6e:	4629      	mov	r1, r5
 8004d70:	4632      	mov	r2, r6
 8004d72:	f04f 0300 	mov.w	r3, #0
 8004d76:	f04f 0400 	mov.w	r4, #0
 8004d7a:	0154      	lsls	r4, r2, #5
 8004d7c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004d80:	014b      	lsls	r3, r1, #5
 8004d82:	4619      	mov	r1, r3
 8004d84:	4622      	mov	r2, r4
 8004d86:	1b49      	subs	r1, r1, r5
 8004d88:	eb62 0206 	sbc.w	r2, r2, r6
 8004d8c:	f04f 0300 	mov.w	r3, #0
 8004d90:	f04f 0400 	mov.w	r4, #0
 8004d94:	0194      	lsls	r4, r2, #6
 8004d96:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004d9a:	018b      	lsls	r3, r1, #6
 8004d9c:	1a5b      	subs	r3, r3, r1
 8004d9e:	eb64 0402 	sbc.w	r4, r4, r2
 8004da2:	f04f 0100 	mov.w	r1, #0
 8004da6:	f04f 0200 	mov.w	r2, #0
 8004daa:	00e2      	lsls	r2, r4, #3
 8004dac:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004db0:	00d9      	lsls	r1, r3, #3
 8004db2:	460b      	mov	r3, r1
 8004db4:	4614      	mov	r4, r2
 8004db6:	195b      	adds	r3, r3, r5
 8004db8:	eb44 0406 	adc.w	r4, r4, r6
 8004dbc:	f04f 0100 	mov.w	r1, #0
 8004dc0:	f04f 0200 	mov.w	r2, #0
 8004dc4:	02a2      	lsls	r2, r4, #10
 8004dc6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004dca:	0299      	lsls	r1, r3, #10
 8004dcc:	460b      	mov	r3, r1
 8004dce:	4614      	mov	r4, r2
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	4621      	mov	r1, r4
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f04f 0400 	mov.w	r4, #0
 8004dda:	461a      	mov	r2, r3
 8004ddc:	4623      	mov	r3, r4
 8004dde:	f7fb fe8f 	bl	8000b00 <__aeabi_uldivmod>
 8004de2:	4603      	mov	r3, r0
 8004de4:	460c      	mov	r4, r1
 8004de6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004de8:	4b0a      	ldr	r3, [pc, #40]	; (8004e14 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	0c1b      	lsrs	r3, r3, #16
 8004dee:	f003 0303 	and.w	r3, r3, #3
 8004df2:	3301      	adds	r3, #1
 8004df4:	005b      	lsls	r3, r3, #1
 8004df6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e00:	60bb      	str	r3, [r7, #8]
      break;
 8004e02:	e002      	b.n	8004e0a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e04:	4b04      	ldr	r3, [pc, #16]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004e06:	60bb      	str	r3, [r7, #8]
      break;
 8004e08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e0a:	68bb      	ldr	r3, [r7, #8]
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3714      	adds	r7, #20
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e14:	40023800 	.word	0x40023800
 8004e18:	00f42400 	.word	0x00f42400
 8004e1c:	007a1200 	.word	0x007a1200

08004e20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e20:	b480      	push	{r7}
 8004e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e24:	4b03      	ldr	r3, [pc, #12]	; (8004e34 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e26:	681b      	ldr	r3, [r3, #0]
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	20000008 	.word	0x20000008

08004e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004e3c:	f7ff fff0 	bl	8004e20 <HAL_RCC_GetHCLKFreq>
 8004e40:	4601      	mov	r1, r0
 8004e42:	4b05      	ldr	r3, [pc, #20]	; (8004e58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	0a9b      	lsrs	r3, r3, #10
 8004e48:	f003 0307 	and.w	r3, r3, #7
 8004e4c:	4a03      	ldr	r2, [pc, #12]	; (8004e5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e4e:	5cd3      	ldrb	r3, [r2, r3]
 8004e50:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	40023800 	.word	0x40023800
 8004e5c:	08009998 	.word	0x08009998

08004e60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004e64:	f7ff ffdc 	bl	8004e20 <HAL_RCC_GetHCLKFreq>
 8004e68:	4601      	mov	r1, r0
 8004e6a:	4b05      	ldr	r3, [pc, #20]	; (8004e80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	0b5b      	lsrs	r3, r3, #13
 8004e70:	f003 0307 	and.w	r3, r3, #7
 8004e74:	4a03      	ldr	r2, [pc, #12]	; (8004e84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e76:	5cd3      	ldrb	r3, [r2, r3]
 8004e78:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	bd80      	pop	{r7, pc}
 8004e80:	40023800 	.word	0x40023800
 8004e84:	08009998 	.word	0x08009998

08004e88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d101      	bne.n	8004e9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e056      	b.n	8004f48 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d106      	bne.n	8004eba <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f7fd facf 	bl	8002458 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2202      	movs	r2, #2
 8004ebe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ed0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	685a      	ldr	r2, [r3, #4]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	431a      	orrs	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	431a      	orrs	r2, r3
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	691b      	ldr	r3, [r3, #16]
 8004ee6:	431a      	orrs	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	695b      	ldr	r3, [r3, #20]
 8004eec:	431a      	orrs	r2, r3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	699b      	ldr	r3, [r3, #24]
 8004ef2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	69db      	ldr	r3, [r3, #28]
 8004efc:	431a      	orrs	r2, r3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a1b      	ldr	r3, [r3, #32]
 8004f02:	ea42 0103 	orr.w	r1, r2, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	430a      	orrs	r2, r1
 8004f10:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	0c1b      	lsrs	r3, r3, #16
 8004f18:	f003 0104 	and.w	r1, r3, #4
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	430a      	orrs	r2, r1
 8004f26:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	69da      	ldr	r2, [r3, #28]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f36:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2201      	movs	r2, #1
 8004f42:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3708      	adds	r7, #8
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b082      	sub	sp, #8
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e01d      	b.n	8004f9e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d106      	bne.n	8004f7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f7fd fb50 	bl	800261c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2202      	movs	r2, #2
 8004f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	3304      	adds	r3, #4
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	4610      	mov	r0, r2
 8004f90:	f000 fbce 	bl	8005730 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3708      	adds	r7, #8
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}

08004fa6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b085      	sub	sp, #20
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68da      	ldr	r2, [r3, #12]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f042 0201 	orr.w	r2, r2, #1
 8004fbc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f003 0307 	and.w	r3, r3, #7
 8004fc8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2b06      	cmp	r3, #6
 8004fce:	d007      	beq.n	8004fe0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f042 0201 	orr.w	r2, r2, #1
 8004fde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3714      	adds	r7, #20
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr

08004fee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004fee:	b580      	push	{r7, lr}
 8004ff0:	b082      	sub	sp, #8
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e01d      	b.n	800503c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005006:	b2db      	uxtb	r3, r3
 8005008:	2b00      	cmp	r3, #0
 800500a:	d106      	bne.n	800501a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f7fd fb81 	bl	800271c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2202      	movs	r2, #2
 800501e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	3304      	adds	r3, #4
 800502a:	4619      	mov	r1, r3
 800502c:	4610      	mov	r0, r2
 800502e:	f000 fb7f 	bl	8005730 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2201      	movs	r2, #1
 8005036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800503a:	2300      	movs	r3, #0
}
 800503c:	4618      	mov	r0, r3
 800503e:	3708      	adds	r7, #8
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}

08005044 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d101      	bne.n	8005056 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e01d      	b.n	8005092 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800505c:	b2db      	uxtb	r3, r3
 800505e:	2b00      	cmp	r3, #0
 8005060:	d106      	bne.n	8005070 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f7fd fa5c 	bl	8002528 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2202      	movs	r2, #2
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	3304      	adds	r3, #4
 8005080:	4619      	mov	r1, r3
 8005082:	4610      	mov	r0, r2
 8005084:	f000 fb54 	bl	8005730 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	3708      	adds	r7, #8
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}

0800509a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b082      	sub	sp, #8
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d122      	bne.n	80050f6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68db      	ldr	r3, [r3, #12]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d11b      	bne.n	80050f6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f06f 0202 	mvn.w	r2, #2
 80050c6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	699b      	ldr	r3, [r3, #24]
 80050d4:	f003 0303 	and.w	r3, r3, #3
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 fb08 	bl	80056f2 <HAL_TIM_IC_CaptureCallback>
 80050e2:	e005      	b.n	80050f0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 fafa 	bl	80056de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 fb0b 	bl	8005706 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	691b      	ldr	r3, [r3, #16]
 80050fc:	f003 0304 	and.w	r3, r3, #4
 8005100:	2b04      	cmp	r3, #4
 8005102:	d122      	bne.n	800514a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f003 0304 	and.w	r3, r3, #4
 800510e:	2b04      	cmp	r3, #4
 8005110:	d11b      	bne.n	800514a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f06f 0204 	mvn.w	r2, #4
 800511a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2202      	movs	r2, #2
 8005120:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	699b      	ldr	r3, [r3, #24]
 8005128:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800512c:	2b00      	cmp	r3, #0
 800512e:	d003      	beq.n	8005138 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 fade 	bl	80056f2 <HAL_TIM_IC_CaptureCallback>
 8005136:	e005      	b.n	8005144 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 fad0 	bl	80056de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 fae1 	bl	8005706 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	f003 0308 	and.w	r3, r3, #8
 8005154:	2b08      	cmp	r3, #8
 8005156:	d122      	bne.n	800519e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	f003 0308 	and.w	r3, r3, #8
 8005162:	2b08      	cmp	r3, #8
 8005164:	d11b      	bne.n	800519e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f06f 0208 	mvn.w	r2, #8
 800516e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2204      	movs	r2, #4
 8005174:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	69db      	ldr	r3, [r3, #28]
 800517c:	f003 0303 	and.w	r3, r3, #3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d003      	beq.n	800518c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 fab4 	bl	80056f2 <HAL_TIM_IC_CaptureCallback>
 800518a:	e005      	b.n	8005198 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 faa6 	bl	80056de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 fab7 	bl	8005706 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	691b      	ldr	r3, [r3, #16]
 80051a4:	f003 0310 	and.w	r3, r3, #16
 80051a8:	2b10      	cmp	r3, #16
 80051aa:	d122      	bne.n	80051f2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	f003 0310 	and.w	r3, r3, #16
 80051b6:	2b10      	cmp	r3, #16
 80051b8:	d11b      	bne.n	80051f2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f06f 0210 	mvn.w	r2, #16
 80051c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2208      	movs	r2, #8
 80051c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	69db      	ldr	r3, [r3, #28]
 80051d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d003      	beq.n	80051e0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 fa8a 	bl	80056f2 <HAL_TIM_IC_CaptureCallback>
 80051de:	e005      	b.n	80051ec <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f000 fa7c 	bl	80056de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 fa8d 	bl	8005706 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	f003 0301 	and.w	r3, r3, #1
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d10e      	bne.n	800521e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b01      	cmp	r3, #1
 800520c:	d107      	bne.n	800521e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f06f 0201 	mvn.w	r2, #1
 8005216:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f7fb fe29 	bl	8000e70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005228:	2b80      	cmp	r3, #128	; 0x80
 800522a:	d10e      	bne.n	800524a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005236:	2b80      	cmp	r3, #128	; 0x80
 8005238:	d107      	bne.n	800524a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005242:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 ff0d 	bl	8006064 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005254:	2b40      	cmp	r3, #64	; 0x40
 8005256:	d10e      	bne.n	8005276 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005262:	2b40      	cmp	r3, #64	; 0x40
 8005264:	d107      	bne.n	8005276 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800526e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 fa52 	bl	800571a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	f003 0320 	and.w	r3, r3, #32
 8005280:	2b20      	cmp	r3, #32
 8005282:	d10e      	bne.n	80052a2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	f003 0320 	and.w	r3, r3, #32
 800528e:	2b20      	cmp	r3, #32
 8005290:	d107      	bne.n	80052a2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f06f 0220 	mvn.w	r2, #32
 800529a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 fed7 	bl	8006050 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052a2:	bf00      	nop
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}

080052aa <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b084      	sub	sp, #16
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	60f8      	str	r0, [r7, #12]
 80052b2:	60b9      	str	r1, [r7, #8]
 80052b4:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d101      	bne.n	80052c4 <HAL_TIM_IC_ConfigChannel+0x1a>
 80052c0:	2302      	movs	r3, #2
 80052c2:	e08a      	b.n	80053da <HAL_TIM_IC_ConfigChannel+0x130>
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2202      	movs	r2, #2
 80052d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d11b      	bne.n	8005312 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6818      	ldr	r0, [r3, #0]
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	6819      	ldr	r1, [r3, #0]
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	685a      	ldr	r2, [r3, #4]
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	f000 fc71 	bl	8005bd0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	699a      	ldr	r2, [r3, #24]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f022 020c 	bic.w	r2, r2, #12
 80052fc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	6999      	ldr	r1, [r3, #24]
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	689a      	ldr	r2, [r3, #8]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	430a      	orrs	r2, r1
 800530e:	619a      	str	r2, [r3, #24]
 8005310:	e05a      	b.n	80053c8 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2b04      	cmp	r3, #4
 8005316:	d11c      	bne.n	8005352 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6818      	ldr	r0, [r3, #0]
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	6819      	ldr	r1, [r3, #0]
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	685a      	ldr	r2, [r3, #4]
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	f000 fcf5 	bl	8005d16 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	699a      	ldr	r2, [r3, #24]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800533a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6999      	ldr	r1, [r3, #24]
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	689b      	ldr	r3, [r3, #8]
 8005346:	021a      	lsls	r2, r3, #8
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	430a      	orrs	r2, r1
 800534e:	619a      	str	r2, [r3, #24]
 8005350:	e03a      	b.n	80053c8 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2b08      	cmp	r3, #8
 8005356:	d11b      	bne.n	8005390 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6818      	ldr	r0, [r3, #0]
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	6819      	ldr	r1, [r3, #0]
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	685a      	ldr	r2, [r3, #4]
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	f000 fd42 	bl	8005df0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	69da      	ldr	r2, [r3, #28]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f022 020c 	bic.w	r2, r2, #12
 800537a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	69d9      	ldr	r1, [r3, #28]
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	689a      	ldr	r2, [r3, #8]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	430a      	orrs	r2, r1
 800538c:	61da      	str	r2, [r3, #28]
 800538e:	e01b      	b.n	80053c8 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6818      	ldr	r0, [r3, #0]
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	6819      	ldr	r1, [r3, #0]
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	f000 fd62 	bl	8005e68 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	69da      	ldr	r2, [r3, #28]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80053b2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	69d9      	ldr	r1, [r3, #28]
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	021a      	lsls	r2, r3, #8
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	430a      	orrs	r2, r1
 80053c6:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3710      	adds	r7, #16
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
	...

080053e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d101      	bne.n	80053fe <HAL_TIM_PWM_ConfigChannel+0x1a>
 80053fa:	2302      	movs	r3, #2
 80053fc:	e0b4      	b.n	8005568 <HAL_TIM_PWM_ConfigChannel+0x184>
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2201      	movs	r2, #1
 8005402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2202      	movs	r2, #2
 800540a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2b0c      	cmp	r3, #12
 8005412:	f200 809f 	bhi.w	8005554 <HAL_TIM_PWM_ConfigChannel+0x170>
 8005416:	a201      	add	r2, pc, #4	; (adr r2, 800541c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800541c:	08005451 	.word	0x08005451
 8005420:	08005555 	.word	0x08005555
 8005424:	08005555 	.word	0x08005555
 8005428:	08005555 	.word	0x08005555
 800542c:	08005491 	.word	0x08005491
 8005430:	08005555 	.word	0x08005555
 8005434:	08005555 	.word	0x08005555
 8005438:	08005555 	.word	0x08005555
 800543c:	080054d3 	.word	0x080054d3
 8005440:	08005555 	.word	0x08005555
 8005444:	08005555 	.word	0x08005555
 8005448:	08005555 	.word	0x08005555
 800544c:	08005513 	.word	0x08005513
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68b9      	ldr	r1, [r7, #8]
 8005456:	4618      	mov	r0, r3
 8005458:	f000 fa0a 	bl	8005870 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	699a      	ldr	r2, [r3, #24]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f042 0208 	orr.w	r2, r2, #8
 800546a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	699a      	ldr	r2, [r3, #24]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0204 	bic.w	r2, r2, #4
 800547a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6999      	ldr	r1, [r3, #24]
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	691a      	ldr	r2, [r3, #16]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	430a      	orrs	r2, r1
 800548c:	619a      	str	r2, [r3, #24]
      break;
 800548e:	e062      	b.n	8005556 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68b9      	ldr	r1, [r7, #8]
 8005496:	4618      	mov	r0, r3
 8005498:	f000 fa5a 	bl	8005950 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	699a      	ldr	r2, [r3, #24]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	699a      	ldr	r2, [r3, #24]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6999      	ldr	r1, [r3, #24]
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	021a      	lsls	r2, r3, #8
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	430a      	orrs	r2, r1
 80054ce:	619a      	str	r2, [r3, #24]
      break;
 80054d0:	e041      	b.n	8005556 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68b9      	ldr	r1, [r7, #8]
 80054d8:	4618      	mov	r0, r3
 80054da:	f000 faaf 	bl	8005a3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	69da      	ldr	r2, [r3, #28]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f042 0208 	orr.w	r2, r2, #8
 80054ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	69da      	ldr	r2, [r3, #28]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f022 0204 	bic.w	r2, r2, #4
 80054fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69d9      	ldr	r1, [r3, #28]
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	691a      	ldr	r2, [r3, #16]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	61da      	str	r2, [r3, #28]
      break;
 8005510:	e021      	b.n	8005556 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68b9      	ldr	r1, [r7, #8]
 8005518:	4618      	mov	r0, r3
 800551a:	f000 fb03 	bl	8005b24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	69da      	ldr	r2, [r3, #28]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800552c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	69da      	ldr	r2, [r3, #28]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800553c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	69d9      	ldr	r1, [r3, #28]
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	691b      	ldr	r3, [r3, #16]
 8005548:	021a      	lsls	r2, r3, #8
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	430a      	orrs	r2, r1
 8005550:	61da      	str	r2, [r3, #28]
      break;
 8005552:	e000      	b.n	8005556 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005554:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2201      	movs	r2, #1
 800555a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005566:	2300      	movs	r3, #0
}
 8005568:	4618      	mov	r0, r3
 800556a:	3710      	adds	r7, #16
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005580:	2b01      	cmp	r3, #1
 8005582:	d101      	bne.n	8005588 <HAL_TIM_ConfigClockSource+0x18>
 8005584:	2302      	movs	r3, #2
 8005586:	e0a6      	b.n	80056d6 <HAL_TIM_ConfigClockSource+0x166>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2202      	movs	r2, #2
 8005594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80055a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055ae:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68fa      	ldr	r2, [r7, #12]
 80055b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2b40      	cmp	r3, #64	; 0x40
 80055be:	d067      	beq.n	8005690 <HAL_TIM_ConfigClockSource+0x120>
 80055c0:	2b40      	cmp	r3, #64	; 0x40
 80055c2:	d80b      	bhi.n	80055dc <HAL_TIM_ConfigClockSource+0x6c>
 80055c4:	2b10      	cmp	r3, #16
 80055c6:	d073      	beq.n	80056b0 <HAL_TIM_ConfigClockSource+0x140>
 80055c8:	2b10      	cmp	r3, #16
 80055ca:	d802      	bhi.n	80055d2 <HAL_TIM_ConfigClockSource+0x62>
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d06f      	beq.n	80056b0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80055d0:	e078      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80055d2:	2b20      	cmp	r3, #32
 80055d4:	d06c      	beq.n	80056b0 <HAL_TIM_ConfigClockSource+0x140>
 80055d6:	2b30      	cmp	r3, #48	; 0x30
 80055d8:	d06a      	beq.n	80056b0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80055da:	e073      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80055dc:	2b70      	cmp	r3, #112	; 0x70
 80055de:	d00d      	beq.n	80055fc <HAL_TIM_ConfigClockSource+0x8c>
 80055e0:	2b70      	cmp	r3, #112	; 0x70
 80055e2:	d804      	bhi.n	80055ee <HAL_TIM_ConfigClockSource+0x7e>
 80055e4:	2b50      	cmp	r3, #80	; 0x50
 80055e6:	d033      	beq.n	8005650 <HAL_TIM_ConfigClockSource+0xe0>
 80055e8:	2b60      	cmp	r3, #96	; 0x60
 80055ea:	d041      	beq.n	8005670 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80055ec:	e06a      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80055ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055f2:	d066      	beq.n	80056c2 <HAL_TIM_ConfigClockSource+0x152>
 80055f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055f8:	d017      	beq.n	800562a <HAL_TIM_ConfigClockSource+0xba>
      break;
 80055fa:	e063      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6818      	ldr	r0, [r3, #0]
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	6899      	ldr	r1, [r3, #8]
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	685a      	ldr	r2, [r3, #4]
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	f000 fc84 	bl	8005f18 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800561e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	609a      	str	r2, [r3, #8]
      break;
 8005628:	e04c      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6818      	ldr	r0, [r3, #0]
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	6899      	ldr	r1, [r3, #8]
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	685a      	ldr	r2, [r3, #4]
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	f000 fc6d 	bl	8005f18 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	689a      	ldr	r2, [r3, #8]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800564c:	609a      	str	r2, [r3, #8]
      break;
 800564e:	e039      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6818      	ldr	r0, [r3, #0]
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	6859      	ldr	r1, [r3, #4]
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	461a      	mov	r2, r3
 800565e:	f000 fb2b 	bl	8005cb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2150      	movs	r1, #80	; 0x50
 8005668:	4618      	mov	r0, r3
 800566a:	f000 fc3a 	bl	8005ee2 <TIM_ITRx_SetConfig>
      break;
 800566e:	e029      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6818      	ldr	r0, [r3, #0]
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	6859      	ldr	r1, [r3, #4]
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	461a      	mov	r2, r3
 800567e:	f000 fb87 	bl	8005d90 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2160      	movs	r1, #96	; 0x60
 8005688:	4618      	mov	r0, r3
 800568a:	f000 fc2a 	bl	8005ee2 <TIM_ITRx_SetConfig>
      break;
 800568e:	e019      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6818      	ldr	r0, [r3, #0]
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	6859      	ldr	r1, [r3, #4]
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	461a      	mov	r2, r3
 800569e:	f000 fb0b 	bl	8005cb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2140      	movs	r1, #64	; 0x40
 80056a8:	4618      	mov	r0, r3
 80056aa:	f000 fc1a 	bl	8005ee2 <TIM_ITRx_SetConfig>
      break;
 80056ae:	e009      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4619      	mov	r1, r3
 80056ba:	4610      	mov	r0, r2
 80056bc:	f000 fc11 	bl	8005ee2 <TIM_ITRx_SetConfig>
      break;
 80056c0:	e000      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80056c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056de:	b480      	push	{r7}
 80056e0:	b083      	sub	sp, #12
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056e6:	bf00      	nop
 80056e8:	370c      	adds	r7, #12
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr

080056f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80056f2:	b480      	push	{r7}
 80056f4:	b083      	sub	sp, #12
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80056fa:	bf00      	nop
 80056fc:	370c      	adds	r7, #12
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr

08005706 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005706:	b480      	push	{r7}
 8005708:	b083      	sub	sp, #12
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800570e:	bf00      	nop
 8005710:	370c      	adds	r7, #12
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr

0800571a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800571a:	b480      	push	{r7}
 800571c:	b083      	sub	sp, #12
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005722:	bf00      	nop
 8005724:	370c      	adds	r7, #12
 8005726:	46bd      	mov	sp, r7
 8005728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572c:	4770      	bx	lr
	...

08005730 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005730:	b480      	push	{r7}
 8005732:	b085      	sub	sp, #20
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
 8005738:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a40      	ldr	r2, [pc, #256]	; (8005844 <TIM_Base_SetConfig+0x114>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d013      	beq.n	8005770 <TIM_Base_SetConfig+0x40>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800574e:	d00f      	beq.n	8005770 <TIM_Base_SetConfig+0x40>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a3d      	ldr	r2, [pc, #244]	; (8005848 <TIM_Base_SetConfig+0x118>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d00b      	beq.n	8005770 <TIM_Base_SetConfig+0x40>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4a3c      	ldr	r2, [pc, #240]	; (800584c <TIM_Base_SetConfig+0x11c>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d007      	beq.n	8005770 <TIM_Base_SetConfig+0x40>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a3b      	ldr	r2, [pc, #236]	; (8005850 <TIM_Base_SetConfig+0x120>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d003      	beq.n	8005770 <TIM_Base_SetConfig+0x40>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a3a      	ldr	r2, [pc, #232]	; (8005854 <TIM_Base_SetConfig+0x124>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d108      	bne.n	8005782 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	68fa      	ldr	r2, [r7, #12]
 800577e:	4313      	orrs	r3, r2
 8005780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a2f      	ldr	r2, [pc, #188]	; (8005844 <TIM_Base_SetConfig+0x114>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d02b      	beq.n	80057e2 <TIM_Base_SetConfig+0xb2>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005790:	d027      	beq.n	80057e2 <TIM_Base_SetConfig+0xb2>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a2c      	ldr	r2, [pc, #176]	; (8005848 <TIM_Base_SetConfig+0x118>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d023      	beq.n	80057e2 <TIM_Base_SetConfig+0xb2>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a2b      	ldr	r2, [pc, #172]	; (800584c <TIM_Base_SetConfig+0x11c>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d01f      	beq.n	80057e2 <TIM_Base_SetConfig+0xb2>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a2a      	ldr	r2, [pc, #168]	; (8005850 <TIM_Base_SetConfig+0x120>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d01b      	beq.n	80057e2 <TIM_Base_SetConfig+0xb2>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a29      	ldr	r2, [pc, #164]	; (8005854 <TIM_Base_SetConfig+0x124>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d017      	beq.n	80057e2 <TIM_Base_SetConfig+0xb2>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a28      	ldr	r2, [pc, #160]	; (8005858 <TIM_Base_SetConfig+0x128>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d013      	beq.n	80057e2 <TIM_Base_SetConfig+0xb2>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a27      	ldr	r2, [pc, #156]	; (800585c <TIM_Base_SetConfig+0x12c>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d00f      	beq.n	80057e2 <TIM_Base_SetConfig+0xb2>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a26      	ldr	r2, [pc, #152]	; (8005860 <TIM_Base_SetConfig+0x130>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d00b      	beq.n	80057e2 <TIM_Base_SetConfig+0xb2>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a25      	ldr	r2, [pc, #148]	; (8005864 <TIM_Base_SetConfig+0x134>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d007      	beq.n	80057e2 <TIM_Base_SetConfig+0xb2>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a24      	ldr	r2, [pc, #144]	; (8005868 <TIM_Base_SetConfig+0x138>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d003      	beq.n	80057e2 <TIM_Base_SetConfig+0xb2>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a23      	ldr	r2, [pc, #140]	; (800586c <TIM_Base_SetConfig+0x13c>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d108      	bne.n	80057f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	4313      	orrs	r3, r2
 8005800:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	689a      	ldr	r2, [r3, #8]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4a0a      	ldr	r2, [pc, #40]	; (8005844 <TIM_Base_SetConfig+0x114>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d003      	beq.n	8005828 <TIM_Base_SetConfig+0xf8>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a0c      	ldr	r2, [pc, #48]	; (8005854 <TIM_Base_SetConfig+0x124>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d103      	bne.n	8005830 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	691a      	ldr	r2, [r3, #16]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	615a      	str	r2, [r3, #20]
}
 8005836:	bf00      	nop
 8005838:	3714      	adds	r7, #20
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	40010000 	.word	0x40010000
 8005848:	40000400 	.word	0x40000400
 800584c:	40000800 	.word	0x40000800
 8005850:	40000c00 	.word	0x40000c00
 8005854:	40010400 	.word	0x40010400
 8005858:	40014000 	.word	0x40014000
 800585c:	40014400 	.word	0x40014400
 8005860:	40014800 	.word	0x40014800
 8005864:	40001800 	.word	0x40001800
 8005868:	40001c00 	.word	0x40001c00
 800586c:	40002000 	.word	0x40002000

08005870 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005870:	b480      	push	{r7}
 8005872:	b087      	sub	sp, #28
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a1b      	ldr	r3, [r3, #32]
 800587e:	f023 0201 	bic.w	r2, r3, #1
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a1b      	ldr	r3, [r3, #32]
 800588a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	699b      	ldr	r3, [r3, #24]
 8005896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800589e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f023 0303 	bic.w	r3, r3, #3
 80058a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	f023 0302 	bic.w	r3, r3, #2
 80058b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a20      	ldr	r2, [pc, #128]	; (8005948 <TIM_OC1_SetConfig+0xd8>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d003      	beq.n	80058d4 <TIM_OC1_SetConfig+0x64>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a1f      	ldr	r2, [pc, #124]	; (800594c <TIM_OC1_SetConfig+0xdc>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d10c      	bne.n	80058ee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	f023 0308 	bic.w	r3, r3, #8
 80058da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	697a      	ldr	r2, [r7, #20]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	f023 0304 	bic.w	r3, r3, #4
 80058ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	4a15      	ldr	r2, [pc, #84]	; (8005948 <TIM_OC1_SetConfig+0xd8>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d003      	beq.n	80058fe <TIM_OC1_SetConfig+0x8e>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	4a14      	ldr	r2, [pc, #80]	; (800594c <TIM_OC1_SetConfig+0xdc>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d111      	bne.n	8005922 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005904:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800590c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	693a      	ldr	r2, [r7, #16]
 8005914:	4313      	orrs	r3, r2
 8005916:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	699b      	ldr	r3, [r3, #24]
 800591c:	693a      	ldr	r2, [r7, #16]
 800591e:	4313      	orrs	r3, r2
 8005920:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	693a      	ldr	r2, [r7, #16]
 8005926:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	68fa      	ldr	r2, [r7, #12]
 800592c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	685a      	ldr	r2, [r3, #4]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	697a      	ldr	r2, [r7, #20]
 800593a:	621a      	str	r2, [r3, #32]
}
 800593c:	bf00      	nop
 800593e:	371c      	adds	r7, #28
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr
 8005948:	40010000 	.word	0x40010000
 800594c:	40010400 	.word	0x40010400

08005950 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005950:	b480      	push	{r7}
 8005952:	b087      	sub	sp, #28
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a1b      	ldr	r3, [r3, #32]
 800595e:	f023 0210 	bic.w	r2, r3, #16
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800597e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005986:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	021b      	lsls	r3, r3, #8
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	4313      	orrs	r3, r2
 8005992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	f023 0320 	bic.w	r3, r3, #32
 800599a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	011b      	lsls	r3, r3, #4
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	4a22      	ldr	r2, [pc, #136]	; (8005a34 <TIM_OC2_SetConfig+0xe4>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d003      	beq.n	80059b8 <TIM_OC2_SetConfig+0x68>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	4a21      	ldr	r2, [pc, #132]	; (8005a38 <TIM_OC2_SetConfig+0xe8>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d10d      	bne.n	80059d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	011b      	lsls	r3, r3, #4
 80059c6:	697a      	ldr	r2, [r7, #20]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a17      	ldr	r2, [pc, #92]	; (8005a34 <TIM_OC2_SetConfig+0xe4>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d003      	beq.n	80059e4 <TIM_OC2_SetConfig+0x94>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a16      	ldr	r2, [pc, #88]	; (8005a38 <TIM_OC2_SetConfig+0xe8>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d113      	bne.n	8005a0c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	695b      	ldr	r3, [r3, #20]
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	693a      	ldr	r2, [r7, #16]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	693a      	ldr	r2, [r7, #16]
 8005a10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685a      	ldr	r2, [r3, #4]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	697a      	ldr	r2, [r7, #20]
 8005a24:	621a      	str	r2, [r3, #32]
}
 8005a26:	bf00      	nop
 8005a28:	371c      	adds	r7, #28
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	40010000 	.word	0x40010000
 8005a38:	40010400 	.word	0x40010400

08005a3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b087      	sub	sp, #28
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a1b      	ldr	r3, [r3, #32]
 8005a4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a1b      	ldr	r3, [r3, #32]
 8005a56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	69db      	ldr	r3, [r3, #28]
 8005a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f023 0303 	bic.w	r3, r3, #3
 8005a72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	021b      	lsls	r3, r3, #8
 8005a8c:	697a      	ldr	r2, [r7, #20]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a21      	ldr	r2, [pc, #132]	; (8005b1c <TIM_OC3_SetConfig+0xe0>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d003      	beq.n	8005aa2 <TIM_OC3_SetConfig+0x66>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a20      	ldr	r2, [pc, #128]	; (8005b20 <TIM_OC3_SetConfig+0xe4>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d10d      	bne.n	8005abe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005aa8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	021b      	lsls	r3, r3, #8
 8005ab0:	697a      	ldr	r2, [r7, #20]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005abc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a16      	ldr	r2, [pc, #88]	; (8005b1c <TIM_OC3_SetConfig+0xe0>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d003      	beq.n	8005ace <TIM_OC3_SetConfig+0x92>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a15      	ldr	r2, [pc, #84]	; (8005b20 <TIM_OC3_SetConfig+0xe4>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d113      	bne.n	8005af6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ad4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005adc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	695b      	ldr	r3, [r3, #20]
 8005ae2:	011b      	lsls	r3, r3, #4
 8005ae4:	693a      	ldr	r2, [r7, #16]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	699b      	ldr	r3, [r3, #24]
 8005aee:	011b      	lsls	r3, r3, #4
 8005af0:	693a      	ldr	r2, [r7, #16]
 8005af2:	4313      	orrs	r3, r2
 8005af4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	693a      	ldr	r2, [r7, #16]
 8005afa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	685a      	ldr	r2, [r3, #4]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	697a      	ldr	r2, [r7, #20]
 8005b0e:	621a      	str	r2, [r3, #32]
}
 8005b10:	bf00      	nop
 8005b12:	371c      	adds	r7, #28
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr
 8005b1c:	40010000 	.word	0x40010000
 8005b20:	40010400 	.word	0x40010400

08005b24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b087      	sub	sp, #28
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a1b      	ldr	r3, [r3, #32]
 8005b3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	69db      	ldr	r3, [r3, #28]
 8005b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	021b      	lsls	r3, r3, #8
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	031b      	lsls	r3, r3, #12
 8005b76:	693a      	ldr	r2, [r7, #16]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a12      	ldr	r2, [pc, #72]	; (8005bc8 <TIM_OC4_SetConfig+0xa4>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d003      	beq.n	8005b8c <TIM_OC4_SetConfig+0x68>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a11      	ldr	r2, [pc, #68]	; (8005bcc <TIM_OC4_SetConfig+0xa8>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d109      	bne.n	8005ba0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	695b      	ldr	r3, [r3, #20]
 8005b98:	019b      	lsls	r3, r3, #6
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	697a      	ldr	r2, [r7, #20]
 8005ba4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	68fa      	ldr	r2, [r7, #12]
 8005baa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	685a      	ldr	r2, [r3, #4]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	693a      	ldr	r2, [r7, #16]
 8005bb8:	621a      	str	r2, [r3, #32]
}
 8005bba:	bf00      	nop
 8005bbc:	371c      	adds	r7, #28
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr
 8005bc6:	bf00      	nop
 8005bc8:	40010000 	.word	0x40010000
 8005bcc:	40010400 	.word	0x40010400

08005bd0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b087      	sub	sp, #28
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	607a      	str	r2, [r7, #4]
 8005bdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	f023 0201 	bic.w	r2, r3, #1
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	699b      	ldr	r3, [r3, #24]
 8005bee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6a1b      	ldr	r3, [r3, #32]
 8005bf4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	4a28      	ldr	r2, [pc, #160]	; (8005c9c <TIM_TI1_SetConfig+0xcc>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d01b      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c04:	d017      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	4a25      	ldr	r2, [pc, #148]	; (8005ca0 <TIM_TI1_SetConfig+0xd0>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d013      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	4a24      	ldr	r2, [pc, #144]	; (8005ca4 <TIM_TI1_SetConfig+0xd4>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d00f      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	4a23      	ldr	r2, [pc, #140]	; (8005ca8 <TIM_TI1_SetConfig+0xd8>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d00b      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	4a22      	ldr	r2, [pc, #136]	; (8005cac <TIM_TI1_SetConfig+0xdc>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d007      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	4a21      	ldr	r2, [pc, #132]	; (8005cb0 <TIM_TI1_SetConfig+0xe0>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d003      	beq.n	8005c36 <TIM_TI1_SetConfig+0x66>
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	4a20      	ldr	r2, [pc, #128]	; (8005cb4 <TIM_TI1_SetConfig+0xe4>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d101      	bne.n	8005c3a <TIM_TI1_SetConfig+0x6a>
 8005c36:	2301      	movs	r3, #1
 8005c38:	e000      	b.n	8005c3c <TIM_TI1_SetConfig+0x6c>
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d008      	beq.n	8005c52 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	f023 0303 	bic.w	r3, r3, #3
 8005c46:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005c48:	697a      	ldr	r2, [r7, #20]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	617b      	str	r3, [r7, #20]
 8005c50:	e003      	b.n	8005c5a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	f043 0301 	orr.w	r3, r3, #1
 8005c58:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	011b      	lsls	r3, r3, #4
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	697a      	ldr	r2, [r7, #20]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	f023 030a 	bic.w	r3, r3, #10
 8005c74:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	f003 030a 	and.w	r3, r3, #10
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	697a      	ldr	r2, [r7, #20]
 8005c86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	621a      	str	r2, [r3, #32]
}
 8005c8e:	bf00      	nop
 8005c90:	371c      	adds	r7, #28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	40010000 	.word	0x40010000
 8005ca0:	40000400 	.word	0x40000400
 8005ca4:	40000800 	.word	0x40000800
 8005ca8:	40000c00 	.word	0x40000c00
 8005cac:	40010400 	.word	0x40010400
 8005cb0:	40014000 	.word	0x40014000
 8005cb4:	40001800 	.word	0x40001800

08005cb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b087      	sub	sp, #28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	6a1b      	ldr	r3, [r3, #32]
 8005cc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6a1b      	ldr	r3, [r3, #32]
 8005cce:	f023 0201 	bic.w	r2, r3, #1
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ce2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	011b      	lsls	r3, r3, #4
 8005ce8:	693a      	ldr	r2, [r7, #16]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	f023 030a 	bic.w	r3, r3, #10
 8005cf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	693a      	ldr	r2, [r7, #16]
 8005d02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	621a      	str	r2, [r3, #32]
}
 8005d0a:	bf00      	nop
 8005d0c:	371c      	adds	r7, #28
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr

08005d16 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d16:	b480      	push	{r7}
 8005d18:	b087      	sub	sp, #28
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	60f8      	str	r0, [r7, #12]
 8005d1e:	60b9      	str	r1, [r7, #8]
 8005d20:	607a      	str	r2, [r7, #4]
 8005d22:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6a1b      	ldr	r3, [r3, #32]
 8005d28:	f023 0210 	bic.w	r2, r3, #16
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	699b      	ldr	r3, [r3, #24]
 8005d34:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6a1b      	ldr	r3, [r3, #32]
 8005d3a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d42:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	021b      	lsls	r3, r3, #8
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	031b      	lsls	r3, r3, #12
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d68:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	011b      	lsls	r3, r3, #4
 8005d6e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005d72:	693a      	ldr	r2, [r7, #16]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	621a      	str	r2, [r3, #32]
}
 8005d84:	bf00      	nop
 8005d86:	371c      	adds	r7, #28
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b087      	sub	sp, #28
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	60b9      	str	r1, [r7, #8]
 8005d9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6a1b      	ldr	r3, [r3, #32]
 8005da0:	f023 0210 	bic.w	r2, r3, #16
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6a1b      	ldr	r3, [r3, #32]
 8005db2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005dba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	031b      	lsls	r3, r3, #12
 8005dc0:	697a      	ldr	r2, [r7, #20]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005dcc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	011b      	lsls	r3, r3, #4
 8005dd2:	693a      	ldr	r2, [r7, #16]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	693a      	ldr	r2, [r7, #16]
 8005de2:	621a      	str	r2, [r3, #32]
}
 8005de4:	bf00      	nop
 8005de6:	371c      	adds	r7, #28
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr

08005df0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b087      	sub	sp, #28
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	607a      	str	r2, [r7, #4]
 8005dfc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	6a1b      	ldr	r3, [r3, #32]
 8005e02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	69db      	ldr	r3, [r3, #28]
 8005e0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	6a1b      	ldr	r3, [r3, #32]
 8005e14:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	f023 0303 	bic.w	r3, r3, #3
 8005e1c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e2c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	011b      	lsls	r3, r3, #4
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	697a      	ldr	r2, [r7, #20]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005e40:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	021b      	lsls	r3, r3, #8
 8005e46:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005e4a:	693a      	ldr	r2, [r7, #16]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	697a      	ldr	r2, [r7, #20]
 8005e54:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	693a      	ldr	r2, [r7, #16]
 8005e5a:	621a      	str	r2, [r3, #32]
}
 8005e5c:	bf00      	nop
 8005e5e:	371c      	adds	r7, #28
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b087      	sub	sp, #28
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	607a      	str	r2, [r7, #4]
 8005e74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	69db      	ldr	r3, [r3, #28]
 8005e86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6a1b      	ldr	r3, [r3, #32]
 8005e8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e94:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	021b      	lsls	r3, r3, #8
 8005e9a:	697a      	ldr	r2, [r7, #20]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ea6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	031b      	lsls	r3, r3, #12
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	697a      	ldr	r2, [r7, #20]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005eba:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	031b      	lsls	r3, r3, #12
 8005ec0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	693a      	ldr	r2, [r7, #16]
 8005ed4:	621a      	str	r2, [r3, #32]
}
 8005ed6:	bf00      	nop
 8005ed8:	371c      	adds	r7, #28
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr

08005ee2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ee2:	b480      	push	{r7}
 8005ee4:	b085      	sub	sp, #20
 8005ee6:	af00      	add	r7, sp, #0
 8005ee8:	6078      	str	r0, [r7, #4]
 8005eea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ef8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005efa:	683a      	ldr	r2, [r7, #0]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	f043 0307 	orr.w	r3, r3, #7
 8005f04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	68fa      	ldr	r2, [r7, #12]
 8005f0a:	609a      	str	r2, [r3, #8]
}
 8005f0c:	bf00      	nop
 8005f0e:	3714      	adds	r7, #20
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b087      	sub	sp, #28
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
 8005f24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	021a      	lsls	r2, r3, #8
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	431a      	orrs	r2, r3
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	697a      	ldr	r2, [r7, #20]
 8005f4a:	609a      	str	r2, [r3, #8]
}
 8005f4c:	bf00      	nop
 8005f4e:	371c      	adds	r7, #28
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b085      	sub	sp, #20
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d101      	bne.n	8005f70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	e05a      	b.n	8006026 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2202      	movs	r2, #2
 8005f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a21      	ldr	r2, [pc, #132]	; (8006034 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d022      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fbc:	d01d      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a1d      	ldr	r2, [pc, #116]	; (8006038 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d018      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a1b      	ldr	r2, [pc, #108]	; (800603c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d013      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a1a      	ldr	r2, [pc, #104]	; (8006040 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d00e      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a18      	ldr	r2, [pc, #96]	; (8006044 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d009      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a17      	ldr	r2, [pc, #92]	; (8006048 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d004      	beq.n	8005ffa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a15      	ldr	r2, [pc, #84]	; (800604c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d10c      	bne.n	8006014 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006000:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	68ba      	ldr	r2, [r7, #8]
 8006008:	4313      	orrs	r3, r2
 800600a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	68ba      	ldr	r2, [r7, #8]
 8006012:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3714      	adds	r7, #20
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr
 8006032:	bf00      	nop
 8006034:	40010000 	.word	0x40010000
 8006038:	40000400 	.word	0x40000400
 800603c:	40000800 	.word	0x40000800
 8006040:	40000c00 	.word	0x40000c00
 8006044:	40010400 	.word	0x40010400
 8006048:	40014000 	.word	0x40014000
 800604c:	40001800 	.word	0x40001800

08006050 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006058:	bf00      	nop
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d101      	bne.n	800608a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e03f      	b.n	800610a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006090:	b2db      	uxtb	r3, r3
 8006092:	2b00      	cmp	r3, #0
 8006094:	d106      	bne.n	80060a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f7fc fc0e 	bl	80028c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2224      	movs	r2, #36	; 0x24
 80060a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68da      	ldr	r2, [r3, #12]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f000 f9b1 	bl	8006424 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	691a      	ldr	r2, [r3, #16]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80060d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	695a      	ldr	r2, [r3, #20]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80060e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68da      	ldr	r2, [r3, #12]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2220      	movs	r2, #32
 80060fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2220      	movs	r2, #32
 8006104:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	3708      	adds	r7, #8
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}

08006112 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006112:	b580      	push	{r7, lr}
 8006114:	b088      	sub	sp, #32
 8006116:	af02      	add	r7, sp, #8
 8006118:	60f8      	str	r0, [r7, #12]
 800611a:	60b9      	str	r1, [r7, #8]
 800611c:	603b      	str	r3, [r7, #0]
 800611e:	4613      	mov	r3, r2
 8006120:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006122:	2300      	movs	r3, #0
 8006124:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800612c:	b2db      	uxtb	r3, r3
 800612e:	2b20      	cmp	r3, #32
 8006130:	f040 8083 	bne.w	800623a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d002      	beq.n	8006140 <HAL_UART_Transmit+0x2e>
 800613a:	88fb      	ldrh	r3, [r7, #6]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d101      	bne.n	8006144 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	e07b      	b.n	800623c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800614a:	2b01      	cmp	r3, #1
 800614c:	d101      	bne.n	8006152 <HAL_UART_Transmit+0x40>
 800614e:	2302      	movs	r3, #2
 8006150:	e074      	b.n	800623c <HAL_UART_Transmit+0x12a>
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2201      	movs	r2, #1
 8006156:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2200      	movs	r2, #0
 800615e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2221      	movs	r2, #33	; 0x21
 8006164:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006168:	f7fc fd86 	bl	8002c78 <HAL_GetTick>
 800616c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	88fa      	ldrh	r2, [r7, #6]
 8006172:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	88fa      	ldrh	r2, [r7, #6]
 8006178:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006182:	e042      	b.n	800620a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006188:	b29b      	uxth	r3, r3
 800618a:	3b01      	subs	r3, #1
 800618c:	b29a      	uxth	r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800619a:	d122      	bne.n	80061e2 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	9300      	str	r3, [sp, #0]
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	2200      	movs	r2, #0
 80061a4:	2180      	movs	r1, #128	; 0x80
 80061a6:	68f8      	ldr	r0, [r7, #12]
 80061a8:	f000 f8f2 	bl	8006390 <UART_WaitOnFlagUntilTimeout>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d001      	beq.n	80061b6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80061b2:	2303      	movs	r3, #3
 80061b4:	e042      	b.n	800623c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	881b      	ldrh	r3, [r3, #0]
 80061be:	461a      	mov	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061c8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d103      	bne.n	80061da <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	3302      	adds	r3, #2
 80061d6:	60bb      	str	r3, [r7, #8]
 80061d8:	e017      	b.n	800620a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	3301      	adds	r3, #1
 80061de:	60bb      	str	r3, [r7, #8]
 80061e0:	e013      	b.n	800620a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	9300      	str	r3, [sp, #0]
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	2200      	movs	r2, #0
 80061ea:	2180      	movs	r1, #128	; 0x80
 80061ec:	68f8      	ldr	r0, [r7, #12]
 80061ee:	f000 f8cf 	bl	8006390 <UART_WaitOnFlagUntilTimeout>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d001      	beq.n	80061fc <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80061f8:	2303      	movs	r3, #3
 80061fa:	e01f      	b.n	800623c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	1c5a      	adds	r2, r3, #1
 8006200:	60ba      	str	r2, [r7, #8]
 8006202:	781a      	ldrb	r2, [r3, #0]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800620e:	b29b      	uxth	r3, r3
 8006210:	2b00      	cmp	r3, #0
 8006212:	d1b7      	bne.n	8006184 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	2200      	movs	r2, #0
 800621c:	2140      	movs	r1, #64	; 0x40
 800621e:	68f8      	ldr	r0, [r7, #12]
 8006220:	f000 f8b6 	bl	8006390 <UART_WaitOnFlagUntilTimeout>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d001      	beq.n	800622e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e006      	b.n	800623c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2220      	movs	r2, #32
 8006232:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8006236:	2300      	movs	r3, #0
 8006238:	e000      	b.n	800623c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800623a:	2302      	movs	r3, #2
  }
}
 800623c:	4618      	mov	r0, r3
 800623e:	3718      	adds	r7, #24
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b088      	sub	sp, #32
 8006248:	af02      	add	r7, sp, #8
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	603b      	str	r3, [r7, #0]
 8006250:	4613      	mov	r3, r2
 8006252:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006254:	2300      	movs	r3, #0
 8006256:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800625e:	b2db      	uxtb	r3, r3
 8006260:	2b20      	cmp	r3, #32
 8006262:	f040 8090 	bne.w	8006386 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d002      	beq.n	8006272 <HAL_UART_Receive+0x2e>
 800626c:	88fb      	ldrh	r3, [r7, #6]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d101      	bne.n	8006276 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e088      	b.n	8006388 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800627c:	2b01      	cmp	r3, #1
 800627e:	d101      	bne.n	8006284 <HAL_UART_Receive+0x40>
 8006280:	2302      	movs	r3, #2
 8006282:	e081      	b.n	8006388 <HAL_UART_Receive+0x144>
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2200      	movs	r2, #0
 8006290:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2222      	movs	r2, #34	; 0x22
 8006296:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800629a:	f7fc fced 	bl	8002c78 <HAL_GetTick>
 800629e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	88fa      	ldrh	r2, [r7, #6]
 80062a4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	88fa      	ldrh	r2, [r7, #6]
 80062aa:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80062b4:	e05c      	b.n	8006370 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	3b01      	subs	r3, #1
 80062be:	b29a      	uxth	r2, r3
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062cc:	d12b      	bne.n	8006326 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	9300      	str	r3, [sp, #0]
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	2200      	movs	r2, #0
 80062d6:	2120      	movs	r1, #32
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f000 f859 	bl	8006390 <UART_WaitOnFlagUntilTimeout>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d001      	beq.n	80062e8 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 80062e4:	2303      	movs	r3, #3
 80062e6:	e04f      	b.n	8006388 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d10c      	bne.n	800630e <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006300:	b29a      	uxth	r2, r3
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	3302      	adds	r3, #2
 800630a:	60bb      	str	r3, [r7, #8]
 800630c:	e030      	b.n	8006370 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	b29b      	uxth	r3, r3
 8006316:	b2db      	uxtb	r3, r3
 8006318:	b29a      	uxth	r2, r3
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	3301      	adds	r3, #1
 8006322:	60bb      	str	r3, [r7, #8]
 8006324:	e024      	b.n	8006370 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	9300      	str	r3, [sp, #0]
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	2200      	movs	r2, #0
 800632e:	2120      	movs	r1, #32
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f000 f82d 	bl	8006390 <UART_WaitOnFlagUntilTimeout>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d001      	beq.n	8006340 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e023      	b.n	8006388 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d108      	bne.n	800635a <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	6859      	ldr	r1, [r3, #4]
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	1c5a      	adds	r2, r3, #1
 8006352:	60ba      	str	r2, [r7, #8]
 8006354:	b2ca      	uxtb	r2, r1
 8006356:	701a      	strb	r2, [r3, #0]
 8006358:	e00a      	b.n	8006370 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	b2da      	uxtb	r2, r3
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	1c59      	adds	r1, r3, #1
 8006366:	60b9      	str	r1, [r7, #8]
 8006368:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800636c:	b2d2      	uxtb	r2, r2
 800636e:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006374:	b29b      	uxth	r3, r3
 8006376:	2b00      	cmp	r3, #0
 8006378:	d19d      	bne.n	80062b6 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2220      	movs	r2, #32
 800637e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8006382:	2300      	movs	r3, #0
 8006384:	e000      	b.n	8006388 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8006386:	2302      	movs	r3, #2
  }
}
 8006388:	4618      	mov	r0, r3
 800638a:	3718      	adds	r7, #24
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	60b9      	str	r1, [r7, #8]
 800639a:	603b      	str	r3, [r7, #0]
 800639c:	4613      	mov	r3, r2
 800639e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063a0:	e02c      	b.n	80063fc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063a2:	69bb      	ldr	r3, [r7, #24]
 80063a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a8:	d028      	beq.n	80063fc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d007      	beq.n	80063c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80063b0:	f7fc fc62 	bl	8002c78 <HAL_GetTick>
 80063b4:	4602      	mov	r2, r0
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	69ba      	ldr	r2, [r7, #24]
 80063bc:	429a      	cmp	r2, r3
 80063be:	d21d      	bcs.n	80063fc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68da      	ldr	r2, [r3, #12]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80063ce:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	695a      	ldr	r2, [r3, #20]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f022 0201 	bic.w	r2, r2, #1
 80063de:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2220      	movs	r2, #32
 80063e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2220      	movs	r2, #32
 80063ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2200      	movs	r2, #0
 80063f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80063f8:	2303      	movs	r3, #3
 80063fa:	e00f      	b.n	800641c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	4013      	ands	r3, r2
 8006406:	68ba      	ldr	r2, [r7, #8]
 8006408:	429a      	cmp	r2, r3
 800640a:	bf0c      	ite	eq
 800640c:	2301      	moveq	r3, #1
 800640e:	2300      	movne	r3, #0
 8006410:	b2db      	uxtb	r3, r3
 8006412:	461a      	mov	r2, r3
 8006414:	79fb      	ldrb	r3, [r7, #7]
 8006416:	429a      	cmp	r2, r3
 8006418:	d0c3      	beq.n	80063a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800641a:	2300      	movs	r3, #0
}
 800641c:	4618      	mov	r0, r3
 800641e:	3710      	adds	r7, #16
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006428:	b085      	sub	sp, #20
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	68da      	ldr	r2, [r3, #12]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	430a      	orrs	r2, r1
 8006442:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	689a      	ldr	r2, [r3, #8]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	691b      	ldr	r3, [r3, #16]
 800644c:	431a      	orrs	r2, r3
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	695b      	ldr	r3, [r3, #20]
 8006452:	431a      	orrs	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	69db      	ldr	r3, [r3, #28]
 8006458:	4313      	orrs	r3, r2
 800645a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006466:	f023 030c 	bic.w	r3, r3, #12
 800646a:	687a      	ldr	r2, [r7, #4]
 800646c:	6812      	ldr	r2, [r2, #0]
 800646e:	68f9      	ldr	r1, [r7, #12]
 8006470:	430b      	orrs	r3, r1
 8006472:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	699a      	ldr	r2, [r3, #24]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	430a      	orrs	r2, r1
 8006488:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	69db      	ldr	r3, [r3, #28]
 800648e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006492:	f040 818b 	bne.w	80067ac <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4ac1      	ldr	r2, [pc, #772]	; (80067a0 <UART_SetConfig+0x37c>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d005      	beq.n	80064ac <UART_SetConfig+0x88>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4abf      	ldr	r2, [pc, #764]	; (80067a4 <UART_SetConfig+0x380>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	f040 80bd 	bne.w	8006626 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80064ac:	f7fe fcd8 	bl	8004e60 <HAL_RCC_GetPCLK2Freq>
 80064b0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	461d      	mov	r5, r3
 80064b6:	f04f 0600 	mov.w	r6, #0
 80064ba:	46a8      	mov	r8, r5
 80064bc:	46b1      	mov	r9, r6
 80064be:	eb18 0308 	adds.w	r3, r8, r8
 80064c2:	eb49 0409 	adc.w	r4, r9, r9
 80064c6:	4698      	mov	r8, r3
 80064c8:	46a1      	mov	r9, r4
 80064ca:	eb18 0805 	adds.w	r8, r8, r5
 80064ce:	eb49 0906 	adc.w	r9, r9, r6
 80064d2:	f04f 0100 	mov.w	r1, #0
 80064d6:	f04f 0200 	mov.w	r2, #0
 80064da:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80064de:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80064e2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80064e6:	4688      	mov	r8, r1
 80064e8:	4691      	mov	r9, r2
 80064ea:	eb18 0005 	adds.w	r0, r8, r5
 80064ee:	eb49 0106 	adc.w	r1, r9, r6
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	461d      	mov	r5, r3
 80064f8:	f04f 0600 	mov.w	r6, #0
 80064fc:	196b      	adds	r3, r5, r5
 80064fe:	eb46 0406 	adc.w	r4, r6, r6
 8006502:	461a      	mov	r2, r3
 8006504:	4623      	mov	r3, r4
 8006506:	f7fa fafb 	bl	8000b00 <__aeabi_uldivmod>
 800650a:	4603      	mov	r3, r0
 800650c:	460c      	mov	r4, r1
 800650e:	461a      	mov	r2, r3
 8006510:	4ba5      	ldr	r3, [pc, #660]	; (80067a8 <UART_SetConfig+0x384>)
 8006512:	fba3 2302 	umull	r2, r3, r3, r2
 8006516:	095b      	lsrs	r3, r3, #5
 8006518:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	461d      	mov	r5, r3
 8006520:	f04f 0600 	mov.w	r6, #0
 8006524:	46a9      	mov	r9, r5
 8006526:	46b2      	mov	sl, r6
 8006528:	eb19 0309 	adds.w	r3, r9, r9
 800652c:	eb4a 040a 	adc.w	r4, sl, sl
 8006530:	4699      	mov	r9, r3
 8006532:	46a2      	mov	sl, r4
 8006534:	eb19 0905 	adds.w	r9, r9, r5
 8006538:	eb4a 0a06 	adc.w	sl, sl, r6
 800653c:	f04f 0100 	mov.w	r1, #0
 8006540:	f04f 0200 	mov.w	r2, #0
 8006544:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006548:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800654c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006550:	4689      	mov	r9, r1
 8006552:	4692      	mov	sl, r2
 8006554:	eb19 0005 	adds.w	r0, r9, r5
 8006558:	eb4a 0106 	adc.w	r1, sl, r6
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	461d      	mov	r5, r3
 8006562:	f04f 0600 	mov.w	r6, #0
 8006566:	196b      	adds	r3, r5, r5
 8006568:	eb46 0406 	adc.w	r4, r6, r6
 800656c:	461a      	mov	r2, r3
 800656e:	4623      	mov	r3, r4
 8006570:	f7fa fac6 	bl	8000b00 <__aeabi_uldivmod>
 8006574:	4603      	mov	r3, r0
 8006576:	460c      	mov	r4, r1
 8006578:	461a      	mov	r2, r3
 800657a:	4b8b      	ldr	r3, [pc, #556]	; (80067a8 <UART_SetConfig+0x384>)
 800657c:	fba3 1302 	umull	r1, r3, r3, r2
 8006580:	095b      	lsrs	r3, r3, #5
 8006582:	2164      	movs	r1, #100	; 0x64
 8006584:	fb01 f303 	mul.w	r3, r1, r3
 8006588:	1ad3      	subs	r3, r2, r3
 800658a:	00db      	lsls	r3, r3, #3
 800658c:	3332      	adds	r3, #50	; 0x32
 800658e:	4a86      	ldr	r2, [pc, #536]	; (80067a8 <UART_SetConfig+0x384>)
 8006590:	fba2 2303 	umull	r2, r3, r2, r3
 8006594:	095b      	lsrs	r3, r3, #5
 8006596:	005b      	lsls	r3, r3, #1
 8006598:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800659c:	4498      	add	r8, r3
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	461d      	mov	r5, r3
 80065a2:	f04f 0600 	mov.w	r6, #0
 80065a6:	46a9      	mov	r9, r5
 80065a8:	46b2      	mov	sl, r6
 80065aa:	eb19 0309 	adds.w	r3, r9, r9
 80065ae:	eb4a 040a 	adc.w	r4, sl, sl
 80065b2:	4699      	mov	r9, r3
 80065b4:	46a2      	mov	sl, r4
 80065b6:	eb19 0905 	adds.w	r9, r9, r5
 80065ba:	eb4a 0a06 	adc.w	sl, sl, r6
 80065be:	f04f 0100 	mov.w	r1, #0
 80065c2:	f04f 0200 	mov.w	r2, #0
 80065c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80065ca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80065ce:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80065d2:	4689      	mov	r9, r1
 80065d4:	4692      	mov	sl, r2
 80065d6:	eb19 0005 	adds.w	r0, r9, r5
 80065da:	eb4a 0106 	adc.w	r1, sl, r6
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	461d      	mov	r5, r3
 80065e4:	f04f 0600 	mov.w	r6, #0
 80065e8:	196b      	adds	r3, r5, r5
 80065ea:	eb46 0406 	adc.w	r4, r6, r6
 80065ee:	461a      	mov	r2, r3
 80065f0:	4623      	mov	r3, r4
 80065f2:	f7fa fa85 	bl	8000b00 <__aeabi_uldivmod>
 80065f6:	4603      	mov	r3, r0
 80065f8:	460c      	mov	r4, r1
 80065fa:	461a      	mov	r2, r3
 80065fc:	4b6a      	ldr	r3, [pc, #424]	; (80067a8 <UART_SetConfig+0x384>)
 80065fe:	fba3 1302 	umull	r1, r3, r3, r2
 8006602:	095b      	lsrs	r3, r3, #5
 8006604:	2164      	movs	r1, #100	; 0x64
 8006606:	fb01 f303 	mul.w	r3, r1, r3
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	00db      	lsls	r3, r3, #3
 800660e:	3332      	adds	r3, #50	; 0x32
 8006610:	4a65      	ldr	r2, [pc, #404]	; (80067a8 <UART_SetConfig+0x384>)
 8006612:	fba2 2303 	umull	r2, r3, r2, r3
 8006616:	095b      	lsrs	r3, r3, #5
 8006618:	f003 0207 	and.w	r2, r3, #7
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4442      	add	r2, r8
 8006622:	609a      	str	r2, [r3, #8]
 8006624:	e26f      	b.n	8006b06 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006626:	f7fe fc07 	bl	8004e38 <HAL_RCC_GetPCLK1Freq>
 800662a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	461d      	mov	r5, r3
 8006630:	f04f 0600 	mov.w	r6, #0
 8006634:	46a8      	mov	r8, r5
 8006636:	46b1      	mov	r9, r6
 8006638:	eb18 0308 	adds.w	r3, r8, r8
 800663c:	eb49 0409 	adc.w	r4, r9, r9
 8006640:	4698      	mov	r8, r3
 8006642:	46a1      	mov	r9, r4
 8006644:	eb18 0805 	adds.w	r8, r8, r5
 8006648:	eb49 0906 	adc.w	r9, r9, r6
 800664c:	f04f 0100 	mov.w	r1, #0
 8006650:	f04f 0200 	mov.w	r2, #0
 8006654:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006658:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800665c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006660:	4688      	mov	r8, r1
 8006662:	4691      	mov	r9, r2
 8006664:	eb18 0005 	adds.w	r0, r8, r5
 8006668:	eb49 0106 	adc.w	r1, r9, r6
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	461d      	mov	r5, r3
 8006672:	f04f 0600 	mov.w	r6, #0
 8006676:	196b      	adds	r3, r5, r5
 8006678:	eb46 0406 	adc.w	r4, r6, r6
 800667c:	461a      	mov	r2, r3
 800667e:	4623      	mov	r3, r4
 8006680:	f7fa fa3e 	bl	8000b00 <__aeabi_uldivmod>
 8006684:	4603      	mov	r3, r0
 8006686:	460c      	mov	r4, r1
 8006688:	461a      	mov	r2, r3
 800668a:	4b47      	ldr	r3, [pc, #284]	; (80067a8 <UART_SetConfig+0x384>)
 800668c:	fba3 2302 	umull	r2, r3, r3, r2
 8006690:	095b      	lsrs	r3, r3, #5
 8006692:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	461d      	mov	r5, r3
 800669a:	f04f 0600 	mov.w	r6, #0
 800669e:	46a9      	mov	r9, r5
 80066a0:	46b2      	mov	sl, r6
 80066a2:	eb19 0309 	adds.w	r3, r9, r9
 80066a6:	eb4a 040a 	adc.w	r4, sl, sl
 80066aa:	4699      	mov	r9, r3
 80066ac:	46a2      	mov	sl, r4
 80066ae:	eb19 0905 	adds.w	r9, r9, r5
 80066b2:	eb4a 0a06 	adc.w	sl, sl, r6
 80066b6:	f04f 0100 	mov.w	r1, #0
 80066ba:	f04f 0200 	mov.w	r2, #0
 80066be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80066c2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80066c6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80066ca:	4689      	mov	r9, r1
 80066cc:	4692      	mov	sl, r2
 80066ce:	eb19 0005 	adds.w	r0, r9, r5
 80066d2:	eb4a 0106 	adc.w	r1, sl, r6
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	461d      	mov	r5, r3
 80066dc:	f04f 0600 	mov.w	r6, #0
 80066e0:	196b      	adds	r3, r5, r5
 80066e2:	eb46 0406 	adc.w	r4, r6, r6
 80066e6:	461a      	mov	r2, r3
 80066e8:	4623      	mov	r3, r4
 80066ea:	f7fa fa09 	bl	8000b00 <__aeabi_uldivmod>
 80066ee:	4603      	mov	r3, r0
 80066f0:	460c      	mov	r4, r1
 80066f2:	461a      	mov	r2, r3
 80066f4:	4b2c      	ldr	r3, [pc, #176]	; (80067a8 <UART_SetConfig+0x384>)
 80066f6:	fba3 1302 	umull	r1, r3, r3, r2
 80066fa:	095b      	lsrs	r3, r3, #5
 80066fc:	2164      	movs	r1, #100	; 0x64
 80066fe:	fb01 f303 	mul.w	r3, r1, r3
 8006702:	1ad3      	subs	r3, r2, r3
 8006704:	00db      	lsls	r3, r3, #3
 8006706:	3332      	adds	r3, #50	; 0x32
 8006708:	4a27      	ldr	r2, [pc, #156]	; (80067a8 <UART_SetConfig+0x384>)
 800670a:	fba2 2303 	umull	r2, r3, r2, r3
 800670e:	095b      	lsrs	r3, r3, #5
 8006710:	005b      	lsls	r3, r3, #1
 8006712:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006716:	4498      	add	r8, r3
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	461d      	mov	r5, r3
 800671c:	f04f 0600 	mov.w	r6, #0
 8006720:	46a9      	mov	r9, r5
 8006722:	46b2      	mov	sl, r6
 8006724:	eb19 0309 	adds.w	r3, r9, r9
 8006728:	eb4a 040a 	adc.w	r4, sl, sl
 800672c:	4699      	mov	r9, r3
 800672e:	46a2      	mov	sl, r4
 8006730:	eb19 0905 	adds.w	r9, r9, r5
 8006734:	eb4a 0a06 	adc.w	sl, sl, r6
 8006738:	f04f 0100 	mov.w	r1, #0
 800673c:	f04f 0200 	mov.w	r2, #0
 8006740:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006744:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006748:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800674c:	4689      	mov	r9, r1
 800674e:	4692      	mov	sl, r2
 8006750:	eb19 0005 	adds.w	r0, r9, r5
 8006754:	eb4a 0106 	adc.w	r1, sl, r6
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	461d      	mov	r5, r3
 800675e:	f04f 0600 	mov.w	r6, #0
 8006762:	196b      	adds	r3, r5, r5
 8006764:	eb46 0406 	adc.w	r4, r6, r6
 8006768:	461a      	mov	r2, r3
 800676a:	4623      	mov	r3, r4
 800676c:	f7fa f9c8 	bl	8000b00 <__aeabi_uldivmod>
 8006770:	4603      	mov	r3, r0
 8006772:	460c      	mov	r4, r1
 8006774:	461a      	mov	r2, r3
 8006776:	4b0c      	ldr	r3, [pc, #48]	; (80067a8 <UART_SetConfig+0x384>)
 8006778:	fba3 1302 	umull	r1, r3, r3, r2
 800677c:	095b      	lsrs	r3, r3, #5
 800677e:	2164      	movs	r1, #100	; 0x64
 8006780:	fb01 f303 	mul.w	r3, r1, r3
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	00db      	lsls	r3, r3, #3
 8006788:	3332      	adds	r3, #50	; 0x32
 800678a:	4a07      	ldr	r2, [pc, #28]	; (80067a8 <UART_SetConfig+0x384>)
 800678c:	fba2 2303 	umull	r2, r3, r2, r3
 8006790:	095b      	lsrs	r3, r3, #5
 8006792:	f003 0207 	and.w	r2, r3, #7
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4442      	add	r2, r8
 800679c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800679e:	e1b2      	b.n	8006b06 <UART_SetConfig+0x6e2>
 80067a0:	40011000 	.word	0x40011000
 80067a4:	40011400 	.word	0x40011400
 80067a8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4ad7      	ldr	r2, [pc, #860]	; (8006b10 <UART_SetConfig+0x6ec>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d005      	beq.n	80067c2 <UART_SetConfig+0x39e>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4ad6      	ldr	r2, [pc, #856]	; (8006b14 <UART_SetConfig+0x6f0>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	f040 80d1 	bne.w	8006964 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80067c2:	f7fe fb4d 	bl	8004e60 <HAL_RCC_GetPCLK2Freq>
 80067c6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	469a      	mov	sl, r3
 80067cc:	f04f 0b00 	mov.w	fp, #0
 80067d0:	46d0      	mov	r8, sl
 80067d2:	46d9      	mov	r9, fp
 80067d4:	eb18 0308 	adds.w	r3, r8, r8
 80067d8:	eb49 0409 	adc.w	r4, r9, r9
 80067dc:	4698      	mov	r8, r3
 80067de:	46a1      	mov	r9, r4
 80067e0:	eb18 080a 	adds.w	r8, r8, sl
 80067e4:	eb49 090b 	adc.w	r9, r9, fp
 80067e8:	f04f 0100 	mov.w	r1, #0
 80067ec:	f04f 0200 	mov.w	r2, #0
 80067f0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80067f4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80067f8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80067fc:	4688      	mov	r8, r1
 80067fe:	4691      	mov	r9, r2
 8006800:	eb1a 0508 	adds.w	r5, sl, r8
 8006804:	eb4b 0609 	adc.w	r6, fp, r9
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	4619      	mov	r1, r3
 800680e:	f04f 0200 	mov.w	r2, #0
 8006812:	f04f 0300 	mov.w	r3, #0
 8006816:	f04f 0400 	mov.w	r4, #0
 800681a:	0094      	lsls	r4, r2, #2
 800681c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006820:	008b      	lsls	r3, r1, #2
 8006822:	461a      	mov	r2, r3
 8006824:	4623      	mov	r3, r4
 8006826:	4628      	mov	r0, r5
 8006828:	4631      	mov	r1, r6
 800682a:	f7fa f969 	bl	8000b00 <__aeabi_uldivmod>
 800682e:	4603      	mov	r3, r0
 8006830:	460c      	mov	r4, r1
 8006832:	461a      	mov	r2, r3
 8006834:	4bb8      	ldr	r3, [pc, #736]	; (8006b18 <UART_SetConfig+0x6f4>)
 8006836:	fba3 2302 	umull	r2, r3, r3, r2
 800683a:	095b      	lsrs	r3, r3, #5
 800683c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	469b      	mov	fp, r3
 8006844:	f04f 0c00 	mov.w	ip, #0
 8006848:	46d9      	mov	r9, fp
 800684a:	46e2      	mov	sl, ip
 800684c:	eb19 0309 	adds.w	r3, r9, r9
 8006850:	eb4a 040a 	adc.w	r4, sl, sl
 8006854:	4699      	mov	r9, r3
 8006856:	46a2      	mov	sl, r4
 8006858:	eb19 090b 	adds.w	r9, r9, fp
 800685c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006860:	f04f 0100 	mov.w	r1, #0
 8006864:	f04f 0200 	mov.w	r2, #0
 8006868:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800686c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006870:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006874:	4689      	mov	r9, r1
 8006876:	4692      	mov	sl, r2
 8006878:	eb1b 0509 	adds.w	r5, fp, r9
 800687c:	eb4c 060a 	adc.w	r6, ip, sl
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	4619      	mov	r1, r3
 8006886:	f04f 0200 	mov.w	r2, #0
 800688a:	f04f 0300 	mov.w	r3, #0
 800688e:	f04f 0400 	mov.w	r4, #0
 8006892:	0094      	lsls	r4, r2, #2
 8006894:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006898:	008b      	lsls	r3, r1, #2
 800689a:	461a      	mov	r2, r3
 800689c:	4623      	mov	r3, r4
 800689e:	4628      	mov	r0, r5
 80068a0:	4631      	mov	r1, r6
 80068a2:	f7fa f92d 	bl	8000b00 <__aeabi_uldivmod>
 80068a6:	4603      	mov	r3, r0
 80068a8:	460c      	mov	r4, r1
 80068aa:	461a      	mov	r2, r3
 80068ac:	4b9a      	ldr	r3, [pc, #616]	; (8006b18 <UART_SetConfig+0x6f4>)
 80068ae:	fba3 1302 	umull	r1, r3, r3, r2
 80068b2:	095b      	lsrs	r3, r3, #5
 80068b4:	2164      	movs	r1, #100	; 0x64
 80068b6:	fb01 f303 	mul.w	r3, r1, r3
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	011b      	lsls	r3, r3, #4
 80068be:	3332      	adds	r3, #50	; 0x32
 80068c0:	4a95      	ldr	r2, [pc, #596]	; (8006b18 <UART_SetConfig+0x6f4>)
 80068c2:	fba2 2303 	umull	r2, r3, r2, r3
 80068c6:	095b      	lsrs	r3, r3, #5
 80068c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068cc:	4498      	add	r8, r3
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	469b      	mov	fp, r3
 80068d2:	f04f 0c00 	mov.w	ip, #0
 80068d6:	46d9      	mov	r9, fp
 80068d8:	46e2      	mov	sl, ip
 80068da:	eb19 0309 	adds.w	r3, r9, r9
 80068de:	eb4a 040a 	adc.w	r4, sl, sl
 80068e2:	4699      	mov	r9, r3
 80068e4:	46a2      	mov	sl, r4
 80068e6:	eb19 090b 	adds.w	r9, r9, fp
 80068ea:	eb4a 0a0c 	adc.w	sl, sl, ip
 80068ee:	f04f 0100 	mov.w	r1, #0
 80068f2:	f04f 0200 	mov.w	r2, #0
 80068f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068fa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80068fe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006902:	4689      	mov	r9, r1
 8006904:	4692      	mov	sl, r2
 8006906:	eb1b 0509 	adds.w	r5, fp, r9
 800690a:	eb4c 060a 	adc.w	r6, ip, sl
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	4619      	mov	r1, r3
 8006914:	f04f 0200 	mov.w	r2, #0
 8006918:	f04f 0300 	mov.w	r3, #0
 800691c:	f04f 0400 	mov.w	r4, #0
 8006920:	0094      	lsls	r4, r2, #2
 8006922:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006926:	008b      	lsls	r3, r1, #2
 8006928:	461a      	mov	r2, r3
 800692a:	4623      	mov	r3, r4
 800692c:	4628      	mov	r0, r5
 800692e:	4631      	mov	r1, r6
 8006930:	f7fa f8e6 	bl	8000b00 <__aeabi_uldivmod>
 8006934:	4603      	mov	r3, r0
 8006936:	460c      	mov	r4, r1
 8006938:	461a      	mov	r2, r3
 800693a:	4b77      	ldr	r3, [pc, #476]	; (8006b18 <UART_SetConfig+0x6f4>)
 800693c:	fba3 1302 	umull	r1, r3, r3, r2
 8006940:	095b      	lsrs	r3, r3, #5
 8006942:	2164      	movs	r1, #100	; 0x64
 8006944:	fb01 f303 	mul.w	r3, r1, r3
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	011b      	lsls	r3, r3, #4
 800694c:	3332      	adds	r3, #50	; 0x32
 800694e:	4a72      	ldr	r2, [pc, #456]	; (8006b18 <UART_SetConfig+0x6f4>)
 8006950:	fba2 2303 	umull	r2, r3, r2, r3
 8006954:	095b      	lsrs	r3, r3, #5
 8006956:	f003 020f 	and.w	r2, r3, #15
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4442      	add	r2, r8
 8006960:	609a      	str	r2, [r3, #8]
 8006962:	e0d0      	b.n	8006b06 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006964:	f7fe fa68 	bl	8004e38 <HAL_RCC_GetPCLK1Freq>
 8006968:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	469a      	mov	sl, r3
 800696e:	f04f 0b00 	mov.w	fp, #0
 8006972:	46d0      	mov	r8, sl
 8006974:	46d9      	mov	r9, fp
 8006976:	eb18 0308 	adds.w	r3, r8, r8
 800697a:	eb49 0409 	adc.w	r4, r9, r9
 800697e:	4698      	mov	r8, r3
 8006980:	46a1      	mov	r9, r4
 8006982:	eb18 080a 	adds.w	r8, r8, sl
 8006986:	eb49 090b 	adc.w	r9, r9, fp
 800698a:	f04f 0100 	mov.w	r1, #0
 800698e:	f04f 0200 	mov.w	r2, #0
 8006992:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006996:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800699a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800699e:	4688      	mov	r8, r1
 80069a0:	4691      	mov	r9, r2
 80069a2:	eb1a 0508 	adds.w	r5, sl, r8
 80069a6:	eb4b 0609 	adc.w	r6, fp, r9
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	4619      	mov	r1, r3
 80069b0:	f04f 0200 	mov.w	r2, #0
 80069b4:	f04f 0300 	mov.w	r3, #0
 80069b8:	f04f 0400 	mov.w	r4, #0
 80069bc:	0094      	lsls	r4, r2, #2
 80069be:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80069c2:	008b      	lsls	r3, r1, #2
 80069c4:	461a      	mov	r2, r3
 80069c6:	4623      	mov	r3, r4
 80069c8:	4628      	mov	r0, r5
 80069ca:	4631      	mov	r1, r6
 80069cc:	f7fa f898 	bl	8000b00 <__aeabi_uldivmod>
 80069d0:	4603      	mov	r3, r0
 80069d2:	460c      	mov	r4, r1
 80069d4:	461a      	mov	r2, r3
 80069d6:	4b50      	ldr	r3, [pc, #320]	; (8006b18 <UART_SetConfig+0x6f4>)
 80069d8:	fba3 2302 	umull	r2, r3, r3, r2
 80069dc:	095b      	lsrs	r3, r3, #5
 80069de:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	469b      	mov	fp, r3
 80069e6:	f04f 0c00 	mov.w	ip, #0
 80069ea:	46d9      	mov	r9, fp
 80069ec:	46e2      	mov	sl, ip
 80069ee:	eb19 0309 	adds.w	r3, r9, r9
 80069f2:	eb4a 040a 	adc.w	r4, sl, sl
 80069f6:	4699      	mov	r9, r3
 80069f8:	46a2      	mov	sl, r4
 80069fa:	eb19 090b 	adds.w	r9, r9, fp
 80069fe:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006a02:	f04f 0100 	mov.w	r1, #0
 8006a06:	f04f 0200 	mov.w	r2, #0
 8006a0a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a0e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006a12:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006a16:	4689      	mov	r9, r1
 8006a18:	4692      	mov	sl, r2
 8006a1a:	eb1b 0509 	adds.w	r5, fp, r9
 8006a1e:	eb4c 060a 	adc.w	r6, ip, sl
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	4619      	mov	r1, r3
 8006a28:	f04f 0200 	mov.w	r2, #0
 8006a2c:	f04f 0300 	mov.w	r3, #0
 8006a30:	f04f 0400 	mov.w	r4, #0
 8006a34:	0094      	lsls	r4, r2, #2
 8006a36:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006a3a:	008b      	lsls	r3, r1, #2
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	4623      	mov	r3, r4
 8006a40:	4628      	mov	r0, r5
 8006a42:	4631      	mov	r1, r6
 8006a44:	f7fa f85c 	bl	8000b00 <__aeabi_uldivmod>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	460c      	mov	r4, r1
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	4b32      	ldr	r3, [pc, #200]	; (8006b18 <UART_SetConfig+0x6f4>)
 8006a50:	fba3 1302 	umull	r1, r3, r3, r2
 8006a54:	095b      	lsrs	r3, r3, #5
 8006a56:	2164      	movs	r1, #100	; 0x64
 8006a58:	fb01 f303 	mul.w	r3, r1, r3
 8006a5c:	1ad3      	subs	r3, r2, r3
 8006a5e:	011b      	lsls	r3, r3, #4
 8006a60:	3332      	adds	r3, #50	; 0x32
 8006a62:	4a2d      	ldr	r2, [pc, #180]	; (8006b18 <UART_SetConfig+0x6f4>)
 8006a64:	fba2 2303 	umull	r2, r3, r2, r3
 8006a68:	095b      	lsrs	r3, r3, #5
 8006a6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a6e:	4498      	add	r8, r3
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	469b      	mov	fp, r3
 8006a74:	f04f 0c00 	mov.w	ip, #0
 8006a78:	46d9      	mov	r9, fp
 8006a7a:	46e2      	mov	sl, ip
 8006a7c:	eb19 0309 	adds.w	r3, r9, r9
 8006a80:	eb4a 040a 	adc.w	r4, sl, sl
 8006a84:	4699      	mov	r9, r3
 8006a86:	46a2      	mov	sl, r4
 8006a88:	eb19 090b 	adds.w	r9, r9, fp
 8006a8c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006a90:	f04f 0100 	mov.w	r1, #0
 8006a94:	f04f 0200 	mov.w	r2, #0
 8006a98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a9c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006aa0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006aa4:	4689      	mov	r9, r1
 8006aa6:	4692      	mov	sl, r2
 8006aa8:	eb1b 0509 	adds.w	r5, fp, r9
 8006aac:	eb4c 060a 	adc.w	r6, ip, sl
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	f04f 0200 	mov.w	r2, #0
 8006aba:	f04f 0300 	mov.w	r3, #0
 8006abe:	f04f 0400 	mov.w	r4, #0
 8006ac2:	0094      	lsls	r4, r2, #2
 8006ac4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006ac8:	008b      	lsls	r3, r1, #2
 8006aca:	461a      	mov	r2, r3
 8006acc:	4623      	mov	r3, r4
 8006ace:	4628      	mov	r0, r5
 8006ad0:	4631      	mov	r1, r6
 8006ad2:	f7fa f815 	bl	8000b00 <__aeabi_uldivmod>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	460c      	mov	r4, r1
 8006ada:	461a      	mov	r2, r3
 8006adc:	4b0e      	ldr	r3, [pc, #56]	; (8006b18 <UART_SetConfig+0x6f4>)
 8006ade:	fba3 1302 	umull	r1, r3, r3, r2
 8006ae2:	095b      	lsrs	r3, r3, #5
 8006ae4:	2164      	movs	r1, #100	; 0x64
 8006ae6:	fb01 f303 	mul.w	r3, r1, r3
 8006aea:	1ad3      	subs	r3, r2, r3
 8006aec:	011b      	lsls	r3, r3, #4
 8006aee:	3332      	adds	r3, #50	; 0x32
 8006af0:	4a09      	ldr	r2, [pc, #36]	; (8006b18 <UART_SetConfig+0x6f4>)
 8006af2:	fba2 2303 	umull	r2, r3, r2, r3
 8006af6:	095b      	lsrs	r3, r3, #5
 8006af8:	f003 020f 	and.w	r2, r3, #15
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4442      	add	r2, r8
 8006b02:	609a      	str	r2, [r3, #8]
}
 8006b04:	e7ff      	b.n	8006b06 <UART_SetConfig+0x6e2>
 8006b06:	bf00      	nop
 8006b08:	3714      	adds	r7, #20
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b10:	40011000 	.word	0x40011000
 8006b14:	40011400 	.word	0x40011400
 8006b18:	51eb851f 	.word	0x51eb851f

08006b1c <__errno>:
 8006b1c:	4b01      	ldr	r3, [pc, #4]	; (8006b24 <__errno+0x8>)
 8006b1e:	6818      	ldr	r0, [r3, #0]
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop
 8006b24:	20000014 	.word	0x20000014

08006b28 <__libc_init_array>:
 8006b28:	b570      	push	{r4, r5, r6, lr}
 8006b2a:	4e0d      	ldr	r6, [pc, #52]	; (8006b60 <__libc_init_array+0x38>)
 8006b2c:	4c0d      	ldr	r4, [pc, #52]	; (8006b64 <__libc_init_array+0x3c>)
 8006b2e:	1ba4      	subs	r4, r4, r6
 8006b30:	10a4      	asrs	r4, r4, #2
 8006b32:	2500      	movs	r5, #0
 8006b34:	42a5      	cmp	r5, r4
 8006b36:	d109      	bne.n	8006b4c <__libc_init_array+0x24>
 8006b38:	4e0b      	ldr	r6, [pc, #44]	; (8006b68 <__libc_init_array+0x40>)
 8006b3a:	4c0c      	ldr	r4, [pc, #48]	; (8006b6c <__libc_init_array+0x44>)
 8006b3c:	f002 f942 	bl	8008dc4 <_init>
 8006b40:	1ba4      	subs	r4, r4, r6
 8006b42:	10a4      	asrs	r4, r4, #2
 8006b44:	2500      	movs	r5, #0
 8006b46:	42a5      	cmp	r5, r4
 8006b48:	d105      	bne.n	8006b56 <__libc_init_array+0x2e>
 8006b4a:	bd70      	pop	{r4, r5, r6, pc}
 8006b4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006b50:	4798      	blx	r3
 8006b52:	3501      	adds	r5, #1
 8006b54:	e7ee      	b.n	8006b34 <__libc_init_array+0xc>
 8006b56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006b5a:	4798      	blx	r3
 8006b5c:	3501      	adds	r5, #1
 8006b5e:	e7f2      	b.n	8006b46 <__libc_init_array+0x1e>
 8006b60:	08009c38 	.word	0x08009c38
 8006b64:	08009c38 	.word	0x08009c38
 8006b68:	08009c38 	.word	0x08009c38
 8006b6c:	08009c3c 	.word	0x08009c3c

08006b70 <memset>:
 8006b70:	4402      	add	r2, r0
 8006b72:	4603      	mov	r3, r0
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d100      	bne.n	8006b7a <memset+0xa>
 8006b78:	4770      	bx	lr
 8006b7a:	f803 1b01 	strb.w	r1, [r3], #1
 8006b7e:	e7f9      	b.n	8006b74 <memset+0x4>

08006b80 <__cvt>:
 8006b80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b84:	ec55 4b10 	vmov	r4, r5, d0
 8006b88:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006b8a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006b8e:	2d00      	cmp	r5, #0
 8006b90:	460e      	mov	r6, r1
 8006b92:	4691      	mov	r9, r2
 8006b94:	4619      	mov	r1, r3
 8006b96:	bfb8      	it	lt
 8006b98:	4622      	movlt	r2, r4
 8006b9a:	462b      	mov	r3, r5
 8006b9c:	f027 0720 	bic.w	r7, r7, #32
 8006ba0:	bfbb      	ittet	lt
 8006ba2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006ba6:	461d      	movlt	r5, r3
 8006ba8:	2300      	movge	r3, #0
 8006baa:	232d      	movlt	r3, #45	; 0x2d
 8006bac:	bfb8      	it	lt
 8006bae:	4614      	movlt	r4, r2
 8006bb0:	2f46      	cmp	r7, #70	; 0x46
 8006bb2:	700b      	strb	r3, [r1, #0]
 8006bb4:	d004      	beq.n	8006bc0 <__cvt+0x40>
 8006bb6:	2f45      	cmp	r7, #69	; 0x45
 8006bb8:	d100      	bne.n	8006bbc <__cvt+0x3c>
 8006bba:	3601      	adds	r6, #1
 8006bbc:	2102      	movs	r1, #2
 8006bbe:	e000      	b.n	8006bc2 <__cvt+0x42>
 8006bc0:	2103      	movs	r1, #3
 8006bc2:	ab03      	add	r3, sp, #12
 8006bc4:	9301      	str	r3, [sp, #4]
 8006bc6:	ab02      	add	r3, sp, #8
 8006bc8:	9300      	str	r3, [sp, #0]
 8006bca:	4632      	mov	r2, r6
 8006bcc:	4653      	mov	r3, sl
 8006bce:	ec45 4b10 	vmov	d0, r4, r5
 8006bd2:	f000 fcd1 	bl	8007578 <_dtoa_r>
 8006bd6:	2f47      	cmp	r7, #71	; 0x47
 8006bd8:	4680      	mov	r8, r0
 8006bda:	d102      	bne.n	8006be2 <__cvt+0x62>
 8006bdc:	f019 0f01 	tst.w	r9, #1
 8006be0:	d026      	beq.n	8006c30 <__cvt+0xb0>
 8006be2:	2f46      	cmp	r7, #70	; 0x46
 8006be4:	eb08 0906 	add.w	r9, r8, r6
 8006be8:	d111      	bne.n	8006c0e <__cvt+0x8e>
 8006bea:	f898 3000 	ldrb.w	r3, [r8]
 8006bee:	2b30      	cmp	r3, #48	; 0x30
 8006bf0:	d10a      	bne.n	8006c08 <__cvt+0x88>
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	4620      	mov	r0, r4
 8006bf8:	4629      	mov	r1, r5
 8006bfa:	f7f9 ff11 	bl	8000a20 <__aeabi_dcmpeq>
 8006bfe:	b918      	cbnz	r0, 8006c08 <__cvt+0x88>
 8006c00:	f1c6 0601 	rsb	r6, r6, #1
 8006c04:	f8ca 6000 	str.w	r6, [sl]
 8006c08:	f8da 3000 	ldr.w	r3, [sl]
 8006c0c:	4499      	add	r9, r3
 8006c0e:	2200      	movs	r2, #0
 8006c10:	2300      	movs	r3, #0
 8006c12:	4620      	mov	r0, r4
 8006c14:	4629      	mov	r1, r5
 8006c16:	f7f9 ff03 	bl	8000a20 <__aeabi_dcmpeq>
 8006c1a:	b938      	cbnz	r0, 8006c2c <__cvt+0xac>
 8006c1c:	2230      	movs	r2, #48	; 0x30
 8006c1e:	9b03      	ldr	r3, [sp, #12]
 8006c20:	454b      	cmp	r3, r9
 8006c22:	d205      	bcs.n	8006c30 <__cvt+0xb0>
 8006c24:	1c59      	adds	r1, r3, #1
 8006c26:	9103      	str	r1, [sp, #12]
 8006c28:	701a      	strb	r2, [r3, #0]
 8006c2a:	e7f8      	b.n	8006c1e <__cvt+0x9e>
 8006c2c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c30:	9b03      	ldr	r3, [sp, #12]
 8006c32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c34:	eba3 0308 	sub.w	r3, r3, r8
 8006c38:	4640      	mov	r0, r8
 8006c3a:	6013      	str	r3, [r2, #0]
 8006c3c:	b004      	add	sp, #16
 8006c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006c42 <__exponent>:
 8006c42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c44:	2900      	cmp	r1, #0
 8006c46:	4604      	mov	r4, r0
 8006c48:	bfba      	itte	lt
 8006c4a:	4249      	neglt	r1, r1
 8006c4c:	232d      	movlt	r3, #45	; 0x2d
 8006c4e:	232b      	movge	r3, #43	; 0x2b
 8006c50:	2909      	cmp	r1, #9
 8006c52:	f804 2b02 	strb.w	r2, [r4], #2
 8006c56:	7043      	strb	r3, [r0, #1]
 8006c58:	dd20      	ble.n	8006c9c <__exponent+0x5a>
 8006c5a:	f10d 0307 	add.w	r3, sp, #7
 8006c5e:	461f      	mov	r7, r3
 8006c60:	260a      	movs	r6, #10
 8006c62:	fb91 f5f6 	sdiv	r5, r1, r6
 8006c66:	fb06 1115 	mls	r1, r6, r5, r1
 8006c6a:	3130      	adds	r1, #48	; 0x30
 8006c6c:	2d09      	cmp	r5, #9
 8006c6e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006c72:	f103 32ff 	add.w	r2, r3, #4294967295
 8006c76:	4629      	mov	r1, r5
 8006c78:	dc09      	bgt.n	8006c8e <__exponent+0x4c>
 8006c7a:	3130      	adds	r1, #48	; 0x30
 8006c7c:	3b02      	subs	r3, #2
 8006c7e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006c82:	42bb      	cmp	r3, r7
 8006c84:	4622      	mov	r2, r4
 8006c86:	d304      	bcc.n	8006c92 <__exponent+0x50>
 8006c88:	1a10      	subs	r0, r2, r0
 8006c8a:	b003      	add	sp, #12
 8006c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c8e:	4613      	mov	r3, r2
 8006c90:	e7e7      	b.n	8006c62 <__exponent+0x20>
 8006c92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c96:	f804 2b01 	strb.w	r2, [r4], #1
 8006c9a:	e7f2      	b.n	8006c82 <__exponent+0x40>
 8006c9c:	2330      	movs	r3, #48	; 0x30
 8006c9e:	4419      	add	r1, r3
 8006ca0:	7083      	strb	r3, [r0, #2]
 8006ca2:	1d02      	adds	r2, r0, #4
 8006ca4:	70c1      	strb	r1, [r0, #3]
 8006ca6:	e7ef      	b.n	8006c88 <__exponent+0x46>

08006ca8 <_printf_float>:
 8006ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cac:	b08d      	sub	sp, #52	; 0x34
 8006cae:	460c      	mov	r4, r1
 8006cb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006cb4:	4616      	mov	r6, r2
 8006cb6:	461f      	mov	r7, r3
 8006cb8:	4605      	mov	r5, r0
 8006cba:	f001 fb8f 	bl	80083dc <_localeconv_r>
 8006cbe:	6803      	ldr	r3, [r0, #0]
 8006cc0:	9304      	str	r3, [sp, #16]
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f7f9 fa80 	bl	80001c8 <strlen>
 8006cc8:	2300      	movs	r3, #0
 8006cca:	930a      	str	r3, [sp, #40]	; 0x28
 8006ccc:	f8d8 3000 	ldr.w	r3, [r8]
 8006cd0:	9005      	str	r0, [sp, #20]
 8006cd2:	3307      	adds	r3, #7
 8006cd4:	f023 0307 	bic.w	r3, r3, #7
 8006cd8:	f103 0208 	add.w	r2, r3, #8
 8006cdc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006ce0:	f8d4 b000 	ldr.w	fp, [r4]
 8006ce4:	f8c8 2000 	str.w	r2, [r8]
 8006ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006cf0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006cf4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006cf8:	9307      	str	r3, [sp, #28]
 8006cfa:	f8cd 8018 	str.w	r8, [sp, #24]
 8006cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8006d02:	4ba7      	ldr	r3, [pc, #668]	; (8006fa0 <_printf_float+0x2f8>)
 8006d04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d08:	f7f9 febc 	bl	8000a84 <__aeabi_dcmpun>
 8006d0c:	bb70      	cbnz	r0, 8006d6c <_printf_float+0xc4>
 8006d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8006d12:	4ba3      	ldr	r3, [pc, #652]	; (8006fa0 <_printf_float+0x2f8>)
 8006d14:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d18:	f7f9 fe96 	bl	8000a48 <__aeabi_dcmple>
 8006d1c:	bb30      	cbnz	r0, 8006d6c <_printf_float+0xc4>
 8006d1e:	2200      	movs	r2, #0
 8006d20:	2300      	movs	r3, #0
 8006d22:	4640      	mov	r0, r8
 8006d24:	4649      	mov	r1, r9
 8006d26:	f7f9 fe85 	bl	8000a34 <__aeabi_dcmplt>
 8006d2a:	b110      	cbz	r0, 8006d32 <_printf_float+0x8a>
 8006d2c:	232d      	movs	r3, #45	; 0x2d
 8006d2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d32:	4a9c      	ldr	r2, [pc, #624]	; (8006fa4 <_printf_float+0x2fc>)
 8006d34:	4b9c      	ldr	r3, [pc, #624]	; (8006fa8 <_printf_float+0x300>)
 8006d36:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006d3a:	bf8c      	ite	hi
 8006d3c:	4690      	movhi	r8, r2
 8006d3e:	4698      	movls	r8, r3
 8006d40:	2303      	movs	r3, #3
 8006d42:	f02b 0204 	bic.w	r2, fp, #4
 8006d46:	6123      	str	r3, [r4, #16]
 8006d48:	6022      	str	r2, [r4, #0]
 8006d4a:	f04f 0900 	mov.w	r9, #0
 8006d4e:	9700      	str	r7, [sp, #0]
 8006d50:	4633      	mov	r3, r6
 8006d52:	aa0b      	add	r2, sp, #44	; 0x2c
 8006d54:	4621      	mov	r1, r4
 8006d56:	4628      	mov	r0, r5
 8006d58:	f000 f9e6 	bl	8007128 <_printf_common>
 8006d5c:	3001      	adds	r0, #1
 8006d5e:	f040 808d 	bne.w	8006e7c <_printf_float+0x1d4>
 8006d62:	f04f 30ff 	mov.w	r0, #4294967295
 8006d66:	b00d      	add	sp, #52	; 0x34
 8006d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d6c:	4642      	mov	r2, r8
 8006d6e:	464b      	mov	r3, r9
 8006d70:	4640      	mov	r0, r8
 8006d72:	4649      	mov	r1, r9
 8006d74:	f7f9 fe86 	bl	8000a84 <__aeabi_dcmpun>
 8006d78:	b110      	cbz	r0, 8006d80 <_printf_float+0xd8>
 8006d7a:	4a8c      	ldr	r2, [pc, #560]	; (8006fac <_printf_float+0x304>)
 8006d7c:	4b8c      	ldr	r3, [pc, #560]	; (8006fb0 <_printf_float+0x308>)
 8006d7e:	e7da      	b.n	8006d36 <_printf_float+0x8e>
 8006d80:	6861      	ldr	r1, [r4, #4]
 8006d82:	1c4b      	adds	r3, r1, #1
 8006d84:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006d88:	a80a      	add	r0, sp, #40	; 0x28
 8006d8a:	d13e      	bne.n	8006e0a <_printf_float+0x162>
 8006d8c:	2306      	movs	r3, #6
 8006d8e:	6063      	str	r3, [r4, #4]
 8006d90:	2300      	movs	r3, #0
 8006d92:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006d96:	ab09      	add	r3, sp, #36	; 0x24
 8006d98:	9300      	str	r3, [sp, #0]
 8006d9a:	ec49 8b10 	vmov	d0, r8, r9
 8006d9e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006da2:	6022      	str	r2, [r4, #0]
 8006da4:	f8cd a004 	str.w	sl, [sp, #4]
 8006da8:	6861      	ldr	r1, [r4, #4]
 8006daa:	4628      	mov	r0, r5
 8006dac:	f7ff fee8 	bl	8006b80 <__cvt>
 8006db0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006db4:	2b47      	cmp	r3, #71	; 0x47
 8006db6:	4680      	mov	r8, r0
 8006db8:	d109      	bne.n	8006dce <_printf_float+0x126>
 8006dba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dbc:	1cd8      	adds	r0, r3, #3
 8006dbe:	db02      	blt.n	8006dc6 <_printf_float+0x11e>
 8006dc0:	6862      	ldr	r2, [r4, #4]
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	dd47      	ble.n	8006e56 <_printf_float+0x1ae>
 8006dc6:	f1aa 0a02 	sub.w	sl, sl, #2
 8006dca:	fa5f fa8a 	uxtb.w	sl, sl
 8006dce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006dd2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dd4:	d824      	bhi.n	8006e20 <_printf_float+0x178>
 8006dd6:	3901      	subs	r1, #1
 8006dd8:	4652      	mov	r2, sl
 8006dda:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006dde:	9109      	str	r1, [sp, #36]	; 0x24
 8006de0:	f7ff ff2f 	bl	8006c42 <__exponent>
 8006de4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006de6:	1813      	adds	r3, r2, r0
 8006de8:	2a01      	cmp	r2, #1
 8006dea:	4681      	mov	r9, r0
 8006dec:	6123      	str	r3, [r4, #16]
 8006dee:	dc02      	bgt.n	8006df6 <_printf_float+0x14e>
 8006df0:	6822      	ldr	r2, [r4, #0]
 8006df2:	07d1      	lsls	r1, r2, #31
 8006df4:	d501      	bpl.n	8006dfa <_printf_float+0x152>
 8006df6:	3301      	adds	r3, #1
 8006df8:	6123      	str	r3, [r4, #16]
 8006dfa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d0a5      	beq.n	8006d4e <_printf_float+0xa6>
 8006e02:	232d      	movs	r3, #45	; 0x2d
 8006e04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e08:	e7a1      	b.n	8006d4e <_printf_float+0xa6>
 8006e0a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006e0e:	f000 8177 	beq.w	8007100 <_printf_float+0x458>
 8006e12:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006e16:	d1bb      	bne.n	8006d90 <_printf_float+0xe8>
 8006e18:	2900      	cmp	r1, #0
 8006e1a:	d1b9      	bne.n	8006d90 <_printf_float+0xe8>
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	e7b6      	b.n	8006d8e <_printf_float+0xe6>
 8006e20:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006e24:	d119      	bne.n	8006e5a <_printf_float+0x1b2>
 8006e26:	2900      	cmp	r1, #0
 8006e28:	6863      	ldr	r3, [r4, #4]
 8006e2a:	dd0c      	ble.n	8006e46 <_printf_float+0x19e>
 8006e2c:	6121      	str	r1, [r4, #16]
 8006e2e:	b913      	cbnz	r3, 8006e36 <_printf_float+0x18e>
 8006e30:	6822      	ldr	r2, [r4, #0]
 8006e32:	07d2      	lsls	r2, r2, #31
 8006e34:	d502      	bpl.n	8006e3c <_printf_float+0x194>
 8006e36:	3301      	adds	r3, #1
 8006e38:	440b      	add	r3, r1
 8006e3a:	6123      	str	r3, [r4, #16]
 8006e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e3e:	65a3      	str	r3, [r4, #88]	; 0x58
 8006e40:	f04f 0900 	mov.w	r9, #0
 8006e44:	e7d9      	b.n	8006dfa <_printf_float+0x152>
 8006e46:	b913      	cbnz	r3, 8006e4e <_printf_float+0x1a6>
 8006e48:	6822      	ldr	r2, [r4, #0]
 8006e4a:	07d0      	lsls	r0, r2, #31
 8006e4c:	d501      	bpl.n	8006e52 <_printf_float+0x1aa>
 8006e4e:	3302      	adds	r3, #2
 8006e50:	e7f3      	b.n	8006e3a <_printf_float+0x192>
 8006e52:	2301      	movs	r3, #1
 8006e54:	e7f1      	b.n	8006e3a <_printf_float+0x192>
 8006e56:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006e5a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	db05      	blt.n	8006e6e <_printf_float+0x1c6>
 8006e62:	6822      	ldr	r2, [r4, #0]
 8006e64:	6123      	str	r3, [r4, #16]
 8006e66:	07d1      	lsls	r1, r2, #31
 8006e68:	d5e8      	bpl.n	8006e3c <_printf_float+0x194>
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	e7e5      	b.n	8006e3a <_printf_float+0x192>
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	bfd4      	ite	le
 8006e72:	f1c3 0302 	rsble	r3, r3, #2
 8006e76:	2301      	movgt	r3, #1
 8006e78:	4413      	add	r3, r2
 8006e7a:	e7de      	b.n	8006e3a <_printf_float+0x192>
 8006e7c:	6823      	ldr	r3, [r4, #0]
 8006e7e:	055a      	lsls	r2, r3, #21
 8006e80:	d407      	bmi.n	8006e92 <_printf_float+0x1ea>
 8006e82:	6923      	ldr	r3, [r4, #16]
 8006e84:	4642      	mov	r2, r8
 8006e86:	4631      	mov	r1, r6
 8006e88:	4628      	mov	r0, r5
 8006e8a:	47b8      	blx	r7
 8006e8c:	3001      	adds	r0, #1
 8006e8e:	d12b      	bne.n	8006ee8 <_printf_float+0x240>
 8006e90:	e767      	b.n	8006d62 <_printf_float+0xba>
 8006e92:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006e96:	f240 80dc 	bls.w	8007052 <_printf_float+0x3aa>
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ea2:	f7f9 fdbd 	bl	8000a20 <__aeabi_dcmpeq>
 8006ea6:	2800      	cmp	r0, #0
 8006ea8:	d033      	beq.n	8006f12 <_printf_float+0x26a>
 8006eaa:	2301      	movs	r3, #1
 8006eac:	4a41      	ldr	r2, [pc, #260]	; (8006fb4 <_printf_float+0x30c>)
 8006eae:	4631      	mov	r1, r6
 8006eb0:	4628      	mov	r0, r5
 8006eb2:	47b8      	blx	r7
 8006eb4:	3001      	adds	r0, #1
 8006eb6:	f43f af54 	beq.w	8006d62 <_printf_float+0xba>
 8006eba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	db02      	blt.n	8006ec8 <_printf_float+0x220>
 8006ec2:	6823      	ldr	r3, [r4, #0]
 8006ec4:	07d8      	lsls	r0, r3, #31
 8006ec6:	d50f      	bpl.n	8006ee8 <_printf_float+0x240>
 8006ec8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ecc:	4631      	mov	r1, r6
 8006ece:	4628      	mov	r0, r5
 8006ed0:	47b8      	blx	r7
 8006ed2:	3001      	adds	r0, #1
 8006ed4:	f43f af45 	beq.w	8006d62 <_printf_float+0xba>
 8006ed8:	f04f 0800 	mov.w	r8, #0
 8006edc:	f104 091a 	add.w	r9, r4, #26
 8006ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	4543      	cmp	r3, r8
 8006ee6:	dc09      	bgt.n	8006efc <_printf_float+0x254>
 8006ee8:	6823      	ldr	r3, [r4, #0]
 8006eea:	079b      	lsls	r3, r3, #30
 8006eec:	f100 8103 	bmi.w	80070f6 <_printf_float+0x44e>
 8006ef0:	68e0      	ldr	r0, [r4, #12]
 8006ef2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ef4:	4298      	cmp	r0, r3
 8006ef6:	bfb8      	it	lt
 8006ef8:	4618      	movlt	r0, r3
 8006efa:	e734      	b.n	8006d66 <_printf_float+0xbe>
 8006efc:	2301      	movs	r3, #1
 8006efe:	464a      	mov	r2, r9
 8006f00:	4631      	mov	r1, r6
 8006f02:	4628      	mov	r0, r5
 8006f04:	47b8      	blx	r7
 8006f06:	3001      	adds	r0, #1
 8006f08:	f43f af2b 	beq.w	8006d62 <_printf_float+0xba>
 8006f0c:	f108 0801 	add.w	r8, r8, #1
 8006f10:	e7e6      	b.n	8006ee0 <_printf_float+0x238>
 8006f12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	dc2b      	bgt.n	8006f70 <_printf_float+0x2c8>
 8006f18:	2301      	movs	r3, #1
 8006f1a:	4a26      	ldr	r2, [pc, #152]	; (8006fb4 <_printf_float+0x30c>)
 8006f1c:	4631      	mov	r1, r6
 8006f1e:	4628      	mov	r0, r5
 8006f20:	47b8      	blx	r7
 8006f22:	3001      	adds	r0, #1
 8006f24:	f43f af1d 	beq.w	8006d62 <_printf_float+0xba>
 8006f28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f2a:	b923      	cbnz	r3, 8006f36 <_printf_float+0x28e>
 8006f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f2e:	b913      	cbnz	r3, 8006f36 <_printf_float+0x28e>
 8006f30:	6823      	ldr	r3, [r4, #0]
 8006f32:	07d9      	lsls	r1, r3, #31
 8006f34:	d5d8      	bpl.n	8006ee8 <_printf_float+0x240>
 8006f36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f3a:	4631      	mov	r1, r6
 8006f3c:	4628      	mov	r0, r5
 8006f3e:	47b8      	blx	r7
 8006f40:	3001      	adds	r0, #1
 8006f42:	f43f af0e 	beq.w	8006d62 <_printf_float+0xba>
 8006f46:	f04f 0900 	mov.w	r9, #0
 8006f4a:	f104 0a1a 	add.w	sl, r4, #26
 8006f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f50:	425b      	negs	r3, r3
 8006f52:	454b      	cmp	r3, r9
 8006f54:	dc01      	bgt.n	8006f5a <_printf_float+0x2b2>
 8006f56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f58:	e794      	b.n	8006e84 <_printf_float+0x1dc>
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	4652      	mov	r2, sl
 8006f5e:	4631      	mov	r1, r6
 8006f60:	4628      	mov	r0, r5
 8006f62:	47b8      	blx	r7
 8006f64:	3001      	adds	r0, #1
 8006f66:	f43f aefc 	beq.w	8006d62 <_printf_float+0xba>
 8006f6a:	f109 0901 	add.w	r9, r9, #1
 8006f6e:	e7ee      	b.n	8006f4e <_printf_float+0x2a6>
 8006f70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f74:	429a      	cmp	r2, r3
 8006f76:	bfa8      	it	ge
 8006f78:	461a      	movge	r2, r3
 8006f7a:	2a00      	cmp	r2, #0
 8006f7c:	4691      	mov	r9, r2
 8006f7e:	dd07      	ble.n	8006f90 <_printf_float+0x2e8>
 8006f80:	4613      	mov	r3, r2
 8006f82:	4631      	mov	r1, r6
 8006f84:	4642      	mov	r2, r8
 8006f86:	4628      	mov	r0, r5
 8006f88:	47b8      	blx	r7
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	f43f aee9 	beq.w	8006d62 <_printf_float+0xba>
 8006f90:	f104 031a 	add.w	r3, r4, #26
 8006f94:	f04f 0b00 	mov.w	fp, #0
 8006f98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f9c:	9306      	str	r3, [sp, #24]
 8006f9e:	e015      	b.n	8006fcc <_printf_float+0x324>
 8006fa0:	7fefffff 	.word	0x7fefffff
 8006fa4:	080099a8 	.word	0x080099a8
 8006fa8:	080099a4 	.word	0x080099a4
 8006fac:	080099b0 	.word	0x080099b0
 8006fb0:	080099ac 	.word	0x080099ac
 8006fb4:	080099b4 	.word	0x080099b4
 8006fb8:	2301      	movs	r3, #1
 8006fba:	9a06      	ldr	r2, [sp, #24]
 8006fbc:	4631      	mov	r1, r6
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	47b8      	blx	r7
 8006fc2:	3001      	adds	r0, #1
 8006fc4:	f43f aecd 	beq.w	8006d62 <_printf_float+0xba>
 8006fc8:	f10b 0b01 	add.w	fp, fp, #1
 8006fcc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006fd0:	ebaa 0309 	sub.w	r3, sl, r9
 8006fd4:	455b      	cmp	r3, fp
 8006fd6:	dcef      	bgt.n	8006fb8 <_printf_float+0x310>
 8006fd8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	44d0      	add	r8, sl
 8006fe0:	db15      	blt.n	800700e <_printf_float+0x366>
 8006fe2:	6823      	ldr	r3, [r4, #0]
 8006fe4:	07da      	lsls	r2, r3, #31
 8006fe6:	d412      	bmi.n	800700e <_printf_float+0x366>
 8006fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fea:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006fec:	eba3 020a 	sub.w	r2, r3, sl
 8006ff0:	eba3 0a01 	sub.w	sl, r3, r1
 8006ff4:	4592      	cmp	sl, r2
 8006ff6:	bfa8      	it	ge
 8006ff8:	4692      	movge	sl, r2
 8006ffa:	f1ba 0f00 	cmp.w	sl, #0
 8006ffe:	dc0e      	bgt.n	800701e <_printf_float+0x376>
 8007000:	f04f 0800 	mov.w	r8, #0
 8007004:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007008:	f104 091a 	add.w	r9, r4, #26
 800700c:	e019      	b.n	8007042 <_printf_float+0x39a>
 800700e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007012:	4631      	mov	r1, r6
 8007014:	4628      	mov	r0, r5
 8007016:	47b8      	blx	r7
 8007018:	3001      	adds	r0, #1
 800701a:	d1e5      	bne.n	8006fe8 <_printf_float+0x340>
 800701c:	e6a1      	b.n	8006d62 <_printf_float+0xba>
 800701e:	4653      	mov	r3, sl
 8007020:	4642      	mov	r2, r8
 8007022:	4631      	mov	r1, r6
 8007024:	4628      	mov	r0, r5
 8007026:	47b8      	blx	r7
 8007028:	3001      	adds	r0, #1
 800702a:	d1e9      	bne.n	8007000 <_printf_float+0x358>
 800702c:	e699      	b.n	8006d62 <_printf_float+0xba>
 800702e:	2301      	movs	r3, #1
 8007030:	464a      	mov	r2, r9
 8007032:	4631      	mov	r1, r6
 8007034:	4628      	mov	r0, r5
 8007036:	47b8      	blx	r7
 8007038:	3001      	adds	r0, #1
 800703a:	f43f ae92 	beq.w	8006d62 <_printf_float+0xba>
 800703e:	f108 0801 	add.w	r8, r8, #1
 8007042:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007046:	1a9b      	subs	r3, r3, r2
 8007048:	eba3 030a 	sub.w	r3, r3, sl
 800704c:	4543      	cmp	r3, r8
 800704e:	dcee      	bgt.n	800702e <_printf_float+0x386>
 8007050:	e74a      	b.n	8006ee8 <_printf_float+0x240>
 8007052:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007054:	2a01      	cmp	r2, #1
 8007056:	dc01      	bgt.n	800705c <_printf_float+0x3b4>
 8007058:	07db      	lsls	r3, r3, #31
 800705a:	d53a      	bpl.n	80070d2 <_printf_float+0x42a>
 800705c:	2301      	movs	r3, #1
 800705e:	4642      	mov	r2, r8
 8007060:	4631      	mov	r1, r6
 8007062:	4628      	mov	r0, r5
 8007064:	47b8      	blx	r7
 8007066:	3001      	adds	r0, #1
 8007068:	f43f ae7b 	beq.w	8006d62 <_printf_float+0xba>
 800706c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007070:	4631      	mov	r1, r6
 8007072:	4628      	mov	r0, r5
 8007074:	47b8      	blx	r7
 8007076:	3001      	adds	r0, #1
 8007078:	f108 0801 	add.w	r8, r8, #1
 800707c:	f43f ae71 	beq.w	8006d62 <_printf_float+0xba>
 8007080:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007082:	2200      	movs	r2, #0
 8007084:	f103 3aff 	add.w	sl, r3, #4294967295
 8007088:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800708c:	2300      	movs	r3, #0
 800708e:	f7f9 fcc7 	bl	8000a20 <__aeabi_dcmpeq>
 8007092:	b9c8      	cbnz	r0, 80070c8 <_printf_float+0x420>
 8007094:	4653      	mov	r3, sl
 8007096:	4642      	mov	r2, r8
 8007098:	4631      	mov	r1, r6
 800709a:	4628      	mov	r0, r5
 800709c:	47b8      	blx	r7
 800709e:	3001      	adds	r0, #1
 80070a0:	d10e      	bne.n	80070c0 <_printf_float+0x418>
 80070a2:	e65e      	b.n	8006d62 <_printf_float+0xba>
 80070a4:	2301      	movs	r3, #1
 80070a6:	4652      	mov	r2, sl
 80070a8:	4631      	mov	r1, r6
 80070aa:	4628      	mov	r0, r5
 80070ac:	47b8      	blx	r7
 80070ae:	3001      	adds	r0, #1
 80070b0:	f43f ae57 	beq.w	8006d62 <_printf_float+0xba>
 80070b4:	f108 0801 	add.w	r8, r8, #1
 80070b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070ba:	3b01      	subs	r3, #1
 80070bc:	4543      	cmp	r3, r8
 80070be:	dcf1      	bgt.n	80070a4 <_printf_float+0x3fc>
 80070c0:	464b      	mov	r3, r9
 80070c2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80070c6:	e6de      	b.n	8006e86 <_printf_float+0x1de>
 80070c8:	f04f 0800 	mov.w	r8, #0
 80070cc:	f104 0a1a 	add.w	sl, r4, #26
 80070d0:	e7f2      	b.n	80070b8 <_printf_float+0x410>
 80070d2:	2301      	movs	r3, #1
 80070d4:	e7df      	b.n	8007096 <_printf_float+0x3ee>
 80070d6:	2301      	movs	r3, #1
 80070d8:	464a      	mov	r2, r9
 80070da:	4631      	mov	r1, r6
 80070dc:	4628      	mov	r0, r5
 80070de:	47b8      	blx	r7
 80070e0:	3001      	adds	r0, #1
 80070e2:	f43f ae3e 	beq.w	8006d62 <_printf_float+0xba>
 80070e6:	f108 0801 	add.w	r8, r8, #1
 80070ea:	68e3      	ldr	r3, [r4, #12]
 80070ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80070ee:	1a9b      	subs	r3, r3, r2
 80070f0:	4543      	cmp	r3, r8
 80070f2:	dcf0      	bgt.n	80070d6 <_printf_float+0x42e>
 80070f4:	e6fc      	b.n	8006ef0 <_printf_float+0x248>
 80070f6:	f04f 0800 	mov.w	r8, #0
 80070fa:	f104 0919 	add.w	r9, r4, #25
 80070fe:	e7f4      	b.n	80070ea <_printf_float+0x442>
 8007100:	2900      	cmp	r1, #0
 8007102:	f43f ae8b 	beq.w	8006e1c <_printf_float+0x174>
 8007106:	2300      	movs	r3, #0
 8007108:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800710c:	ab09      	add	r3, sp, #36	; 0x24
 800710e:	9300      	str	r3, [sp, #0]
 8007110:	ec49 8b10 	vmov	d0, r8, r9
 8007114:	6022      	str	r2, [r4, #0]
 8007116:	f8cd a004 	str.w	sl, [sp, #4]
 800711a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800711e:	4628      	mov	r0, r5
 8007120:	f7ff fd2e 	bl	8006b80 <__cvt>
 8007124:	4680      	mov	r8, r0
 8007126:	e648      	b.n	8006dba <_printf_float+0x112>

08007128 <_printf_common>:
 8007128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800712c:	4691      	mov	r9, r2
 800712e:	461f      	mov	r7, r3
 8007130:	688a      	ldr	r2, [r1, #8]
 8007132:	690b      	ldr	r3, [r1, #16]
 8007134:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007138:	4293      	cmp	r3, r2
 800713a:	bfb8      	it	lt
 800713c:	4613      	movlt	r3, r2
 800713e:	f8c9 3000 	str.w	r3, [r9]
 8007142:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007146:	4606      	mov	r6, r0
 8007148:	460c      	mov	r4, r1
 800714a:	b112      	cbz	r2, 8007152 <_printf_common+0x2a>
 800714c:	3301      	adds	r3, #1
 800714e:	f8c9 3000 	str.w	r3, [r9]
 8007152:	6823      	ldr	r3, [r4, #0]
 8007154:	0699      	lsls	r1, r3, #26
 8007156:	bf42      	ittt	mi
 8007158:	f8d9 3000 	ldrmi.w	r3, [r9]
 800715c:	3302      	addmi	r3, #2
 800715e:	f8c9 3000 	strmi.w	r3, [r9]
 8007162:	6825      	ldr	r5, [r4, #0]
 8007164:	f015 0506 	ands.w	r5, r5, #6
 8007168:	d107      	bne.n	800717a <_printf_common+0x52>
 800716a:	f104 0a19 	add.w	sl, r4, #25
 800716e:	68e3      	ldr	r3, [r4, #12]
 8007170:	f8d9 2000 	ldr.w	r2, [r9]
 8007174:	1a9b      	subs	r3, r3, r2
 8007176:	42ab      	cmp	r3, r5
 8007178:	dc28      	bgt.n	80071cc <_printf_common+0xa4>
 800717a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800717e:	6822      	ldr	r2, [r4, #0]
 8007180:	3300      	adds	r3, #0
 8007182:	bf18      	it	ne
 8007184:	2301      	movne	r3, #1
 8007186:	0692      	lsls	r2, r2, #26
 8007188:	d42d      	bmi.n	80071e6 <_printf_common+0xbe>
 800718a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800718e:	4639      	mov	r1, r7
 8007190:	4630      	mov	r0, r6
 8007192:	47c0      	blx	r8
 8007194:	3001      	adds	r0, #1
 8007196:	d020      	beq.n	80071da <_printf_common+0xb2>
 8007198:	6823      	ldr	r3, [r4, #0]
 800719a:	68e5      	ldr	r5, [r4, #12]
 800719c:	f8d9 2000 	ldr.w	r2, [r9]
 80071a0:	f003 0306 	and.w	r3, r3, #6
 80071a4:	2b04      	cmp	r3, #4
 80071a6:	bf08      	it	eq
 80071a8:	1aad      	subeq	r5, r5, r2
 80071aa:	68a3      	ldr	r3, [r4, #8]
 80071ac:	6922      	ldr	r2, [r4, #16]
 80071ae:	bf0c      	ite	eq
 80071b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071b4:	2500      	movne	r5, #0
 80071b6:	4293      	cmp	r3, r2
 80071b8:	bfc4      	itt	gt
 80071ba:	1a9b      	subgt	r3, r3, r2
 80071bc:	18ed      	addgt	r5, r5, r3
 80071be:	f04f 0900 	mov.w	r9, #0
 80071c2:	341a      	adds	r4, #26
 80071c4:	454d      	cmp	r5, r9
 80071c6:	d11a      	bne.n	80071fe <_printf_common+0xd6>
 80071c8:	2000      	movs	r0, #0
 80071ca:	e008      	b.n	80071de <_printf_common+0xb6>
 80071cc:	2301      	movs	r3, #1
 80071ce:	4652      	mov	r2, sl
 80071d0:	4639      	mov	r1, r7
 80071d2:	4630      	mov	r0, r6
 80071d4:	47c0      	blx	r8
 80071d6:	3001      	adds	r0, #1
 80071d8:	d103      	bne.n	80071e2 <_printf_common+0xba>
 80071da:	f04f 30ff 	mov.w	r0, #4294967295
 80071de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071e2:	3501      	adds	r5, #1
 80071e4:	e7c3      	b.n	800716e <_printf_common+0x46>
 80071e6:	18e1      	adds	r1, r4, r3
 80071e8:	1c5a      	adds	r2, r3, #1
 80071ea:	2030      	movs	r0, #48	; 0x30
 80071ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80071f0:	4422      	add	r2, r4
 80071f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80071f6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80071fa:	3302      	adds	r3, #2
 80071fc:	e7c5      	b.n	800718a <_printf_common+0x62>
 80071fe:	2301      	movs	r3, #1
 8007200:	4622      	mov	r2, r4
 8007202:	4639      	mov	r1, r7
 8007204:	4630      	mov	r0, r6
 8007206:	47c0      	blx	r8
 8007208:	3001      	adds	r0, #1
 800720a:	d0e6      	beq.n	80071da <_printf_common+0xb2>
 800720c:	f109 0901 	add.w	r9, r9, #1
 8007210:	e7d8      	b.n	80071c4 <_printf_common+0x9c>
	...

08007214 <_puts_r>:
 8007214:	b570      	push	{r4, r5, r6, lr}
 8007216:	460e      	mov	r6, r1
 8007218:	4605      	mov	r5, r0
 800721a:	b118      	cbz	r0, 8007224 <_puts_r+0x10>
 800721c:	6983      	ldr	r3, [r0, #24]
 800721e:	b90b      	cbnz	r3, 8007224 <_puts_r+0x10>
 8007220:	f001 f852 	bl	80082c8 <__sinit>
 8007224:	69ab      	ldr	r3, [r5, #24]
 8007226:	68ac      	ldr	r4, [r5, #8]
 8007228:	b913      	cbnz	r3, 8007230 <_puts_r+0x1c>
 800722a:	4628      	mov	r0, r5
 800722c:	f001 f84c 	bl	80082c8 <__sinit>
 8007230:	4b23      	ldr	r3, [pc, #140]	; (80072c0 <_puts_r+0xac>)
 8007232:	429c      	cmp	r4, r3
 8007234:	d117      	bne.n	8007266 <_puts_r+0x52>
 8007236:	686c      	ldr	r4, [r5, #4]
 8007238:	89a3      	ldrh	r3, [r4, #12]
 800723a:	071b      	lsls	r3, r3, #28
 800723c:	d51d      	bpl.n	800727a <_puts_r+0x66>
 800723e:	6923      	ldr	r3, [r4, #16]
 8007240:	b1db      	cbz	r3, 800727a <_puts_r+0x66>
 8007242:	3e01      	subs	r6, #1
 8007244:	68a3      	ldr	r3, [r4, #8]
 8007246:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800724a:	3b01      	subs	r3, #1
 800724c:	60a3      	str	r3, [r4, #8]
 800724e:	b9e9      	cbnz	r1, 800728c <_puts_r+0x78>
 8007250:	2b00      	cmp	r3, #0
 8007252:	da2e      	bge.n	80072b2 <_puts_r+0x9e>
 8007254:	4622      	mov	r2, r4
 8007256:	210a      	movs	r1, #10
 8007258:	4628      	mov	r0, r5
 800725a:	f000 f83f 	bl	80072dc <__swbuf_r>
 800725e:	3001      	adds	r0, #1
 8007260:	d011      	beq.n	8007286 <_puts_r+0x72>
 8007262:	200a      	movs	r0, #10
 8007264:	e011      	b.n	800728a <_puts_r+0x76>
 8007266:	4b17      	ldr	r3, [pc, #92]	; (80072c4 <_puts_r+0xb0>)
 8007268:	429c      	cmp	r4, r3
 800726a:	d101      	bne.n	8007270 <_puts_r+0x5c>
 800726c:	68ac      	ldr	r4, [r5, #8]
 800726e:	e7e3      	b.n	8007238 <_puts_r+0x24>
 8007270:	4b15      	ldr	r3, [pc, #84]	; (80072c8 <_puts_r+0xb4>)
 8007272:	429c      	cmp	r4, r3
 8007274:	bf08      	it	eq
 8007276:	68ec      	ldreq	r4, [r5, #12]
 8007278:	e7de      	b.n	8007238 <_puts_r+0x24>
 800727a:	4621      	mov	r1, r4
 800727c:	4628      	mov	r0, r5
 800727e:	f000 f87f 	bl	8007380 <__swsetup_r>
 8007282:	2800      	cmp	r0, #0
 8007284:	d0dd      	beq.n	8007242 <_puts_r+0x2e>
 8007286:	f04f 30ff 	mov.w	r0, #4294967295
 800728a:	bd70      	pop	{r4, r5, r6, pc}
 800728c:	2b00      	cmp	r3, #0
 800728e:	da04      	bge.n	800729a <_puts_r+0x86>
 8007290:	69a2      	ldr	r2, [r4, #24]
 8007292:	429a      	cmp	r2, r3
 8007294:	dc06      	bgt.n	80072a4 <_puts_r+0x90>
 8007296:	290a      	cmp	r1, #10
 8007298:	d004      	beq.n	80072a4 <_puts_r+0x90>
 800729a:	6823      	ldr	r3, [r4, #0]
 800729c:	1c5a      	adds	r2, r3, #1
 800729e:	6022      	str	r2, [r4, #0]
 80072a0:	7019      	strb	r1, [r3, #0]
 80072a2:	e7cf      	b.n	8007244 <_puts_r+0x30>
 80072a4:	4622      	mov	r2, r4
 80072a6:	4628      	mov	r0, r5
 80072a8:	f000 f818 	bl	80072dc <__swbuf_r>
 80072ac:	3001      	adds	r0, #1
 80072ae:	d1c9      	bne.n	8007244 <_puts_r+0x30>
 80072b0:	e7e9      	b.n	8007286 <_puts_r+0x72>
 80072b2:	6823      	ldr	r3, [r4, #0]
 80072b4:	200a      	movs	r0, #10
 80072b6:	1c5a      	adds	r2, r3, #1
 80072b8:	6022      	str	r2, [r4, #0]
 80072ba:	7018      	strb	r0, [r3, #0]
 80072bc:	e7e5      	b.n	800728a <_puts_r+0x76>
 80072be:	bf00      	nop
 80072c0:	080099e4 	.word	0x080099e4
 80072c4:	08009a04 	.word	0x08009a04
 80072c8:	080099c4 	.word	0x080099c4

080072cc <puts>:
 80072cc:	4b02      	ldr	r3, [pc, #8]	; (80072d8 <puts+0xc>)
 80072ce:	4601      	mov	r1, r0
 80072d0:	6818      	ldr	r0, [r3, #0]
 80072d2:	f7ff bf9f 	b.w	8007214 <_puts_r>
 80072d6:	bf00      	nop
 80072d8:	20000014 	.word	0x20000014

080072dc <__swbuf_r>:
 80072dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072de:	460e      	mov	r6, r1
 80072e0:	4614      	mov	r4, r2
 80072e2:	4605      	mov	r5, r0
 80072e4:	b118      	cbz	r0, 80072ee <__swbuf_r+0x12>
 80072e6:	6983      	ldr	r3, [r0, #24]
 80072e8:	b90b      	cbnz	r3, 80072ee <__swbuf_r+0x12>
 80072ea:	f000 ffed 	bl	80082c8 <__sinit>
 80072ee:	4b21      	ldr	r3, [pc, #132]	; (8007374 <__swbuf_r+0x98>)
 80072f0:	429c      	cmp	r4, r3
 80072f2:	d12a      	bne.n	800734a <__swbuf_r+0x6e>
 80072f4:	686c      	ldr	r4, [r5, #4]
 80072f6:	69a3      	ldr	r3, [r4, #24]
 80072f8:	60a3      	str	r3, [r4, #8]
 80072fa:	89a3      	ldrh	r3, [r4, #12]
 80072fc:	071a      	lsls	r2, r3, #28
 80072fe:	d52e      	bpl.n	800735e <__swbuf_r+0x82>
 8007300:	6923      	ldr	r3, [r4, #16]
 8007302:	b363      	cbz	r3, 800735e <__swbuf_r+0x82>
 8007304:	6923      	ldr	r3, [r4, #16]
 8007306:	6820      	ldr	r0, [r4, #0]
 8007308:	1ac0      	subs	r0, r0, r3
 800730a:	6963      	ldr	r3, [r4, #20]
 800730c:	b2f6      	uxtb	r6, r6
 800730e:	4283      	cmp	r3, r0
 8007310:	4637      	mov	r7, r6
 8007312:	dc04      	bgt.n	800731e <__swbuf_r+0x42>
 8007314:	4621      	mov	r1, r4
 8007316:	4628      	mov	r0, r5
 8007318:	f000 ff6c 	bl	80081f4 <_fflush_r>
 800731c:	bb28      	cbnz	r0, 800736a <__swbuf_r+0x8e>
 800731e:	68a3      	ldr	r3, [r4, #8]
 8007320:	3b01      	subs	r3, #1
 8007322:	60a3      	str	r3, [r4, #8]
 8007324:	6823      	ldr	r3, [r4, #0]
 8007326:	1c5a      	adds	r2, r3, #1
 8007328:	6022      	str	r2, [r4, #0]
 800732a:	701e      	strb	r6, [r3, #0]
 800732c:	6963      	ldr	r3, [r4, #20]
 800732e:	3001      	adds	r0, #1
 8007330:	4283      	cmp	r3, r0
 8007332:	d004      	beq.n	800733e <__swbuf_r+0x62>
 8007334:	89a3      	ldrh	r3, [r4, #12]
 8007336:	07db      	lsls	r3, r3, #31
 8007338:	d519      	bpl.n	800736e <__swbuf_r+0x92>
 800733a:	2e0a      	cmp	r6, #10
 800733c:	d117      	bne.n	800736e <__swbuf_r+0x92>
 800733e:	4621      	mov	r1, r4
 8007340:	4628      	mov	r0, r5
 8007342:	f000 ff57 	bl	80081f4 <_fflush_r>
 8007346:	b190      	cbz	r0, 800736e <__swbuf_r+0x92>
 8007348:	e00f      	b.n	800736a <__swbuf_r+0x8e>
 800734a:	4b0b      	ldr	r3, [pc, #44]	; (8007378 <__swbuf_r+0x9c>)
 800734c:	429c      	cmp	r4, r3
 800734e:	d101      	bne.n	8007354 <__swbuf_r+0x78>
 8007350:	68ac      	ldr	r4, [r5, #8]
 8007352:	e7d0      	b.n	80072f6 <__swbuf_r+0x1a>
 8007354:	4b09      	ldr	r3, [pc, #36]	; (800737c <__swbuf_r+0xa0>)
 8007356:	429c      	cmp	r4, r3
 8007358:	bf08      	it	eq
 800735a:	68ec      	ldreq	r4, [r5, #12]
 800735c:	e7cb      	b.n	80072f6 <__swbuf_r+0x1a>
 800735e:	4621      	mov	r1, r4
 8007360:	4628      	mov	r0, r5
 8007362:	f000 f80d 	bl	8007380 <__swsetup_r>
 8007366:	2800      	cmp	r0, #0
 8007368:	d0cc      	beq.n	8007304 <__swbuf_r+0x28>
 800736a:	f04f 37ff 	mov.w	r7, #4294967295
 800736e:	4638      	mov	r0, r7
 8007370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007372:	bf00      	nop
 8007374:	080099e4 	.word	0x080099e4
 8007378:	08009a04 	.word	0x08009a04
 800737c:	080099c4 	.word	0x080099c4

08007380 <__swsetup_r>:
 8007380:	4b32      	ldr	r3, [pc, #200]	; (800744c <__swsetup_r+0xcc>)
 8007382:	b570      	push	{r4, r5, r6, lr}
 8007384:	681d      	ldr	r5, [r3, #0]
 8007386:	4606      	mov	r6, r0
 8007388:	460c      	mov	r4, r1
 800738a:	b125      	cbz	r5, 8007396 <__swsetup_r+0x16>
 800738c:	69ab      	ldr	r3, [r5, #24]
 800738e:	b913      	cbnz	r3, 8007396 <__swsetup_r+0x16>
 8007390:	4628      	mov	r0, r5
 8007392:	f000 ff99 	bl	80082c8 <__sinit>
 8007396:	4b2e      	ldr	r3, [pc, #184]	; (8007450 <__swsetup_r+0xd0>)
 8007398:	429c      	cmp	r4, r3
 800739a:	d10f      	bne.n	80073bc <__swsetup_r+0x3c>
 800739c:	686c      	ldr	r4, [r5, #4]
 800739e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073a2:	b29a      	uxth	r2, r3
 80073a4:	0715      	lsls	r5, r2, #28
 80073a6:	d42c      	bmi.n	8007402 <__swsetup_r+0x82>
 80073a8:	06d0      	lsls	r0, r2, #27
 80073aa:	d411      	bmi.n	80073d0 <__swsetup_r+0x50>
 80073ac:	2209      	movs	r2, #9
 80073ae:	6032      	str	r2, [r6, #0]
 80073b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073b4:	81a3      	strh	r3, [r4, #12]
 80073b6:	f04f 30ff 	mov.w	r0, #4294967295
 80073ba:	e03e      	b.n	800743a <__swsetup_r+0xba>
 80073bc:	4b25      	ldr	r3, [pc, #148]	; (8007454 <__swsetup_r+0xd4>)
 80073be:	429c      	cmp	r4, r3
 80073c0:	d101      	bne.n	80073c6 <__swsetup_r+0x46>
 80073c2:	68ac      	ldr	r4, [r5, #8]
 80073c4:	e7eb      	b.n	800739e <__swsetup_r+0x1e>
 80073c6:	4b24      	ldr	r3, [pc, #144]	; (8007458 <__swsetup_r+0xd8>)
 80073c8:	429c      	cmp	r4, r3
 80073ca:	bf08      	it	eq
 80073cc:	68ec      	ldreq	r4, [r5, #12]
 80073ce:	e7e6      	b.n	800739e <__swsetup_r+0x1e>
 80073d0:	0751      	lsls	r1, r2, #29
 80073d2:	d512      	bpl.n	80073fa <__swsetup_r+0x7a>
 80073d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073d6:	b141      	cbz	r1, 80073ea <__swsetup_r+0x6a>
 80073d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073dc:	4299      	cmp	r1, r3
 80073de:	d002      	beq.n	80073e6 <__swsetup_r+0x66>
 80073e0:	4630      	mov	r0, r6
 80073e2:	f001 fb69 	bl	8008ab8 <_free_r>
 80073e6:	2300      	movs	r3, #0
 80073e8:	6363      	str	r3, [r4, #52]	; 0x34
 80073ea:	89a3      	ldrh	r3, [r4, #12]
 80073ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80073f0:	81a3      	strh	r3, [r4, #12]
 80073f2:	2300      	movs	r3, #0
 80073f4:	6063      	str	r3, [r4, #4]
 80073f6:	6923      	ldr	r3, [r4, #16]
 80073f8:	6023      	str	r3, [r4, #0]
 80073fa:	89a3      	ldrh	r3, [r4, #12]
 80073fc:	f043 0308 	orr.w	r3, r3, #8
 8007400:	81a3      	strh	r3, [r4, #12]
 8007402:	6923      	ldr	r3, [r4, #16]
 8007404:	b94b      	cbnz	r3, 800741a <__swsetup_r+0x9a>
 8007406:	89a3      	ldrh	r3, [r4, #12]
 8007408:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800740c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007410:	d003      	beq.n	800741a <__swsetup_r+0x9a>
 8007412:	4621      	mov	r1, r4
 8007414:	4630      	mov	r0, r6
 8007416:	f001 f813 	bl	8008440 <__smakebuf_r>
 800741a:	89a2      	ldrh	r2, [r4, #12]
 800741c:	f012 0301 	ands.w	r3, r2, #1
 8007420:	d00c      	beq.n	800743c <__swsetup_r+0xbc>
 8007422:	2300      	movs	r3, #0
 8007424:	60a3      	str	r3, [r4, #8]
 8007426:	6963      	ldr	r3, [r4, #20]
 8007428:	425b      	negs	r3, r3
 800742a:	61a3      	str	r3, [r4, #24]
 800742c:	6923      	ldr	r3, [r4, #16]
 800742e:	b953      	cbnz	r3, 8007446 <__swsetup_r+0xc6>
 8007430:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007434:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007438:	d1ba      	bne.n	80073b0 <__swsetup_r+0x30>
 800743a:	bd70      	pop	{r4, r5, r6, pc}
 800743c:	0792      	lsls	r2, r2, #30
 800743e:	bf58      	it	pl
 8007440:	6963      	ldrpl	r3, [r4, #20]
 8007442:	60a3      	str	r3, [r4, #8]
 8007444:	e7f2      	b.n	800742c <__swsetup_r+0xac>
 8007446:	2000      	movs	r0, #0
 8007448:	e7f7      	b.n	800743a <__swsetup_r+0xba>
 800744a:	bf00      	nop
 800744c:	20000014 	.word	0x20000014
 8007450:	080099e4 	.word	0x080099e4
 8007454:	08009a04 	.word	0x08009a04
 8007458:	080099c4 	.word	0x080099c4

0800745c <quorem>:
 800745c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007460:	6903      	ldr	r3, [r0, #16]
 8007462:	690c      	ldr	r4, [r1, #16]
 8007464:	42a3      	cmp	r3, r4
 8007466:	4680      	mov	r8, r0
 8007468:	f2c0 8082 	blt.w	8007570 <quorem+0x114>
 800746c:	3c01      	subs	r4, #1
 800746e:	f101 0714 	add.w	r7, r1, #20
 8007472:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007476:	f100 0614 	add.w	r6, r0, #20
 800747a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800747e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007482:	eb06 030c 	add.w	r3, r6, ip
 8007486:	3501      	adds	r5, #1
 8007488:	eb07 090c 	add.w	r9, r7, ip
 800748c:	9301      	str	r3, [sp, #4]
 800748e:	fbb0 f5f5 	udiv	r5, r0, r5
 8007492:	b395      	cbz	r5, 80074fa <quorem+0x9e>
 8007494:	f04f 0a00 	mov.w	sl, #0
 8007498:	4638      	mov	r0, r7
 800749a:	46b6      	mov	lr, r6
 800749c:	46d3      	mov	fp, sl
 800749e:	f850 2b04 	ldr.w	r2, [r0], #4
 80074a2:	b293      	uxth	r3, r2
 80074a4:	fb05 a303 	mla	r3, r5, r3, sl
 80074a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	ebab 0303 	sub.w	r3, fp, r3
 80074b2:	0c12      	lsrs	r2, r2, #16
 80074b4:	f8de b000 	ldr.w	fp, [lr]
 80074b8:	fb05 a202 	mla	r2, r5, r2, sl
 80074bc:	fa13 f38b 	uxtah	r3, r3, fp
 80074c0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80074c4:	fa1f fb82 	uxth.w	fp, r2
 80074c8:	f8de 2000 	ldr.w	r2, [lr]
 80074cc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80074d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074da:	4581      	cmp	r9, r0
 80074dc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80074e0:	f84e 3b04 	str.w	r3, [lr], #4
 80074e4:	d2db      	bcs.n	800749e <quorem+0x42>
 80074e6:	f856 300c 	ldr.w	r3, [r6, ip]
 80074ea:	b933      	cbnz	r3, 80074fa <quorem+0x9e>
 80074ec:	9b01      	ldr	r3, [sp, #4]
 80074ee:	3b04      	subs	r3, #4
 80074f0:	429e      	cmp	r6, r3
 80074f2:	461a      	mov	r2, r3
 80074f4:	d330      	bcc.n	8007558 <quorem+0xfc>
 80074f6:	f8c8 4010 	str.w	r4, [r8, #16]
 80074fa:	4640      	mov	r0, r8
 80074fc:	f001 fa08 	bl	8008910 <__mcmp>
 8007500:	2800      	cmp	r0, #0
 8007502:	db25      	blt.n	8007550 <quorem+0xf4>
 8007504:	3501      	adds	r5, #1
 8007506:	4630      	mov	r0, r6
 8007508:	f04f 0c00 	mov.w	ip, #0
 800750c:	f857 2b04 	ldr.w	r2, [r7], #4
 8007510:	f8d0 e000 	ldr.w	lr, [r0]
 8007514:	b293      	uxth	r3, r2
 8007516:	ebac 0303 	sub.w	r3, ip, r3
 800751a:	0c12      	lsrs	r2, r2, #16
 800751c:	fa13 f38e 	uxtah	r3, r3, lr
 8007520:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007524:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007528:	b29b      	uxth	r3, r3
 800752a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800752e:	45b9      	cmp	r9, r7
 8007530:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007534:	f840 3b04 	str.w	r3, [r0], #4
 8007538:	d2e8      	bcs.n	800750c <quorem+0xb0>
 800753a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800753e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007542:	b92a      	cbnz	r2, 8007550 <quorem+0xf4>
 8007544:	3b04      	subs	r3, #4
 8007546:	429e      	cmp	r6, r3
 8007548:	461a      	mov	r2, r3
 800754a:	d30b      	bcc.n	8007564 <quorem+0x108>
 800754c:	f8c8 4010 	str.w	r4, [r8, #16]
 8007550:	4628      	mov	r0, r5
 8007552:	b003      	add	sp, #12
 8007554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007558:	6812      	ldr	r2, [r2, #0]
 800755a:	3b04      	subs	r3, #4
 800755c:	2a00      	cmp	r2, #0
 800755e:	d1ca      	bne.n	80074f6 <quorem+0x9a>
 8007560:	3c01      	subs	r4, #1
 8007562:	e7c5      	b.n	80074f0 <quorem+0x94>
 8007564:	6812      	ldr	r2, [r2, #0]
 8007566:	3b04      	subs	r3, #4
 8007568:	2a00      	cmp	r2, #0
 800756a:	d1ef      	bne.n	800754c <quorem+0xf0>
 800756c:	3c01      	subs	r4, #1
 800756e:	e7ea      	b.n	8007546 <quorem+0xea>
 8007570:	2000      	movs	r0, #0
 8007572:	e7ee      	b.n	8007552 <quorem+0xf6>
 8007574:	0000      	movs	r0, r0
	...

08007578 <_dtoa_r>:
 8007578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800757c:	ec57 6b10 	vmov	r6, r7, d0
 8007580:	b097      	sub	sp, #92	; 0x5c
 8007582:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007584:	9106      	str	r1, [sp, #24]
 8007586:	4604      	mov	r4, r0
 8007588:	920b      	str	r2, [sp, #44]	; 0x2c
 800758a:	9312      	str	r3, [sp, #72]	; 0x48
 800758c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007590:	e9cd 6700 	strd	r6, r7, [sp]
 8007594:	b93d      	cbnz	r5, 80075a6 <_dtoa_r+0x2e>
 8007596:	2010      	movs	r0, #16
 8007598:	f000 ff92 	bl	80084c0 <malloc>
 800759c:	6260      	str	r0, [r4, #36]	; 0x24
 800759e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80075a2:	6005      	str	r5, [r0, #0]
 80075a4:	60c5      	str	r5, [r0, #12]
 80075a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075a8:	6819      	ldr	r1, [r3, #0]
 80075aa:	b151      	cbz	r1, 80075c2 <_dtoa_r+0x4a>
 80075ac:	685a      	ldr	r2, [r3, #4]
 80075ae:	604a      	str	r2, [r1, #4]
 80075b0:	2301      	movs	r3, #1
 80075b2:	4093      	lsls	r3, r2
 80075b4:	608b      	str	r3, [r1, #8]
 80075b6:	4620      	mov	r0, r4
 80075b8:	f000 ffc9 	bl	800854e <_Bfree>
 80075bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075be:	2200      	movs	r2, #0
 80075c0:	601a      	str	r2, [r3, #0]
 80075c2:	1e3b      	subs	r3, r7, #0
 80075c4:	bfbb      	ittet	lt
 80075c6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80075ca:	9301      	strlt	r3, [sp, #4]
 80075cc:	2300      	movge	r3, #0
 80075ce:	2201      	movlt	r2, #1
 80075d0:	bfac      	ite	ge
 80075d2:	f8c8 3000 	strge.w	r3, [r8]
 80075d6:	f8c8 2000 	strlt.w	r2, [r8]
 80075da:	4baf      	ldr	r3, [pc, #700]	; (8007898 <_dtoa_r+0x320>)
 80075dc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80075e0:	ea33 0308 	bics.w	r3, r3, r8
 80075e4:	d114      	bne.n	8007610 <_dtoa_r+0x98>
 80075e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80075e8:	f242 730f 	movw	r3, #9999	; 0x270f
 80075ec:	6013      	str	r3, [r2, #0]
 80075ee:	9b00      	ldr	r3, [sp, #0]
 80075f0:	b923      	cbnz	r3, 80075fc <_dtoa_r+0x84>
 80075f2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80075f6:	2800      	cmp	r0, #0
 80075f8:	f000 8542 	beq.w	8008080 <_dtoa_r+0xb08>
 80075fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075fe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80078ac <_dtoa_r+0x334>
 8007602:	2b00      	cmp	r3, #0
 8007604:	f000 8544 	beq.w	8008090 <_dtoa_r+0xb18>
 8007608:	f10b 0303 	add.w	r3, fp, #3
 800760c:	f000 bd3e 	b.w	800808c <_dtoa_r+0xb14>
 8007610:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007614:	2200      	movs	r2, #0
 8007616:	2300      	movs	r3, #0
 8007618:	4630      	mov	r0, r6
 800761a:	4639      	mov	r1, r7
 800761c:	f7f9 fa00 	bl	8000a20 <__aeabi_dcmpeq>
 8007620:	4681      	mov	r9, r0
 8007622:	b168      	cbz	r0, 8007640 <_dtoa_r+0xc8>
 8007624:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007626:	2301      	movs	r3, #1
 8007628:	6013      	str	r3, [r2, #0]
 800762a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 8524 	beq.w	800807a <_dtoa_r+0xb02>
 8007632:	4b9a      	ldr	r3, [pc, #616]	; (800789c <_dtoa_r+0x324>)
 8007634:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007636:	f103 3bff 	add.w	fp, r3, #4294967295
 800763a:	6013      	str	r3, [r2, #0]
 800763c:	f000 bd28 	b.w	8008090 <_dtoa_r+0xb18>
 8007640:	aa14      	add	r2, sp, #80	; 0x50
 8007642:	a915      	add	r1, sp, #84	; 0x54
 8007644:	ec47 6b10 	vmov	d0, r6, r7
 8007648:	4620      	mov	r0, r4
 800764a:	f001 f9d8 	bl	80089fe <__d2b>
 800764e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007652:	9004      	str	r0, [sp, #16]
 8007654:	2d00      	cmp	r5, #0
 8007656:	d07c      	beq.n	8007752 <_dtoa_r+0x1da>
 8007658:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800765c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007660:	46b2      	mov	sl, r6
 8007662:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007666:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800766a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800766e:	2200      	movs	r2, #0
 8007670:	4b8b      	ldr	r3, [pc, #556]	; (80078a0 <_dtoa_r+0x328>)
 8007672:	4650      	mov	r0, sl
 8007674:	4659      	mov	r1, fp
 8007676:	f7f8 fdb3 	bl	80001e0 <__aeabi_dsub>
 800767a:	a381      	add	r3, pc, #516	; (adr r3, 8007880 <_dtoa_r+0x308>)
 800767c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007680:	f7f8 ff66 	bl	8000550 <__aeabi_dmul>
 8007684:	a380      	add	r3, pc, #512	; (adr r3, 8007888 <_dtoa_r+0x310>)
 8007686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768a:	f7f8 fdab 	bl	80001e4 <__adddf3>
 800768e:	4606      	mov	r6, r0
 8007690:	4628      	mov	r0, r5
 8007692:	460f      	mov	r7, r1
 8007694:	f7f8 fef2 	bl	800047c <__aeabi_i2d>
 8007698:	a37d      	add	r3, pc, #500	; (adr r3, 8007890 <_dtoa_r+0x318>)
 800769a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769e:	f7f8 ff57 	bl	8000550 <__aeabi_dmul>
 80076a2:	4602      	mov	r2, r0
 80076a4:	460b      	mov	r3, r1
 80076a6:	4630      	mov	r0, r6
 80076a8:	4639      	mov	r1, r7
 80076aa:	f7f8 fd9b 	bl	80001e4 <__adddf3>
 80076ae:	4606      	mov	r6, r0
 80076b0:	460f      	mov	r7, r1
 80076b2:	f7f9 f9fd 	bl	8000ab0 <__aeabi_d2iz>
 80076b6:	2200      	movs	r2, #0
 80076b8:	4682      	mov	sl, r0
 80076ba:	2300      	movs	r3, #0
 80076bc:	4630      	mov	r0, r6
 80076be:	4639      	mov	r1, r7
 80076c0:	f7f9 f9b8 	bl	8000a34 <__aeabi_dcmplt>
 80076c4:	b148      	cbz	r0, 80076da <_dtoa_r+0x162>
 80076c6:	4650      	mov	r0, sl
 80076c8:	f7f8 fed8 	bl	800047c <__aeabi_i2d>
 80076cc:	4632      	mov	r2, r6
 80076ce:	463b      	mov	r3, r7
 80076d0:	f7f9 f9a6 	bl	8000a20 <__aeabi_dcmpeq>
 80076d4:	b908      	cbnz	r0, 80076da <_dtoa_r+0x162>
 80076d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076da:	f1ba 0f16 	cmp.w	sl, #22
 80076de:	d859      	bhi.n	8007794 <_dtoa_r+0x21c>
 80076e0:	4970      	ldr	r1, [pc, #448]	; (80078a4 <_dtoa_r+0x32c>)
 80076e2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80076e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076ee:	f7f9 f9bf 	bl	8000a70 <__aeabi_dcmpgt>
 80076f2:	2800      	cmp	r0, #0
 80076f4:	d050      	beq.n	8007798 <_dtoa_r+0x220>
 80076f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80076fa:	2300      	movs	r3, #0
 80076fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80076fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007700:	1b5d      	subs	r5, r3, r5
 8007702:	f1b5 0801 	subs.w	r8, r5, #1
 8007706:	bf49      	itett	mi
 8007708:	f1c5 0301 	rsbmi	r3, r5, #1
 800770c:	2300      	movpl	r3, #0
 800770e:	9305      	strmi	r3, [sp, #20]
 8007710:	f04f 0800 	movmi.w	r8, #0
 8007714:	bf58      	it	pl
 8007716:	9305      	strpl	r3, [sp, #20]
 8007718:	f1ba 0f00 	cmp.w	sl, #0
 800771c:	db3e      	blt.n	800779c <_dtoa_r+0x224>
 800771e:	2300      	movs	r3, #0
 8007720:	44d0      	add	r8, sl
 8007722:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007726:	9307      	str	r3, [sp, #28]
 8007728:	9b06      	ldr	r3, [sp, #24]
 800772a:	2b09      	cmp	r3, #9
 800772c:	f200 8090 	bhi.w	8007850 <_dtoa_r+0x2d8>
 8007730:	2b05      	cmp	r3, #5
 8007732:	bfc4      	itt	gt
 8007734:	3b04      	subgt	r3, #4
 8007736:	9306      	strgt	r3, [sp, #24]
 8007738:	9b06      	ldr	r3, [sp, #24]
 800773a:	f1a3 0302 	sub.w	r3, r3, #2
 800773e:	bfcc      	ite	gt
 8007740:	2500      	movgt	r5, #0
 8007742:	2501      	movle	r5, #1
 8007744:	2b03      	cmp	r3, #3
 8007746:	f200 808f 	bhi.w	8007868 <_dtoa_r+0x2f0>
 800774a:	e8df f003 	tbb	[pc, r3]
 800774e:	7f7d      	.short	0x7f7d
 8007750:	7131      	.short	0x7131
 8007752:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8007756:	441d      	add	r5, r3
 8007758:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800775c:	2820      	cmp	r0, #32
 800775e:	dd13      	ble.n	8007788 <_dtoa_r+0x210>
 8007760:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007764:	9b00      	ldr	r3, [sp, #0]
 8007766:	fa08 f800 	lsl.w	r8, r8, r0
 800776a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800776e:	fa23 f000 	lsr.w	r0, r3, r0
 8007772:	ea48 0000 	orr.w	r0, r8, r0
 8007776:	f7f8 fe71 	bl	800045c <__aeabi_ui2d>
 800777a:	2301      	movs	r3, #1
 800777c:	4682      	mov	sl, r0
 800777e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007782:	3d01      	subs	r5, #1
 8007784:	9313      	str	r3, [sp, #76]	; 0x4c
 8007786:	e772      	b.n	800766e <_dtoa_r+0xf6>
 8007788:	9b00      	ldr	r3, [sp, #0]
 800778a:	f1c0 0020 	rsb	r0, r0, #32
 800778e:	fa03 f000 	lsl.w	r0, r3, r0
 8007792:	e7f0      	b.n	8007776 <_dtoa_r+0x1fe>
 8007794:	2301      	movs	r3, #1
 8007796:	e7b1      	b.n	80076fc <_dtoa_r+0x184>
 8007798:	900f      	str	r0, [sp, #60]	; 0x3c
 800779a:	e7b0      	b.n	80076fe <_dtoa_r+0x186>
 800779c:	9b05      	ldr	r3, [sp, #20]
 800779e:	eba3 030a 	sub.w	r3, r3, sl
 80077a2:	9305      	str	r3, [sp, #20]
 80077a4:	f1ca 0300 	rsb	r3, sl, #0
 80077a8:	9307      	str	r3, [sp, #28]
 80077aa:	2300      	movs	r3, #0
 80077ac:	930e      	str	r3, [sp, #56]	; 0x38
 80077ae:	e7bb      	b.n	8007728 <_dtoa_r+0x1b0>
 80077b0:	2301      	movs	r3, #1
 80077b2:	930a      	str	r3, [sp, #40]	; 0x28
 80077b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	dd59      	ble.n	800786e <_dtoa_r+0x2f6>
 80077ba:	9302      	str	r3, [sp, #8]
 80077bc:	4699      	mov	r9, r3
 80077be:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80077c0:	2200      	movs	r2, #0
 80077c2:	6072      	str	r2, [r6, #4]
 80077c4:	2204      	movs	r2, #4
 80077c6:	f102 0014 	add.w	r0, r2, #20
 80077ca:	4298      	cmp	r0, r3
 80077cc:	6871      	ldr	r1, [r6, #4]
 80077ce:	d953      	bls.n	8007878 <_dtoa_r+0x300>
 80077d0:	4620      	mov	r0, r4
 80077d2:	f000 fe88 	bl	80084e6 <_Balloc>
 80077d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077d8:	6030      	str	r0, [r6, #0]
 80077da:	f1b9 0f0e 	cmp.w	r9, #14
 80077de:	f8d3 b000 	ldr.w	fp, [r3]
 80077e2:	f200 80e6 	bhi.w	80079b2 <_dtoa_r+0x43a>
 80077e6:	2d00      	cmp	r5, #0
 80077e8:	f000 80e3 	beq.w	80079b2 <_dtoa_r+0x43a>
 80077ec:	ed9d 7b00 	vldr	d7, [sp]
 80077f0:	f1ba 0f00 	cmp.w	sl, #0
 80077f4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80077f8:	dd74      	ble.n	80078e4 <_dtoa_r+0x36c>
 80077fa:	4a2a      	ldr	r2, [pc, #168]	; (80078a4 <_dtoa_r+0x32c>)
 80077fc:	f00a 030f 	and.w	r3, sl, #15
 8007800:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007804:	ed93 7b00 	vldr	d7, [r3]
 8007808:	ea4f 162a 	mov.w	r6, sl, asr #4
 800780c:	06f0      	lsls	r0, r6, #27
 800780e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007812:	d565      	bpl.n	80078e0 <_dtoa_r+0x368>
 8007814:	4b24      	ldr	r3, [pc, #144]	; (80078a8 <_dtoa_r+0x330>)
 8007816:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800781a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800781e:	f7f8 ffc1 	bl	80007a4 <__aeabi_ddiv>
 8007822:	e9cd 0100 	strd	r0, r1, [sp]
 8007826:	f006 060f 	and.w	r6, r6, #15
 800782a:	2503      	movs	r5, #3
 800782c:	4f1e      	ldr	r7, [pc, #120]	; (80078a8 <_dtoa_r+0x330>)
 800782e:	e04c      	b.n	80078ca <_dtoa_r+0x352>
 8007830:	2301      	movs	r3, #1
 8007832:	930a      	str	r3, [sp, #40]	; 0x28
 8007834:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007836:	4453      	add	r3, sl
 8007838:	f103 0901 	add.w	r9, r3, #1
 800783c:	9302      	str	r3, [sp, #8]
 800783e:	464b      	mov	r3, r9
 8007840:	2b01      	cmp	r3, #1
 8007842:	bfb8      	it	lt
 8007844:	2301      	movlt	r3, #1
 8007846:	e7ba      	b.n	80077be <_dtoa_r+0x246>
 8007848:	2300      	movs	r3, #0
 800784a:	e7b2      	b.n	80077b2 <_dtoa_r+0x23a>
 800784c:	2300      	movs	r3, #0
 800784e:	e7f0      	b.n	8007832 <_dtoa_r+0x2ba>
 8007850:	2501      	movs	r5, #1
 8007852:	2300      	movs	r3, #0
 8007854:	9306      	str	r3, [sp, #24]
 8007856:	950a      	str	r5, [sp, #40]	; 0x28
 8007858:	f04f 33ff 	mov.w	r3, #4294967295
 800785c:	9302      	str	r3, [sp, #8]
 800785e:	4699      	mov	r9, r3
 8007860:	2200      	movs	r2, #0
 8007862:	2312      	movs	r3, #18
 8007864:	920b      	str	r2, [sp, #44]	; 0x2c
 8007866:	e7aa      	b.n	80077be <_dtoa_r+0x246>
 8007868:	2301      	movs	r3, #1
 800786a:	930a      	str	r3, [sp, #40]	; 0x28
 800786c:	e7f4      	b.n	8007858 <_dtoa_r+0x2e0>
 800786e:	2301      	movs	r3, #1
 8007870:	9302      	str	r3, [sp, #8]
 8007872:	4699      	mov	r9, r3
 8007874:	461a      	mov	r2, r3
 8007876:	e7f5      	b.n	8007864 <_dtoa_r+0x2ec>
 8007878:	3101      	adds	r1, #1
 800787a:	6071      	str	r1, [r6, #4]
 800787c:	0052      	lsls	r2, r2, #1
 800787e:	e7a2      	b.n	80077c6 <_dtoa_r+0x24e>
 8007880:	636f4361 	.word	0x636f4361
 8007884:	3fd287a7 	.word	0x3fd287a7
 8007888:	8b60c8b3 	.word	0x8b60c8b3
 800788c:	3fc68a28 	.word	0x3fc68a28
 8007890:	509f79fb 	.word	0x509f79fb
 8007894:	3fd34413 	.word	0x3fd34413
 8007898:	7ff00000 	.word	0x7ff00000
 800789c:	080099b5 	.word	0x080099b5
 80078a0:	3ff80000 	.word	0x3ff80000
 80078a4:	08009a50 	.word	0x08009a50
 80078a8:	08009a28 	.word	0x08009a28
 80078ac:	080099bf 	.word	0x080099bf
 80078b0:	07f1      	lsls	r1, r6, #31
 80078b2:	d508      	bpl.n	80078c6 <_dtoa_r+0x34e>
 80078b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80078b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078bc:	f7f8 fe48 	bl	8000550 <__aeabi_dmul>
 80078c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80078c4:	3501      	adds	r5, #1
 80078c6:	1076      	asrs	r6, r6, #1
 80078c8:	3708      	adds	r7, #8
 80078ca:	2e00      	cmp	r6, #0
 80078cc:	d1f0      	bne.n	80078b0 <_dtoa_r+0x338>
 80078ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80078d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80078d6:	f7f8 ff65 	bl	80007a4 <__aeabi_ddiv>
 80078da:	e9cd 0100 	strd	r0, r1, [sp]
 80078de:	e01a      	b.n	8007916 <_dtoa_r+0x39e>
 80078e0:	2502      	movs	r5, #2
 80078e2:	e7a3      	b.n	800782c <_dtoa_r+0x2b4>
 80078e4:	f000 80a0 	beq.w	8007a28 <_dtoa_r+0x4b0>
 80078e8:	f1ca 0600 	rsb	r6, sl, #0
 80078ec:	4b9f      	ldr	r3, [pc, #636]	; (8007b6c <_dtoa_r+0x5f4>)
 80078ee:	4fa0      	ldr	r7, [pc, #640]	; (8007b70 <_dtoa_r+0x5f8>)
 80078f0:	f006 020f 	and.w	r2, r6, #15
 80078f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007900:	f7f8 fe26 	bl	8000550 <__aeabi_dmul>
 8007904:	e9cd 0100 	strd	r0, r1, [sp]
 8007908:	1136      	asrs	r6, r6, #4
 800790a:	2300      	movs	r3, #0
 800790c:	2502      	movs	r5, #2
 800790e:	2e00      	cmp	r6, #0
 8007910:	d17f      	bne.n	8007a12 <_dtoa_r+0x49a>
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1e1      	bne.n	80078da <_dtoa_r+0x362>
 8007916:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007918:	2b00      	cmp	r3, #0
 800791a:	f000 8087 	beq.w	8007a2c <_dtoa_r+0x4b4>
 800791e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007922:	2200      	movs	r2, #0
 8007924:	4b93      	ldr	r3, [pc, #588]	; (8007b74 <_dtoa_r+0x5fc>)
 8007926:	4630      	mov	r0, r6
 8007928:	4639      	mov	r1, r7
 800792a:	f7f9 f883 	bl	8000a34 <__aeabi_dcmplt>
 800792e:	2800      	cmp	r0, #0
 8007930:	d07c      	beq.n	8007a2c <_dtoa_r+0x4b4>
 8007932:	f1b9 0f00 	cmp.w	r9, #0
 8007936:	d079      	beq.n	8007a2c <_dtoa_r+0x4b4>
 8007938:	9b02      	ldr	r3, [sp, #8]
 800793a:	2b00      	cmp	r3, #0
 800793c:	dd35      	ble.n	80079aa <_dtoa_r+0x432>
 800793e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007942:	9308      	str	r3, [sp, #32]
 8007944:	4639      	mov	r1, r7
 8007946:	2200      	movs	r2, #0
 8007948:	4b8b      	ldr	r3, [pc, #556]	; (8007b78 <_dtoa_r+0x600>)
 800794a:	4630      	mov	r0, r6
 800794c:	f7f8 fe00 	bl	8000550 <__aeabi_dmul>
 8007950:	e9cd 0100 	strd	r0, r1, [sp]
 8007954:	9f02      	ldr	r7, [sp, #8]
 8007956:	3501      	adds	r5, #1
 8007958:	4628      	mov	r0, r5
 800795a:	f7f8 fd8f 	bl	800047c <__aeabi_i2d>
 800795e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007962:	f7f8 fdf5 	bl	8000550 <__aeabi_dmul>
 8007966:	2200      	movs	r2, #0
 8007968:	4b84      	ldr	r3, [pc, #528]	; (8007b7c <_dtoa_r+0x604>)
 800796a:	f7f8 fc3b 	bl	80001e4 <__adddf3>
 800796e:	4605      	mov	r5, r0
 8007970:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007974:	2f00      	cmp	r7, #0
 8007976:	d15d      	bne.n	8007a34 <_dtoa_r+0x4bc>
 8007978:	2200      	movs	r2, #0
 800797a:	4b81      	ldr	r3, [pc, #516]	; (8007b80 <_dtoa_r+0x608>)
 800797c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007980:	f7f8 fc2e 	bl	80001e0 <__aeabi_dsub>
 8007984:	462a      	mov	r2, r5
 8007986:	4633      	mov	r3, r6
 8007988:	e9cd 0100 	strd	r0, r1, [sp]
 800798c:	f7f9 f870 	bl	8000a70 <__aeabi_dcmpgt>
 8007990:	2800      	cmp	r0, #0
 8007992:	f040 8288 	bne.w	8007ea6 <_dtoa_r+0x92e>
 8007996:	462a      	mov	r2, r5
 8007998:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800799c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80079a0:	f7f9 f848 	bl	8000a34 <__aeabi_dcmplt>
 80079a4:	2800      	cmp	r0, #0
 80079a6:	f040 827c 	bne.w	8007ea2 <_dtoa_r+0x92a>
 80079aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80079ae:	e9cd 2300 	strd	r2, r3, [sp]
 80079b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	f2c0 8150 	blt.w	8007c5a <_dtoa_r+0x6e2>
 80079ba:	f1ba 0f0e 	cmp.w	sl, #14
 80079be:	f300 814c 	bgt.w	8007c5a <_dtoa_r+0x6e2>
 80079c2:	4b6a      	ldr	r3, [pc, #424]	; (8007b6c <_dtoa_r+0x5f4>)
 80079c4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80079c8:	ed93 7b00 	vldr	d7, [r3]
 80079cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80079d4:	f280 80d8 	bge.w	8007b88 <_dtoa_r+0x610>
 80079d8:	f1b9 0f00 	cmp.w	r9, #0
 80079dc:	f300 80d4 	bgt.w	8007b88 <_dtoa_r+0x610>
 80079e0:	f040 825e 	bne.w	8007ea0 <_dtoa_r+0x928>
 80079e4:	2200      	movs	r2, #0
 80079e6:	4b66      	ldr	r3, [pc, #408]	; (8007b80 <_dtoa_r+0x608>)
 80079e8:	ec51 0b17 	vmov	r0, r1, d7
 80079ec:	f7f8 fdb0 	bl	8000550 <__aeabi_dmul>
 80079f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079f4:	f7f9 f832 	bl	8000a5c <__aeabi_dcmpge>
 80079f8:	464f      	mov	r7, r9
 80079fa:	464e      	mov	r6, r9
 80079fc:	2800      	cmp	r0, #0
 80079fe:	f040 8234 	bne.w	8007e6a <_dtoa_r+0x8f2>
 8007a02:	2331      	movs	r3, #49	; 0x31
 8007a04:	f10b 0501 	add.w	r5, fp, #1
 8007a08:	f88b 3000 	strb.w	r3, [fp]
 8007a0c:	f10a 0a01 	add.w	sl, sl, #1
 8007a10:	e22f      	b.n	8007e72 <_dtoa_r+0x8fa>
 8007a12:	07f2      	lsls	r2, r6, #31
 8007a14:	d505      	bpl.n	8007a22 <_dtoa_r+0x4aa>
 8007a16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a1a:	f7f8 fd99 	bl	8000550 <__aeabi_dmul>
 8007a1e:	3501      	adds	r5, #1
 8007a20:	2301      	movs	r3, #1
 8007a22:	1076      	asrs	r6, r6, #1
 8007a24:	3708      	adds	r7, #8
 8007a26:	e772      	b.n	800790e <_dtoa_r+0x396>
 8007a28:	2502      	movs	r5, #2
 8007a2a:	e774      	b.n	8007916 <_dtoa_r+0x39e>
 8007a2c:	f8cd a020 	str.w	sl, [sp, #32]
 8007a30:	464f      	mov	r7, r9
 8007a32:	e791      	b.n	8007958 <_dtoa_r+0x3e0>
 8007a34:	4b4d      	ldr	r3, [pc, #308]	; (8007b6c <_dtoa_r+0x5f4>)
 8007a36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a3a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d047      	beq.n	8007ad4 <_dtoa_r+0x55c>
 8007a44:	4602      	mov	r2, r0
 8007a46:	460b      	mov	r3, r1
 8007a48:	2000      	movs	r0, #0
 8007a4a:	494e      	ldr	r1, [pc, #312]	; (8007b84 <_dtoa_r+0x60c>)
 8007a4c:	f7f8 feaa 	bl	80007a4 <__aeabi_ddiv>
 8007a50:	462a      	mov	r2, r5
 8007a52:	4633      	mov	r3, r6
 8007a54:	f7f8 fbc4 	bl	80001e0 <__aeabi_dsub>
 8007a58:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007a5c:	465d      	mov	r5, fp
 8007a5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a62:	f7f9 f825 	bl	8000ab0 <__aeabi_d2iz>
 8007a66:	4606      	mov	r6, r0
 8007a68:	f7f8 fd08 	bl	800047c <__aeabi_i2d>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	460b      	mov	r3, r1
 8007a70:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a74:	f7f8 fbb4 	bl	80001e0 <__aeabi_dsub>
 8007a78:	3630      	adds	r6, #48	; 0x30
 8007a7a:	f805 6b01 	strb.w	r6, [r5], #1
 8007a7e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007a82:	e9cd 0100 	strd	r0, r1, [sp]
 8007a86:	f7f8 ffd5 	bl	8000a34 <__aeabi_dcmplt>
 8007a8a:	2800      	cmp	r0, #0
 8007a8c:	d163      	bne.n	8007b56 <_dtoa_r+0x5de>
 8007a8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a92:	2000      	movs	r0, #0
 8007a94:	4937      	ldr	r1, [pc, #220]	; (8007b74 <_dtoa_r+0x5fc>)
 8007a96:	f7f8 fba3 	bl	80001e0 <__aeabi_dsub>
 8007a9a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007a9e:	f7f8 ffc9 	bl	8000a34 <__aeabi_dcmplt>
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	f040 80b7 	bne.w	8007c16 <_dtoa_r+0x69e>
 8007aa8:	eba5 030b 	sub.w	r3, r5, fp
 8007aac:	429f      	cmp	r7, r3
 8007aae:	f77f af7c 	ble.w	80079aa <_dtoa_r+0x432>
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	4b30      	ldr	r3, [pc, #192]	; (8007b78 <_dtoa_r+0x600>)
 8007ab6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007aba:	f7f8 fd49 	bl	8000550 <__aeabi_dmul>
 8007abe:	2200      	movs	r2, #0
 8007ac0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007ac4:	4b2c      	ldr	r3, [pc, #176]	; (8007b78 <_dtoa_r+0x600>)
 8007ac6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007aca:	f7f8 fd41 	bl	8000550 <__aeabi_dmul>
 8007ace:	e9cd 0100 	strd	r0, r1, [sp]
 8007ad2:	e7c4      	b.n	8007a5e <_dtoa_r+0x4e6>
 8007ad4:	462a      	mov	r2, r5
 8007ad6:	4633      	mov	r3, r6
 8007ad8:	f7f8 fd3a 	bl	8000550 <__aeabi_dmul>
 8007adc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007ae0:	eb0b 0507 	add.w	r5, fp, r7
 8007ae4:	465e      	mov	r6, fp
 8007ae6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007aea:	f7f8 ffe1 	bl	8000ab0 <__aeabi_d2iz>
 8007aee:	4607      	mov	r7, r0
 8007af0:	f7f8 fcc4 	bl	800047c <__aeabi_i2d>
 8007af4:	3730      	adds	r7, #48	; 0x30
 8007af6:	4602      	mov	r2, r0
 8007af8:	460b      	mov	r3, r1
 8007afa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007afe:	f7f8 fb6f 	bl	80001e0 <__aeabi_dsub>
 8007b02:	f806 7b01 	strb.w	r7, [r6], #1
 8007b06:	42ae      	cmp	r6, r5
 8007b08:	e9cd 0100 	strd	r0, r1, [sp]
 8007b0c:	f04f 0200 	mov.w	r2, #0
 8007b10:	d126      	bne.n	8007b60 <_dtoa_r+0x5e8>
 8007b12:	4b1c      	ldr	r3, [pc, #112]	; (8007b84 <_dtoa_r+0x60c>)
 8007b14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007b18:	f7f8 fb64 	bl	80001e4 <__adddf3>
 8007b1c:	4602      	mov	r2, r0
 8007b1e:	460b      	mov	r3, r1
 8007b20:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b24:	f7f8 ffa4 	bl	8000a70 <__aeabi_dcmpgt>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	d174      	bne.n	8007c16 <_dtoa_r+0x69e>
 8007b2c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007b30:	2000      	movs	r0, #0
 8007b32:	4914      	ldr	r1, [pc, #80]	; (8007b84 <_dtoa_r+0x60c>)
 8007b34:	f7f8 fb54 	bl	80001e0 <__aeabi_dsub>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b40:	f7f8 ff78 	bl	8000a34 <__aeabi_dcmplt>
 8007b44:	2800      	cmp	r0, #0
 8007b46:	f43f af30 	beq.w	80079aa <_dtoa_r+0x432>
 8007b4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b4e:	2b30      	cmp	r3, #48	; 0x30
 8007b50:	f105 32ff 	add.w	r2, r5, #4294967295
 8007b54:	d002      	beq.n	8007b5c <_dtoa_r+0x5e4>
 8007b56:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007b5a:	e04a      	b.n	8007bf2 <_dtoa_r+0x67a>
 8007b5c:	4615      	mov	r5, r2
 8007b5e:	e7f4      	b.n	8007b4a <_dtoa_r+0x5d2>
 8007b60:	4b05      	ldr	r3, [pc, #20]	; (8007b78 <_dtoa_r+0x600>)
 8007b62:	f7f8 fcf5 	bl	8000550 <__aeabi_dmul>
 8007b66:	e9cd 0100 	strd	r0, r1, [sp]
 8007b6a:	e7bc      	b.n	8007ae6 <_dtoa_r+0x56e>
 8007b6c:	08009a50 	.word	0x08009a50
 8007b70:	08009a28 	.word	0x08009a28
 8007b74:	3ff00000 	.word	0x3ff00000
 8007b78:	40240000 	.word	0x40240000
 8007b7c:	401c0000 	.word	0x401c0000
 8007b80:	40140000 	.word	0x40140000
 8007b84:	3fe00000 	.word	0x3fe00000
 8007b88:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007b8c:	465d      	mov	r5, fp
 8007b8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b92:	4630      	mov	r0, r6
 8007b94:	4639      	mov	r1, r7
 8007b96:	f7f8 fe05 	bl	80007a4 <__aeabi_ddiv>
 8007b9a:	f7f8 ff89 	bl	8000ab0 <__aeabi_d2iz>
 8007b9e:	4680      	mov	r8, r0
 8007ba0:	f7f8 fc6c 	bl	800047c <__aeabi_i2d>
 8007ba4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ba8:	f7f8 fcd2 	bl	8000550 <__aeabi_dmul>
 8007bac:	4602      	mov	r2, r0
 8007bae:	460b      	mov	r3, r1
 8007bb0:	4630      	mov	r0, r6
 8007bb2:	4639      	mov	r1, r7
 8007bb4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007bb8:	f7f8 fb12 	bl	80001e0 <__aeabi_dsub>
 8007bbc:	f805 6b01 	strb.w	r6, [r5], #1
 8007bc0:	eba5 060b 	sub.w	r6, r5, fp
 8007bc4:	45b1      	cmp	r9, r6
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	460b      	mov	r3, r1
 8007bca:	d139      	bne.n	8007c40 <_dtoa_r+0x6c8>
 8007bcc:	f7f8 fb0a 	bl	80001e4 <__adddf3>
 8007bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bd4:	4606      	mov	r6, r0
 8007bd6:	460f      	mov	r7, r1
 8007bd8:	f7f8 ff4a 	bl	8000a70 <__aeabi_dcmpgt>
 8007bdc:	b9c8      	cbnz	r0, 8007c12 <_dtoa_r+0x69a>
 8007bde:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007be2:	4630      	mov	r0, r6
 8007be4:	4639      	mov	r1, r7
 8007be6:	f7f8 ff1b 	bl	8000a20 <__aeabi_dcmpeq>
 8007bea:	b110      	cbz	r0, 8007bf2 <_dtoa_r+0x67a>
 8007bec:	f018 0f01 	tst.w	r8, #1
 8007bf0:	d10f      	bne.n	8007c12 <_dtoa_r+0x69a>
 8007bf2:	9904      	ldr	r1, [sp, #16]
 8007bf4:	4620      	mov	r0, r4
 8007bf6:	f000 fcaa 	bl	800854e <_Bfree>
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007bfe:	702b      	strb	r3, [r5, #0]
 8007c00:	f10a 0301 	add.w	r3, sl, #1
 8007c04:	6013      	str	r3, [r2, #0]
 8007c06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	f000 8241 	beq.w	8008090 <_dtoa_r+0xb18>
 8007c0e:	601d      	str	r5, [r3, #0]
 8007c10:	e23e      	b.n	8008090 <_dtoa_r+0xb18>
 8007c12:	f8cd a020 	str.w	sl, [sp, #32]
 8007c16:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007c1a:	2a39      	cmp	r2, #57	; 0x39
 8007c1c:	f105 33ff 	add.w	r3, r5, #4294967295
 8007c20:	d108      	bne.n	8007c34 <_dtoa_r+0x6bc>
 8007c22:	459b      	cmp	fp, r3
 8007c24:	d10a      	bne.n	8007c3c <_dtoa_r+0x6c4>
 8007c26:	9b08      	ldr	r3, [sp, #32]
 8007c28:	3301      	adds	r3, #1
 8007c2a:	9308      	str	r3, [sp, #32]
 8007c2c:	2330      	movs	r3, #48	; 0x30
 8007c2e:	f88b 3000 	strb.w	r3, [fp]
 8007c32:	465b      	mov	r3, fp
 8007c34:	781a      	ldrb	r2, [r3, #0]
 8007c36:	3201      	adds	r2, #1
 8007c38:	701a      	strb	r2, [r3, #0]
 8007c3a:	e78c      	b.n	8007b56 <_dtoa_r+0x5de>
 8007c3c:	461d      	mov	r5, r3
 8007c3e:	e7ea      	b.n	8007c16 <_dtoa_r+0x69e>
 8007c40:	2200      	movs	r2, #0
 8007c42:	4b9b      	ldr	r3, [pc, #620]	; (8007eb0 <_dtoa_r+0x938>)
 8007c44:	f7f8 fc84 	bl	8000550 <__aeabi_dmul>
 8007c48:	2200      	movs	r2, #0
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	4606      	mov	r6, r0
 8007c4e:	460f      	mov	r7, r1
 8007c50:	f7f8 fee6 	bl	8000a20 <__aeabi_dcmpeq>
 8007c54:	2800      	cmp	r0, #0
 8007c56:	d09a      	beq.n	8007b8e <_dtoa_r+0x616>
 8007c58:	e7cb      	b.n	8007bf2 <_dtoa_r+0x67a>
 8007c5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c5c:	2a00      	cmp	r2, #0
 8007c5e:	f000 808b 	beq.w	8007d78 <_dtoa_r+0x800>
 8007c62:	9a06      	ldr	r2, [sp, #24]
 8007c64:	2a01      	cmp	r2, #1
 8007c66:	dc6e      	bgt.n	8007d46 <_dtoa_r+0x7ce>
 8007c68:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007c6a:	2a00      	cmp	r2, #0
 8007c6c:	d067      	beq.n	8007d3e <_dtoa_r+0x7c6>
 8007c6e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007c72:	9f07      	ldr	r7, [sp, #28]
 8007c74:	9d05      	ldr	r5, [sp, #20]
 8007c76:	9a05      	ldr	r2, [sp, #20]
 8007c78:	2101      	movs	r1, #1
 8007c7a:	441a      	add	r2, r3
 8007c7c:	4620      	mov	r0, r4
 8007c7e:	9205      	str	r2, [sp, #20]
 8007c80:	4498      	add	r8, r3
 8007c82:	f000 fd04 	bl	800868e <__i2b>
 8007c86:	4606      	mov	r6, r0
 8007c88:	2d00      	cmp	r5, #0
 8007c8a:	dd0c      	ble.n	8007ca6 <_dtoa_r+0x72e>
 8007c8c:	f1b8 0f00 	cmp.w	r8, #0
 8007c90:	dd09      	ble.n	8007ca6 <_dtoa_r+0x72e>
 8007c92:	4545      	cmp	r5, r8
 8007c94:	9a05      	ldr	r2, [sp, #20]
 8007c96:	462b      	mov	r3, r5
 8007c98:	bfa8      	it	ge
 8007c9a:	4643      	movge	r3, r8
 8007c9c:	1ad2      	subs	r2, r2, r3
 8007c9e:	9205      	str	r2, [sp, #20]
 8007ca0:	1aed      	subs	r5, r5, r3
 8007ca2:	eba8 0803 	sub.w	r8, r8, r3
 8007ca6:	9b07      	ldr	r3, [sp, #28]
 8007ca8:	b1eb      	cbz	r3, 8007ce6 <_dtoa_r+0x76e>
 8007caa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d067      	beq.n	8007d80 <_dtoa_r+0x808>
 8007cb0:	b18f      	cbz	r7, 8007cd6 <_dtoa_r+0x75e>
 8007cb2:	4631      	mov	r1, r6
 8007cb4:	463a      	mov	r2, r7
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	f000 fd88 	bl	80087cc <__pow5mult>
 8007cbc:	9a04      	ldr	r2, [sp, #16]
 8007cbe:	4601      	mov	r1, r0
 8007cc0:	4606      	mov	r6, r0
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	f000 fcec 	bl	80086a0 <__multiply>
 8007cc8:	9904      	ldr	r1, [sp, #16]
 8007cca:	9008      	str	r0, [sp, #32]
 8007ccc:	4620      	mov	r0, r4
 8007cce:	f000 fc3e 	bl	800854e <_Bfree>
 8007cd2:	9b08      	ldr	r3, [sp, #32]
 8007cd4:	9304      	str	r3, [sp, #16]
 8007cd6:	9b07      	ldr	r3, [sp, #28]
 8007cd8:	1bda      	subs	r2, r3, r7
 8007cda:	d004      	beq.n	8007ce6 <_dtoa_r+0x76e>
 8007cdc:	9904      	ldr	r1, [sp, #16]
 8007cde:	4620      	mov	r0, r4
 8007ce0:	f000 fd74 	bl	80087cc <__pow5mult>
 8007ce4:	9004      	str	r0, [sp, #16]
 8007ce6:	2101      	movs	r1, #1
 8007ce8:	4620      	mov	r0, r4
 8007cea:	f000 fcd0 	bl	800868e <__i2b>
 8007cee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cf0:	4607      	mov	r7, r0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	f000 81d0 	beq.w	8008098 <_dtoa_r+0xb20>
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	4601      	mov	r1, r0
 8007cfc:	4620      	mov	r0, r4
 8007cfe:	f000 fd65 	bl	80087cc <__pow5mult>
 8007d02:	9b06      	ldr	r3, [sp, #24]
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	4607      	mov	r7, r0
 8007d08:	dc40      	bgt.n	8007d8c <_dtoa_r+0x814>
 8007d0a:	9b00      	ldr	r3, [sp, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d139      	bne.n	8007d84 <_dtoa_r+0x80c>
 8007d10:	9b01      	ldr	r3, [sp, #4]
 8007d12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d136      	bne.n	8007d88 <_dtoa_r+0x810>
 8007d1a:	9b01      	ldr	r3, [sp, #4]
 8007d1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d20:	0d1b      	lsrs	r3, r3, #20
 8007d22:	051b      	lsls	r3, r3, #20
 8007d24:	b12b      	cbz	r3, 8007d32 <_dtoa_r+0x7ba>
 8007d26:	9b05      	ldr	r3, [sp, #20]
 8007d28:	3301      	adds	r3, #1
 8007d2a:	9305      	str	r3, [sp, #20]
 8007d2c:	f108 0801 	add.w	r8, r8, #1
 8007d30:	2301      	movs	r3, #1
 8007d32:	9307      	str	r3, [sp, #28]
 8007d34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d12a      	bne.n	8007d90 <_dtoa_r+0x818>
 8007d3a:	2001      	movs	r0, #1
 8007d3c:	e030      	b.n	8007da0 <_dtoa_r+0x828>
 8007d3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007d40:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007d44:	e795      	b.n	8007c72 <_dtoa_r+0x6fa>
 8007d46:	9b07      	ldr	r3, [sp, #28]
 8007d48:	f109 37ff 	add.w	r7, r9, #4294967295
 8007d4c:	42bb      	cmp	r3, r7
 8007d4e:	bfbf      	itttt	lt
 8007d50:	9b07      	ldrlt	r3, [sp, #28]
 8007d52:	9707      	strlt	r7, [sp, #28]
 8007d54:	1afa      	sublt	r2, r7, r3
 8007d56:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007d58:	bfbb      	ittet	lt
 8007d5a:	189b      	addlt	r3, r3, r2
 8007d5c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007d5e:	1bdf      	subge	r7, r3, r7
 8007d60:	2700      	movlt	r7, #0
 8007d62:	f1b9 0f00 	cmp.w	r9, #0
 8007d66:	bfb5      	itete	lt
 8007d68:	9b05      	ldrlt	r3, [sp, #20]
 8007d6a:	9d05      	ldrge	r5, [sp, #20]
 8007d6c:	eba3 0509 	sublt.w	r5, r3, r9
 8007d70:	464b      	movge	r3, r9
 8007d72:	bfb8      	it	lt
 8007d74:	2300      	movlt	r3, #0
 8007d76:	e77e      	b.n	8007c76 <_dtoa_r+0x6fe>
 8007d78:	9f07      	ldr	r7, [sp, #28]
 8007d7a:	9d05      	ldr	r5, [sp, #20]
 8007d7c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007d7e:	e783      	b.n	8007c88 <_dtoa_r+0x710>
 8007d80:	9a07      	ldr	r2, [sp, #28]
 8007d82:	e7ab      	b.n	8007cdc <_dtoa_r+0x764>
 8007d84:	2300      	movs	r3, #0
 8007d86:	e7d4      	b.n	8007d32 <_dtoa_r+0x7ba>
 8007d88:	9b00      	ldr	r3, [sp, #0]
 8007d8a:	e7d2      	b.n	8007d32 <_dtoa_r+0x7ba>
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	9307      	str	r3, [sp, #28]
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007d96:	6918      	ldr	r0, [r3, #16]
 8007d98:	f000 fc2b 	bl	80085f2 <__hi0bits>
 8007d9c:	f1c0 0020 	rsb	r0, r0, #32
 8007da0:	4440      	add	r0, r8
 8007da2:	f010 001f 	ands.w	r0, r0, #31
 8007da6:	d047      	beq.n	8007e38 <_dtoa_r+0x8c0>
 8007da8:	f1c0 0320 	rsb	r3, r0, #32
 8007dac:	2b04      	cmp	r3, #4
 8007dae:	dd3b      	ble.n	8007e28 <_dtoa_r+0x8b0>
 8007db0:	9b05      	ldr	r3, [sp, #20]
 8007db2:	f1c0 001c 	rsb	r0, r0, #28
 8007db6:	4403      	add	r3, r0
 8007db8:	9305      	str	r3, [sp, #20]
 8007dba:	4405      	add	r5, r0
 8007dbc:	4480      	add	r8, r0
 8007dbe:	9b05      	ldr	r3, [sp, #20]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	dd05      	ble.n	8007dd0 <_dtoa_r+0x858>
 8007dc4:	461a      	mov	r2, r3
 8007dc6:	9904      	ldr	r1, [sp, #16]
 8007dc8:	4620      	mov	r0, r4
 8007dca:	f000 fd4d 	bl	8008868 <__lshift>
 8007dce:	9004      	str	r0, [sp, #16]
 8007dd0:	f1b8 0f00 	cmp.w	r8, #0
 8007dd4:	dd05      	ble.n	8007de2 <_dtoa_r+0x86a>
 8007dd6:	4639      	mov	r1, r7
 8007dd8:	4642      	mov	r2, r8
 8007dda:	4620      	mov	r0, r4
 8007ddc:	f000 fd44 	bl	8008868 <__lshift>
 8007de0:	4607      	mov	r7, r0
 8007de2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007de4:	b353      	cbz	r3, 8007e3c <_dtoa_r+0x8c4>
 8007de6:	4639      	mov	r1, r7
 8007de8:	9804      	ldr	r0, [sp, #16]
 8007dea:	f000 fd91 	bl	8008910 <__mcmp>
 8007dee:	2800      	cmp	r0, #0
 8007df0:	da24      	bge.n	8007e3c <_dtoa_r+0x8c4>
 8007df2:	2300      	movs	r3, #0
 8007df4:	220a      	movs	r2, #10
 8007df6:	9904      	ldr	r1, [sp, #16]
 8007df8:	4620      	mov	r0, r4
 8007dfa:	f000 fbbf 	bl	800857c <__multadd>
 8007dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e00:	9004      	str	r0, [sp, #16]
 8007e02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	f000 814d 	beq.w	80080a6 <_dtoa_r+0xb2e>
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	4631      	mov	r1, r6
 8007e10:	220a      	movs	r2, #10
 8007e12:	4620      	mov	r0, r4
 8007e14:	f000 fbb2 	bl	800857c <__multadd>
 8007e18:	9b02      	ldr	r3, [sp, #8]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	4606      	mov	r6, r0
 8007e1e:	dc4f      	bgt.n	8007ec0 <_dtoa_r+0x948>
 8007e20:	9b06      	ldr	r3, [sp, #24]
 8007e22:	2b02      	cmp	r3, #2
 8007e24:	dd4c      	ble.n	8007ec0 <_dtoa_r+0x948>
 8007e26:	e011      	b.n	8007e4c <_dtoa_r+0x8d4>
 8007e28:	d0c9      	beq.n	8007dbe <_dtoa_r+0x846>
 8007e2a:	9a05      	ldr	r2, [sp, #20]
 8007e2c:	331c      	adds	r3, #28
 8007e2e:	441a      	add	r2, r3
 8007e30:	9205      	str	r2, [sp, #20]
 8007e32:	441d      	add	r5, r3
 8007e34:	4498      	add	r8, r3
 8007e36:	e7c2      	b.n	8007dbe <_dtoa_r+0x846>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	e7f6      	b.n	8007e2a <_dtoa_r+0x8b2>
 8007e3c:	f1b9 0f00 	cmp.w	r9, #0
 8007e40:	dc38      	bgt.n	8007eb4 <_dtoa_r+0x93c>
 8007e42:	9b06      	ldr	r3, [sp, #24]
 8007e44:	2b02      	cmp	r3, #2
 8007e46:	dd35      	ble.n	8007eb4 <_dtoa_r+0x93c>
 8007e48:	f8cd 9008 	str.w	r9, [sp, #8]
 8007e4c:	9b02      	ldr	r3, [sp, #8]
 8007e4e:	b963      	cbnz	r3, 8007e6a <_dtoa_r+0x8f2>
 8007e50:	4639      	mov	r1, r7
 8007e52:	2205      	movs	r2, #5
 8007e54:	4620      	mov	r0, r4
 8007e56:	f000 fb91 	bl	800857c <__multadd>
 8007e5a:	4601      	mov	r1, r0
 8007e5c:	4607      	mov	r7, r0
 8007e5e:	9804      	ldr	r0, [sp, #16]
 8007e60:	f000 fd56 	bl	8008910 <__mcmp>
 8007e64:	2800      	cmp	r0, #0
 8007e66:	f73f adcc 	bgt.w	8007a02 <_dtoa_r+0x48a>
 8007e6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e6c:	465d      	mov	r5, fp
 8007e6e:	ea6f 0a03 	mvn.w	sl, r3
 8007e72:	f04f 0900 	mov.w	r9, #0
 8007e76:	4639      	mov	r1, r7
 8007e78:	4620      	mov	r0, r4
 8007e7a:	f000 fb68 	bl	800854e <_Bfree>
 8007e7e:	2e00      	cmp	r6, #0
 8007e80:	f43f aeb7 	beq.w	8007bf2 <_dtoa_r+0x67a>
 8007e84:	f1b9 0f00 	cmp.w	r9, #0
 8007e88:	d005      	beq.n	8007e96 <_dtoa_r+0x91e>
 8007e8a:	45b1      	cmp	r9, r6
 8007e8c:	d003      	beq.n	8007e96 <_dtoa_r+0x91e>
 8007e8e:	4649      	mov	r1, r9
 8007e90:	4620      	mov	r0, r4
 8007e92:	f000 fb5c 	bl	800854e <_Bfree>
 8007e96:	4631      	mov	r1, r6
 8007e98:	4620      	mov	r0, r4
 8007e9a:	f000 fb58 	bl	800854e <_Bfree>
 8007e9e:	e6a8      	b.n	8007bf2 <_dtoa_r+0x67a>
 8007ea0:	2700      	movs	r7, #0
 8007ea2:	463e      	mov	r6, r7
 8007ea4:	e7e1      	b.n	8007e6a <_dtoa_r+0x8f2>
 8007ea6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007eaa:	463e      	mov	r6, r7
 8007eac:	e5a9      	b.n	8007a02 <_dtoa_r+0x48a>
 8007eae:	bf00      	nop
 8007eb0:	40240000 	.word	0x40240000
 8007eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eb6:	f8cd 9008 	str.w	r9, [sp, #8]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	f000 80fa 	beq.w	80080b4 <_dtoa_r+0xb3c>
 8007ec0:	2d00      	cmp	r5, #0
 8007ec2:	dd05      	ble.n	8007ed0 <_dtoa_r+0x958>
 8007ec4:	4631      	mov	r1, r6
 8007ec6:	462a      	mov	r2, r5
 8007ec8:	4620      	mov	r0, r4
 8007eca:	f000 fccd 	bl	8008868 <__lshift>
 8007ece:	4606      	mov	r6, r0
 8007ed0:	9b07      	ldr	r3, [sp, #28]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d04c      	beq.n	8007f70 <_dtoa_r+0x9f8>
 8007ed6:	6871      	ldr	r1, [r6, #4]
 8007ed8:	4620      	mov	r0, r4
 8007eda:	f000 fb04 	bl	80084e6 <_Balloc>
 8007ede:	6932      	ldr	r2, [r6, #16]
 8007ee0:	3202      	adds	r2, #2
 8007ee2:	4605      	mov	r5, r0
 8007ee4:	0092      	lsls	r2, r2, #2
 8007ee6:	f106 010c 	add.w	r1, r6, #12
 8007eea:	300c      	adds	r0, #12
 8007eec:	f000 faf0 	bl	80084d0 <memcpy>
 8007ef0:	2201      	movs	r2, #1
 8007ef2:	4629      	mov	r1, r5
 8007ef4:	4620      	mov	r0, r4
 8007ef6:	f000 fcb7 	bl	8008868 <__lshift>
 8007efa:	9b00      	ldr	r3, [sp, #0]
 8007efc:	f8cd b014 	str.w	fp, [sp, #20]
 8007f00:	f003 0301 	and.w	r3, r3, #1
 8007f04:	46b1      	mov	r9, r6
 8007f06:	9307      	str	r3, [sp, #28]
 8007f08:	4606      	mov	r6, r0
 8007f0a:	4639      	mov	r1, r7
 8007f0c:	9804      	ldr	r0, [sp, #16]
 8007f0e:	f7ff faa5 	bl	800745c <quorem>
 8007f12:	4649      	mov	r1, r9
 8007f14:	4605      	mov	r5, r0
 8007f16:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007f1a:	9804      	ldr	r0, [sp, #16]
 8007f1c:	f000 fcf8 	bl	8008910 <__mcmp>
 8007f20:	4632      	mov	r2, r6
 8007f22:	9000      	str	r0, [sp, #0]
 8007f24:	4639      	mov	r1, r7
 8007f26:	4620      	mov	r0, r4
 8007f28:	f000 fd0c 	bl	8008944 <__mdiff>
 8007f2c:	68c3      	ldr	r3, [r0, #12]
 8007f2e:	4602      	mov	r2, r0
 8007f30:	bb03      	cbnz	r3, 8007f74 <_dtoa_r+0x9fc>
 8007f32:	4601      	mov	r1, r0
 8007f34:	9008      	str	r0, [sp, #32]
 8007f36:	9804      	ldr	r0, [sp, #16]
 8007f38:	f000 fcea 	bl	8008910 <__mcmp>
 8007f3c:	9a08      	ldr	r2, [sp, #32]
 8007f3e:	4603      	mov	r3, r0
 8007f40:	4611      	mov	r1, r2
 8007f42:	4620      	mov	r0, r4
 8007f44:	9308      	str	r3, [sp, #32]
 8007f46:	f000 fb02 	bl	800854e <_Bfree>
 8007f4a:	9b08      	ldr	r3, [sp, #32]
 8007f4c:	b9a3      	cbnz	r3, 8007f78 <_dtoa_r+0xa00>
 8007f4e:	9a06      	ldr	r2, [sp, #24]
 8007f50:	b992      	cbnz	r2, 8007f78 <_dtoa_r+0xa00>
 8007f52:	9a07      	ldr	r2, [sp, #28]
 8007f54:	b982      	cbnz	r2, 8007f78 <_dtoa_r+0xa00>
 8007f56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007f5a:	d029      	beq.n	8007fb0 <_dtoa_r+0xa38>
 8007f5c:	9b00      	ldr	r3, [sp, #0]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	dd01      	ble.n	8007f66 <_dtoa_r+0x9ee>
 8007f62:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007f66:	9b05      	ldr	r3, [sp, #20]
 8007f68:	1c5d      	adds	r5, r3, #1
 8007f6a:	f883 8000 	strb.w	r8, [r3]
 8007f6e:	e782      	b.n	8007e76 <_dtoa_r+0x8fe>
 8007f70:	4630      	mov	r0, r6
 8007f72:	e7c2      	b.n	8007efa <_dtoa_r+0x982>
 8007f74:	2301      	movs	r3, #1
 8007f76:	e7e3      	b.n	8007f40 <_dtoa_r+0x9c8>
 8007f78:	9a00      	ldr	r2, [sp, #0]
 8007f7a:	2a00      	cmp	r2, #0
 8007f7c:	db04      	blt.n	8007f88 <_dtoa_r+0xa10>
 8007f7e:	d125      	bne.n	8007fcc <_dtoa_r+0xa54>
 8007f80:	9a06      	ldr	r2, [sp, #24]
 8007f82:	bb1a      	cbnz	r2, 8007fcc <_dtoa_r+0xa54>
 8007f84:	9a07      	ldr	r2, [sp, #28]
 8007f86:	bb0a      	cbnz	r2, 8007fcc <_dtoa_r+0xa54>
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	ddec      	ble.n	8007f66 <_dtoa_r+0x9ee>
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	9904      	ldr	r1, [sp, #16]
 8007f90:	4620      	mov	r0, r4
 8007f92:	f000 fc69 	bl	8008868 <__lshift>
 8007f96:	4639      	mov	r1, r7
 8007f98:	9004      	str	r0, [sp, #16]
 8007f9a:	f000 fcb9 	bl	8008910 <__mcmp>
 8007f9e:	2800      	cmp	r0, #0
 8007fa0:	dc03      	bgt.n	8007faa <_dtoa_r+0xa32>
 8007fa2:	d1e0      	bne.n	8007f66 <_dtoa_r+0x9ee>
 8007fa4:	f018 0f01 	tst.w	r8, #1
 8007fa8:	d0dd      	beq.n	8007f66 <_dtoa_r+0x9ee>
 8007faa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007fae:	d1d8      	bne.n	8007f62 <_dtoa_r+0x9ea>
 8007fb0:	9b05      	ldr	r3, [sp, #20]
 8007fb2:	9a05      	ldr	r2, [sp, #20]
 8007fb4:	1c5d      	adds	r5, r3, #1
 8007fb6:	2339      	movs	r3, #57	; 0x39
 8007fb8:	7013      	strb	r3, [r2, #0]
 8007fba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007fbe:	2b39      	cmp	r3, #57	; 0x39
 8007fc0:	f105 32ff 	add.w	r2, r5, #4294967295
 8007fc4:	d04f      	beq.n	8008066 <_dtoa_r+0xaee>
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	7013      	strb	r3, [r2, #0]
 8007fca:	e754      	b.n	8007e76 <_dtoa_r+0x8fe>
 8007fcc:	9a05      	ldr	r2, [sp, #20]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	f102 0501 	add.w	r5, r2, #1
 8007fd4:	dd06      	ble.n	8007fe4 <_dtoa_r+0xa6c>
 8007fd6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007fda:	d0e9      	beq.n	8007fb0 <_dtoa_r+0xa38>
 8007fdc:	f108 0801 	add.w	r8, r8, #1
 8007fe0:	9b05      	ldr	r3, [sp, #20]
 8007fe2:	e7c2      	b.n	8007f6a <_dtoa_r+0x9f2>
 8007fe4:	9a02      	ldr	r2, [sp, #8]
 8007fe6:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007fea:	eba5 030b 	sub.w	r3, r5, fp
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d021      	beq.n	8008036 <_dtoa_r+0xabe>
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	220a      	movs	r2, #10
 8007ff6:	9904      	ldr	r1, [sp, #16]
 8007ff8:	4620      	mov	r0, r4
 8007ffa:	f000 fabf 	bl	800857c <__multadd>
 8007ffe:	45b1      	cmp	r9, r6
 8008000:	9004      	str	r0, [sp, #16]
 8008002:	f04f 0300 	mov.w	r3, #0
 8008006:	f04f 020a 	mov.w	r2, #10
 800800a:	4649      	mov	r1, r9
 800800c:	4620      	mov	r0, r4
 800800e:	d105      	bne.n	800801c <_dtoa_r+0xaa4>
 8008010:	f000 fab4 	bl	800857c <__multadd>
 8008014:	4681      	mov	r9, r0
 8008016:	4606      	mov	r6, r0
 8008018:	9505      	str	r5, [sp, #20]
 800801a:	e776      	b.n	8007f0a <_dtoa_r+0x992>
 800801c:	f000 faae 	bl	800857c <__multadd>
 8008020:	4631      	mov	r1, r6
 8008022:	4681      	mov	r9, r0
 8008024:	2300      	movs	r3, #0
 8008026:	220a      	movs	r2, #10
 8008028:	4620      	mov	r0, r4
 800802a:	f000 faa7 	bl	800857c <__multadd>
 800802e:	4606      	mov	r6, r0
 8008030:	e7f2      	b.n	8008018 <_dtoa_r+0xaa0>
 8008032:	f04f 0900 	mov.w	r9, #0
 8008036:	2201      	movs	r2, #1
 8008038:	9904      	ldr	r1, [sp, #16]
 800803a:	4620      	mov	r0, r4
 800803c:	f000 fc14 	bl	8008868 <__lshift>
 8008040:	4639      	mov	r1, r7
 8008042:	9004      	str	r0, [sp, #16]
 8008044:	f000 fc64 	bl	8008910 <__mcmp>
 8008048:	2800      	cmp	r0, #0
 800804a:	dcb6      	bgt.n	8007fba <_dtoa_r+0xa42>
 800804c:	d102      	bne.n	8008054 <_dtoa_r+0xadc>
 800804e:	f018 0f01 	tst.w	r8, #1
 8008052:	d1b2      	bne.n	8007fba <_dtoa_r+0xa42>
 8008054:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008058:	2b30      	cmp	r3, #48	; 0x30
 800805a:	f105 32ff 	add.w	r2, r5, #4294967295
 800805e:	f47f af0a 	bne.w	8007e76 <_dtoa_r+0x8fe>
 8008062:	4615      	mov	r5, r2
 8008064:	e7f6      	b.n	8008054 <_dtoa_r+0xadc>
 8008066:	4593      	cmp	fp, r2
 8008068:	d105      	bne.n	8008076 <_dtoa_r+0xafe>
 800806a:	2331      	movs	r3, #49	; 0x31
 800806c:	f10a 0a01 	add.w	sl, sl, #1
 8008070:	f88b 3000 	strb.w	r3, [fp]
 8008074:	e6ff      	b.n	8007e76 <_dtoa_r+0x8fe>
 8008076:	4615      	mov	r5, r2
 8008078:	e79f      	b.n	8007fba <_dtoa_r+0xa42>
 800807a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80080e0 <_dtoa_r+0xb68>
 800807e:	e007      	b.n	8008090 <_dtoa_r+0xb18>
 8008080:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008082:	f8df b060 	ldr.w	fp, [pc, #96]	; 80080e4 <_dtoa_r+0xb6c>
 8008086:	b11b      	cbz	r3, 8008090 <_dtoa_r+0xb18>
 8008088:	f10b 0308 	add.w	r3, fp, #8
 800808c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800808e:	6013      	str	r3, [r2, #0]
 8008090:	4658      	mov	r0, fp
 8008092:	b017      	add	sp, #92	; 0x5c
 8008094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008098:	9b06      	ldr	r3, [sp, #24]
 800809a:	2b01      	cmp	r3, #1
 800809c:	f77f ae35 	ble.w	8007d0a <_dtoa_r+0x792>
 80080a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080a2:	9307      	str	r3, [sp, #28]
 80080a4:	e649      	b.n	8007d3a <_dtoa_r+0x7c2>
 80080a6:	9b02      	ldr	r3, [sp, #8]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	dc03      	bgt.n	80080b4 <_dtoa_r+0xb3c>
 80080ac:	9b06      	ldr	r3, [sp, #24]
 80080ae:	2b02      	cmp	r3, #2
 80080b0:	f73f aecc 	bgt.w	8007e4c <_dtoa_r+0x8d4>
 80080b4:	465d      	mov	r5, fp
 80080b6:	4639      	mov	r1, r7
 80080b8:	9804      	ldr	r0, [sp, #16]
 80080ba:	f7ff f9cf 	bl	800745c <quorem>
 80080be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80080c2:	f805 8b01 	strb.w	r8, [r5], #1
 80080c6:	9a02      	ldr	r2, [sp, #8]
 80080c8:	eba5 030b 	sub.w	r3, r5, fp
 80080cc:	429a      	cmp	r2, r3
 80080ce:	ddb0      	ble.n	8008032 <_dtoa_r+0xaba>
 80080d0:	2300      	movs	r3, #0
 80080d2:	220a      	movs	r2, #10
 80080d4:	9904      	ldr	r1, [sp, #16]
 80080d6:	4620      	mov	r0, r4
 80080d8:	f000 fa50 	bl	800857c <__multadd>
 80080dc:	9004      	str	r0, [sp, #16]
 80080de:	e7ea      	b.n	80080b6 <_dtoa_r+0xb3e>
 80080e0:	080099b4 	.word	0x080099b4
 80080e4:	080099b6 	.word	0x080099b6

080080e8 <__sflush_r>:
 80080e8:	898a      	ldrh	r2, [r1, #12]
 80080ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080ee:	4605      	mov	r5, r0
 80080f0:	0710      	lsls	r0, r2, #28
 80080f2:	460c      	mov	r4, r1
 80080f4:	d458      	bmi.n	80081a8 <__sflush_r+0xc0>
 80080f6:	684b      	ldr	r3, [r1, #4]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	dc05      	bgt.n	8008108 <__sflush_r+0x20>
 80080fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80080fe:	2b00      	cmp	r3, #0
 8008100:	dc02      	bgt.n	8008108 <__sflush_r+0x20>
 8008102:	2000      	movs	r0, #0
 8008104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008108:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800810a:	2e00      	cmp	r6, #0
 800810c:	d0f9      	beq.n	8008102 <__sflush_r+0x1a>
 800810e:	2300      	movs	r3, #0
 8008110:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008114:	682f      	ldr	r7, [r5, #0]
 8008116:	6a21      	ldr	r1, [r4, #32]
 8008118:	602b      	str	r3, [r5, #0]
 800811a:	d032      	beq.n	8008182 <__sflush_r+0x9a>
 800811c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800811e:	89a3      	ldrh	r3, [r4, #12]
 8008120:	075a      	lsls	r2, r3, #29
 8008122:	d505      	bpl.n	8008130 <__sflush_r+0x48>
 8008124:	6863      	ldr	r3, [r4, #4]
 8008126:	1ac0      	subs	r0, r0, r3
 8008128:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800812a:	b10b      	cbz	r3, 8008130 <__sflush_r+0x48>
 800812c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800812e:	1ac0      	subs	r0, r0, r3
 8008130:	2300      	movs	r3, #0
 8008132:	4602      	mov	r2, r0
 8008134:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008136:	6a21      	ldr	r1, [r4, #32]
 8008138:	4628      	mov	r0, r5
 800813a:	47b0      	blx	r6
 800813c:	1c43      	adds	r3, r0, #1
 800813e:	89a3      	ldrh	r3, [r4, #12]
 8008140:	d106      	bne.n	8008150 <__sflush_r+0x68>
 8008142:	6829      	ldr	r1, [r5, #0]
 8008144:	291d      	cmp	r1, #29
 8008146:	d848      	bhi.n	80081da <__sflush_r+0xf2>
 8008148:	4a29      	ldr	r2, [pc, #164]	; (80081f0 <__sflush_r+0x108>)
 800814a:	40ca      	lsrs	r2, r1
 800814c:	07d6      	lsls	r6, r2, #31
 800814e:	d544      	bpl.n	80081da <__sflush_r+0xf2>
 8008150:	2200      	movs	r2, #0
 8008152:	6062      	str	r2, [r4, #4]
 8008154:	04d9      	lsls	r1, r3, #19
 8008156:	6922      	ldr	r2, [r4, #16]
 8008158:	6022      	str	r2, [r4, #0]
 800815a:	d504      	bpl.n	8008166 <__sflush_r+0x7e>
 800815c:	1c42      	adds	r2, r0, #1
 800815e:	d101      	bne.n	8008164 <__sflush_r+0x7c>
 8008160:	682b      	ldr	r3, [r5, #0]
 8008162:	b903      	cbnz	r3, 8008166 <__sflush_r+0x7e>
 8008164:	6560      	str	r0, [r4, #84]	; 0x54
 8008166:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008168:	602f      	str	r7, [r5, #0]
 800816a:	2900      	cmp	r1, #0
 800816c:	d0c9      	beq.n	8008102 <__sflush_r+0x1a>
 800816e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008172:	4299      	cmp	r1, r3
 8008174:	d002      	beq.n	800817c <__sflush_r+0x94>
 8008176:	4628      	mov	r0, r5
 8008178:	f000 fc9e 	bl	8008ab8 <_free_r>
 800817c:	2000      	movs	r0, #0
 800817e:	6360      	str	r0, [r4, #52]	; 0x34
 8008180:	e7c0      	b.n	8008104 <__sflush_r+0x1c>
 8008182:	2301      	movs	r3, #1
 8008184:	4628      	mov	r0, r5
 8008186:	47b0      	blx	r6
 8008188:	1c41      	adds	r1, r0, #1
 800818a:	d1c8      	bne.n	800811e <__sflush_r+0x36>
 800818c:	682b      	ldr	r3, [r5, #0]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d0c5      	beq.n	800811e <__sflush_r+0x36>
 8008192:	2b1d      	cmp	r3, #29
 8008194:	d001      	beq.n	800819a <__sflush_r+0xb2>
 8008196:	2b16      	cmp	r3, #22
 8008198:	d101      	bne.n	800819e <__sflush_r+0xb6>
 800819a:	602f      	str	r7, [r5, #0]
 800819c:	e7b1      	b.n	8008102 <__sflush_r+0x1a>
 800819e:	89a3      	ldrh	r3, [r4, #12]
 80081a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081a4:	81a3      	strh	r3, [r4, #12]
 80081a6:	e7ad      	b.n	8008104 <__sflush_r+0x1c>
 80081a8:	690f      	ldr	r7, [r1, #16]
 80081aa:	2f00      	cmp	r7, #0
 80081ac:	d0a9      	beq.n	8008102 <__sflush_r+0x1a>
 80081ae:	0793      	lsls	r3, r2, #30
 80081b0:	680e      	ldr	r6, [r1, #0]
 80081b2:	bf08      	it	eq
 80081b4:	694b      	ldreq	r3, [r1, #20]
 80081b6:	600f      	str	r7, [r1, #0]
 80081b8:	bf18      	it	ne
 80081ba:	2300      	movne	r3, #0
 80081bc:	eba6 0807 	sub.w	r8, r6, r7
 80081c0:	608b      	str	r3, [r1, #8]
 80081c2:	f1b8 0f00 	cmp.w	r8, #0
 80081c6:	dd9c      	ble.n	8008102 <__sflush_r+0x1a>
 80081c8:	4643      	mov	r3, r8
 80081ca:	463a      	mov	r2, r7
 80081cc:	6a21      	ldr	r1, [r4, #32]
 80081ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80081d0:	4628      	mov	r0, r5
 80081d2:	47b0      	blx	r6
 80081d4:	2800      	cmp	r0, #0
 80081d6:	dc06      	bgt.n	80081e6 <__sflush_r+0xfe>
 80081d8:	89a3      	ldrh	r3, [r4, #12]
 80081da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081de:	81a3      	strh	r3, [r4, #12]
 80081e0:	f04f 30ff 	mov.w	r0, #4294967295
 80081e4:	e78e      	b.n	8008104 <__sflush_r+0x1c>
 80081e6:	4407      	add	r7, r0
 80081e8:	eba8 0800 	sub.w	r8, r8, r0
 80081ec:	e7e9      	b.n	80081c2 <__sflush_r+0xda>
 80081ee:	bf00      	nop
 80081f0:	20400001 	.word	0x20400001

080081f4 <_fflush_r>:
 80081f4:	b538      	push	{r3, r4, r5, lr}
 80081f6:	690b      	ldr	r3, [r1, #16]
 80081f8:	4605      	mov	r5, r0
 80081fa:	460c      	mov	r4, r1
 80081fc:	b1db      	cbz	r3, 8008236 <_fflush_r+0x42>
 80081fe:	b118      	cbz	r0, 8008208 <_fflush_r+0x14>
 8008200:	6983      	ldr	r3, [r0, #24]
 8008202:	b90b      	cbnz	r3, 8008208 <_fflush_r+0x14>
 8008204:	f000 f860 	bl	80082c8 <__sinit>
 8008208:	4b0c      	ldr	r3, [pc, #48]	; (800823c <_fflush_r+0x48>)
 800820a:	429c      	cmp	r4, r3
 800820c:	d109      	bne.n	8008222 <_fflush_r+0x2e>
 800820e:	686c      	ldr	r4, [r5, #4]
 8008210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008214:	b17b      	cbz	r3, 8008236 <_fflush_r+0x42>
 8008216:	4621      	mov	r1, r4
 8008218:	4628      	mov	r0, r5
 800821a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800821e:	f7ff bf63 	b.w	80080e8 <__sflush_r>
 8008222:	4b07      	ldr	r3, [pc, #28]	; (8008240 <_fflush_r+0x4c>)
 8008224:	429c      	cmp	r4, r3
 8008226:	d101      	bne.n	800822c <_fflush_r+0x38>
 8008228:	68ac      	ldr	r4, [r5, #8]
 800822a:	e7f1      	b.n	8008210 <_fflush_r+0x1c>
 800822c:	4b05      	ldr	r3, [pc, #20]	; (8008244 <_fflush_r+0x50>)
 800822e:	429c      	cmp	r4, r3
 8008230:	bf08      	it	eq
 8008232:	68ec      	ldreq	r4, [r5, #12]
 8008234:	e7ec      	b.n	8008210 <_fflush_r+0x1c>
 8008236:	2000      	movs	r0, #0
 8008238:	bd38      	pop	{r3, r4, r5, pc}
 800823a:	bf00      	nop
 800823c:	080099e4 	.word	0x080099e4
 8008240:	08009a04 	.word	0x08009a04
 8008244:	080099c4 	.word	0x080099c4

08008248 <std>:
 8008248:	2300      	movs	r3, #0
 800824a:	b510      	push	{r4, lr}
 800824c:	4604      	mov	r4, r0
 800824e:	e9c0 3300 	strd	r3, r3, [r0]
 8008252:	6083      	str	r3, [r0, #8]
 8008254:	8181      	strh	r1, [r0, #12]
 8008256:	6643      	str	r3, [r0, #100]	; 0x64
 8008258:	81c2      	strh	r2, [r0, #14]
 800825a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800825e:	6183      	str	r3, [r0, #24]
 8008260:	4619      	mov	r1, r3
 8008262:	2208      	movs	r2, #8
 8008264:	305c      	adds	r0, #92	; 0x5c
 8008266:	f7fe fc83 	bl	8006b70 <memset>
 800826a:	4b05      	ldr	r3, [pc, #20]	; (8008280 <std+0x38>)
 800826c:	6263      	str	r3, [r4, #36]	; 0x24
 800826e:	4b05      	ldr	r3, [pc, #20]	; (8008284 <std+0x3c>)
 8008270:	62a3      	str	r3, [r4, #40]	; 0x28
 8008272:	4b05      	ldr	r3, [pc, #20]	; (8008288 <std+0x40>)
 8008274:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008276:	4b05      	ldr	r3, [pc, #20]	; (800828c <std+0x44>)
 8008278:	6224      	str	r4, [r4, #32]
 800827a:	6323      	str	r3, [r4, #48]	; 0x30
 800827c:	bd10      	pop	{r4, pc}
 800827e:	bf00      	nop
 8008280:	08008c29 	.word	0x08008c29
 8008284:	08008c4b 	.word	0x08008c4b
 8008288:	08008c83 	.word	0x08008c83
 800828c:	08008ca7 	.word	0x08008ca7

08008290 <_cleanup_r>:
 8008290:	4901      	ldr	r1, [pc, #4]	; (8008298 <_cleanup_r+0x8>)
 8008292:	f000 b885 	b.w	80083a0 <_fwalk_reent>
 8008296:	bf00      	nop
 8008298:	080081f5 	.word	0x080081f5

0800829c <__sfmoreglue>:
 800829c:	b570      	push	{r4, r5, r6, lr}
 800829e:	1e4a      	subs	r2, r1, #1
 80082a0:	2568      	movs	r5, #104	; 0x68
 80082a2:	4355      	muls	r5, r2
 80082a4:	460e      	mov	r6, r1
 80082a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80082aa:	f000 fc53 	bl	8008b54 <_malloc_r>
 80082ae:	4604      	mov	r4, r0
 80082b0:	b140      	cbz	r0, 80082c4 <__sfmoreglue+0x28>
 80082b2:	2100      	movs	r1, #0
 80082b4:	e9c0 1600 	strd	r1, r6, [r0]
 80082b8:	300c      	adds	r0, #12
 80082ba:	60a0      	str	r0, [r4, #8]
 80082bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80082c0:	f7fe fc56 	bl	8006b70 <memset>
 80082c4:	4620      	mov	r0, r4
 80082c6:	bd70      	pop	{r4, r5, r6, pc}

080082c8 <__sinit>:
 80082c8:	6983      	ldr	r3, [r0, #24]
 80082ca:	b510      	push	{r4, lr}
 80082cc:	4604      	mov	r4, r0
 80082ce:	bb33      	cbnz	r3, 800831e <__sinit+0x56>
 80082d0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80082d4:	6503      	str	r3, [r0, #80]	; 0x50
 80082d6:	4b12      	ldr	r3, [pc, #72]	; (8008320 <__sinit+0x58>)
 80082d8:	4a12      	ldr	r2, [pc, #72]	; (8008324 <__sinit+0x5c>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	6282      	str	r2, [r0, #40]	; 0x28
 80082de:	4298      	cmp	r0, r3
 80082e0:	bf04      	itt	eq
 80082e2:	2301      	moveq	r3, #1
 80082e4:	6183      	streq	r3, [r0, #24]
 80082e6:	f000 f81f 	bl	8008328 <__sfp>
 80082ea:	6060      	str	r0, [r4, #4]
 80082ec:	4620      	mov	r0, r4
 80082ee:	f000 f81b 	bl	8008328 <__sfp>
 80082f2:	60a0      	str	r0, [r4, #8]
 80082f4:	4620      	mov	r0, r4
 80082f6:	f000 f817 	bl	8008328 <__sfp>
 80082fa:	2200      	movs	r2, #0
 80082fc:	60e0      	str	r0, [r4, #12]
 80082fe:	2104      	movs	r1, #4
 8008300:	6860      	ldr	r0, [r4, #4]
 8008302:	f7ff ffa1 	bl	8008248 <std>
 8008306:	2201      	movs	r2, #1
 8008308:	2109      	movs	r1, #9
 800830a:	68a0      	ldr	r0, [r4, #8]
 800830c:	f7ff ff9c 	bl	8008248 <std>
 8008310:	2202      	movs	r2, #2
 8008312:	2112      	movs	r1, #18
 8008314:	68e0      	ldr	r0, [r4, #12]
 8008316:	f7ff ff97 	bl	8008248 <std>
 800831a:	2301      	movs	r3, #1
 800831c:	61a3      	str	r3, [r4, #24]
 800831e:	bd10      	pop	{r4, pc}
 8008320:	080099a0 	.word	0x080099a0
 8008324:	08008291 	.word	0x08008291

08008328 <__sfp>:
 8008328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800832a:	4b1b      	ldr	r3, [pc, #108]	; (8008398 <__sfp+0x70>)
 800832c:	681e      	ldr	r6, [r3, #0]
 800832e:	69b3      	ldr	r3, [r6, #24]
 8008330:	4607      	mov	r7, r0
 8008332:	b913      	cbnz	r3, 800833a <__sfp+0x12>
 8008334:	4630      	mov	r0, r6
 8008336:	f7ff ffc7 	bl	80082c8 <__sinit>
 800833a:	3648      	adds	r6, #72	; 0x48
 800833c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008340:	3b01      	subs	r3, #1
 8008342:	d503      	bpl.n	800834c <__sfp+0x24>
 8008344:	6833      	ldr	r3, [r6, #0]
 8008346:	b133      	cbz	r3, 8008356 <__sfp+0x2e>
 8008348:	6836      	ldr	r6, [r6, #0]
 800834a:	e7f7      	b.n	800833c <__sfp+0x14>
 800834c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008350:	b16d      	cbz	r5, 800836e <__sfp+0x46>
 8008352:	3468      	adds	r4, #104	; 0x68
 8008354:	e7f4      	b.n	8008340 <__sfp+0x18>
 8008356:	2104      	movs	r1, #4
 8008358:	4638      	mov	r0, r7
 800835a:	f7ff ff9f 	bl	800829c <__sfmoreglue>
 800835e:	6030      	str	r0, [r6, #0]
 8008360:	2800      	cmp	r0, #0
 8008362:	d1f1      	bne.n	8008348 <__sfp+0x20>
 8008364:	230c      	movs	r3, #12
 8008366:	603b      	str	r3, [r7, #0]
 8008368:	4604      	mov	r4, r0
 800836a:	4620      	mov	r0, r4
 800836c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800836e:	4b0b      	ldr	r3, [pc, #44]	; (800839c <__sfp+0x74>)
 8008370:	6665      	str	r5, [r4, #100]	; 0x64
 8008372:	e9c4 5500 	strd	r5, r5, [r4]
 8008376:	60a5      	str	r5, [r4, #8]
 8008378:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800837c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008380:	2208      	movs	r2, #8
 8008382:	4629      	mov	r1, r5
 8008384:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008388:	f7fe fbf2 	bl	8006b70 <memset>
 800838c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008390:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008394:	e7e9      	b.n	800836a <__sfp+0x42>
 8008396:	bf00      	nop
 8008398:	080099a0 	.word	0x080099a0
 800839c:	ffff0001 	.word	0xffff0001

080083a0 <_fwalk_reent>:
 80083a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083a4:	4680      	mov	r8, r0
 80083a6:	4689      	mov	r9, r1
 80083a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80083ac:	2600      	movs	r6, #0
 80083ae:	b914      	cbnz	r4, 80083b6 <_fwalk_reent+0x16>
 80083b0:	4630      	mov	r0, r6
 80083b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083b6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80083ba:	3f01      	subs	r7, #1
 80083bc:	d501      	bpl.n	80083c2 <_fwalk_reent+0x22>
 80083be:	6824      	ldr	r4, [r4, #0]
 80083c0:	e7f5      	b.n	80083ae <_fwalk_reent+0xe>
 80083c2:	89ab      	ldrh	r3, [r5, #12]
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d907      	bls.n	80083d8 <_fwalk_reent+0x38>
 80083c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80083cc:	3301      	adds	r3, #1
 80083ce:	d003      	beq.n	80083d8 <_fwalk_reent+0x38>
 80083d0:	4629      	mov	r1, r5
 80083d2:	4640      	mov	r0, r8
 80083d4:	47c8      	blx	r9
 80083d6:	4306      	orrs	r6, r0
 80083d8:	3568      	adds	r5, #104	; 0x68
 80083da:	e7ee      	b.n	80083ba <_fwalk_reent+0x1a>

080083dc <_localeconv_r>:
 80083dc:	4b04      	ldr	r3, [pc, #16]	; (80083f0 <_localeconv_r+0x14>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	6a18      	ldr	r0, [r3, #32]
 80083e2:	4b04      	ldr	r3, [pc, #16]	; (80083f4 <_localeconv_r+0x18>)
 80083e4:	2800      	cmp	r0, #0
 80083e6:	bf08      	it	eq
 80083e8:	4618      	moveq	r0, r3
 80083ea:	30f0      	adds	r0, #240	; 0xf0
 80083ec:	4770      	bx	lr
 80083ee:	bf00      	nop
 80083f0:	20000014 	.word	0x20000014
 80083f4:	20000078 	.word	0x20000078

080083f8 <__swhatbuf_r>:
 80083f8:	b570      	push	{r4, r5, r6, lr}
 80083fa:	460e      	mov	r6, r1
 80083fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008400:	2900      	cmp	r1, #0
 8008402:	b096      	sub	sp, #88	; 0x58
 8008404:	4614      	mov	r4, r2
 8008406:	461d      	mov	r5, r3
 8008408:	da07      	bge.n	800841a <__swhatbuf_r+0x22>
 800840a:	2300      	movs	r3, #0
 800840c:	602b      	str	r3, [r5, #0]
 800840e:	89b3      	ldrh	r3, [r6, #12]
 8008410:	061a      	lsls	r2, r3, #24
 8008412:	d410      	bmi.n	8008436 <__swhatbuf_r+0x3e>
 8008414:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008418:	e00e      	b.n	8008438 <__swhatbuf_r+0x40>
 800841a:	466a      	mov	r2, sp
 800841c:	f000 fc6a 	bl	8008cf4 <_fstat_r>
 8008420:	2800      	cmp	r0, #0
 8008422:	dbf2      	blt.n	800840a <__swhatbuf_r+0x12>
 8008424:	9a01      	ldr	r2, [sp, #4]
 8008426:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800842a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800842e:	425a      	negs	r2, r3
 8008430:	415a      	adcs	r2, r3
 8008432:	602a      	str	r2, [r5, #0]
 8008434:	e7ee      	b.n	8008414 <__swhatbuf_r+0x1c>
 8008436:	2340      	movs	r3, #64	; 0x40
 8008438:	2000      	movs	r0, #0
 800843a:	6023      	str	r3, [r4, #0]
 800843c:	b016      	add	sp, #88	; 0x58
 800843e:	bd70      	pop	{r4, r5, r6, pc}

08008440 <__smakebuf_r>:
 8008440:	898b      	ldrh	r3, [r1, #12]
 8008442:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008444:	079d      	lsls	r5, r3, #30
 8008446:	4606      	mov	r6, r0
 8008448:	460c      	mov	r4, r1
 800844a:	d507      	bpl.n	800845c <__smakebuf_r+0x1c>
 800844c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008450:	6023      	str	r3, [r4, #0]
 8008452:	6123      	str	r3, [r4, #16]
 8008454:	2301      	movs	r3, #1
 8008456:	6163      	str	r3, [r4, #20]
 8008458:	b002      	add	sp, #8
 800845a:	bd70      	pop	{r4, r5, r6, pc}
 800845c:	ab01      	add	r3, sp, #4
 800845e:	466a      	mov	r2, sp
 8008460:	f7ff ffca 	bl	80083f8 <__swhatbuf_r>
 8008464:	9900      	ldr	r1, [sp, #0]
 8008466:	4605      	mov	r5, r0
 8008468:	4630      	mov	r0, r6
 800846a:	f000 fb73 	bl	8008b54 <_malloc_r>
 800846e:	b948      	cbnz	r0, 8008484 <__smakebuf_r+0x44>
 8008470:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008474:	059a      	lsls	r2, r3, #22
 8008476:	d4ef      	bmi.n	8008458 <__smakebuf_r+0x18>
 8008478:	f023 0303 	bic.w	r3, r3, #3
 800847c:	f043 0302 	orr.w	r3, r3, #2
 8008480:	81a3      	strh	r3, [r4, #12]
 8008482:	e7e3      	b.n	800844c <__smakebuf_r+0xc>
 8008484:	4b0d      	ldr	r3, [pc, #52]	; (80084bc <__smakebuf_r+0x7c>)
 8008486:	62b3      	str	r3, [r6, #40]	; 0x28
 8008488:	89a3      	ldrh	r3, [r4, #12]
 800848a:	6020      	str	r0, [r4, #0]
 800848c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008490:	81a3      	strh	r3, [r4, #12]
 8008492:	9b00      	ldr	r3, [sp, #0]
 8008494:	6163      	str	r3, [r4, #20]
 8008496:	9b01      	ldr	r3, [sp, #4]
 8008498:	6120      	str	r0, [r4, #16]
 800849a:	b15b      	cbz	r3, 80084b4 <__smakebuf_r+0x74>
 800849c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084a0:	4630      	mov	r0, r6
 80084a2:	f000 fc39 	bl	8008d18 <_isatty_r>
 80084a6:	b128      	cbz	r0, 80084b4 <__smakebuf_r+0x74>
 80084a8:	89a3      	ldrh	r3, [r4, #12]
 80084aa:	f023 0303 	bic.w	r3, r3, #3
 80084ae:	f043 0301 	orr.w	r3, r3, #1
 80084b2:	81a3      	strh	r3, [r4, #12]
 80084b4:	89a3      	ldrh	r3, [r4, #12]
 80084b6:	431d      	orrs	r5, r3
 80084b8:	81a5      	strh	r5, [r4, #12]
 80084ba:	e7cd      	b.n	8008458 <__smakebuf_r+0x18>
 80084bc:	08008291 	.word	0x08008291

080084c0 <malloc>:
 80084c0:	4b02      	ldr	r3, [pc, #8]	; (80084cc <malloc+0xc>)
 80084c2:	4601      	mov	r1, r0
 80084c4:	6818      	ldr	r0, [r3, #0]
 80084c6:	f000 bb45 	b.w	8008b54 <_malloc_r>
 80084ca:	bf00      	nop
 80084cc:	20000014 	.word	0x20000014

080084d0 <memcpy>:
 80084d0:	b510      	push	{r4, lr}
 80084d2:	1e43      	subs	r3, r0, #1
 80084d4:	440a      	add	r2, r1
 80084d6:	4291      	cmp	r1, r2
 80084d8:	d100      	bne.n	80084dc <memcpy+0xc>
 80084da:	bd10      	pop	{r4, pc}
 80084dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084e4:	e7f7      	b.n	80084d6 <memcpy+0x6>

080084e6 <_Balloc>:
 80084e6:	b570      	push	{r4, r5, r6, lr}
 80084e8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80084ea:	4604      	mov	r4, r0
 80084ec:	460e      	mov	r6, r1
 80084ee:	b93d      	cbnz	r5, 8008500 <_Balloc+0x1a>
 80084f0:	2010      	movs	r0, #16
 80084f2:	f7ff ffe5 	bl	80084c0 <malloc>
 80084f6:	6260      	str	r0, [r4, #36]	; 0x24
 80084f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80084fc:	6005      	str	r5, [r0, #0]
 80084fe:	60c5      	str	r5, [r0, #12]
 8008500:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008502:	68eb      	ldr	r3, [r5, #12]
 8008504:	b183      	cbz	r3, 8008528 <_Balloc+0x42>
 8008506:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008508:	68db      	ldr	r3, [r3, #12]
 800850a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800850e:	b9b8      	cbnz	r0, 8008540 <_Balloc+0x5a>
 8008510:	2101      	movs	r1, #1
 8008512:	fa01 f506 	lsl.w	r5, r1, r6
 8008516:	1d6a      	adds	r2, r5, #5
 8008518:	0092      	lsls	r2, r2, #2
 800851a:	4620      	mov	r0, r4
 800851c:	f000 fabe 	bl	8008a9c <_calloc_r>
 8008520:	b160      	cbz	r0, 800853c <_Balloc+0x56>
 8008522:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008526:	e00e      	b.n	8008546 <_Balloc+0x60>
 8008528:	2221      	movs	r2, #33	; 0x21
 800852a:	2104      	movs	r1, #4
 800852c:	4620      	mov	r0, r4
 800852e:	f000 fab5 	bl	8008a9c <_calloc_r>
 8008532:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008534:	60e8      	str	r0, [r5, #12]
 8008536:	68db      	ldr	r3, [r3, #12]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d1e4      	bne.n	8008506 <_Balloc+0x20>
 800853c:	2000      	movs	r0, #0
 800853e:	bd70      	pop	{r4, r5, r6, pc}
 8008540:	6802      	ldr	r2, [r0, #0]
 8008542:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008546:	2300      	movs	r3, #0
 8008548:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800854c:	e7f7      	b.n	800853e <_Balloc+0x58>

0800854e <_Bfree>:
 800854e:	b570      	push	{r4, r5, r6, lr}
 8008550:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008552:	4606      	mov	r6, r0
 8008554:	460d      	mov	r5, r1
 8008556:	b93c      	cbnz	r4, 8008568 <_Bfree+0x1a>
 8008558:	2010      	movs	r0, #16
 800855a:	f7ff ffb1 	bl	80084c0 <malloc>
 800855e:	6270      	str	r0, [r6, #36]	; 0x24
 8008560:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008564:	6004      	str	r4, [r0, #0]
 8008566:	60c4      	str	r4, [r0, #12]
 8008568:	b13d      	cbz	r5, 800857a <_Bfree+0x2c>
 800856a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800856c:	686a      	ldr	r2, [r5, #4]
 800856e:	68db      	ldr	r3, [r3, #12]
 8008570:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008574:	6029      	str	r1, [r5, #0]
 8008576:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800857a:	bd70      	pop	{r4, r5, r6, pc}

0800857c <__multadd>:
 800857c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008580:	690d      	ldr	r5, [r1, #16]
 8008582:	461f      	mov	r7, r3
 8008584:	4606      	mov	r6, r0
 8008586:	460c      	mov	r4, r1
 8008588:	f101 0c14 	add.w	ip, r1, #20
 800858c:	2300      	movs	r3, #0
 800858e:	f8dc 0000 	ldr.w	r0, [ip]
 8008592:	b281      	uxth	r1, r0
 8008594:	fb02 7101 	mla	r1, r2, r1, r7
 8008598:	0c0f      	lsrs	r7, r1, #16
 800859a:	0c00      	lsrs	r0, r0, #16
 800859c:	fb02 7000 	mla	r0, r2, r0, r7
 80085a0:	b289      	uxth	r1, r1
 80085a2:	3301      	adds	r3, #1
 80085a4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80085a8:	429d      	cmp	r5, r3
 80085aa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80085ae:	f84c 1b04 	str.w	r1, [ip], #4
 80085b2:	dcec      	bgt.n	800858e <__multadd+0x12>
 80085b4:	b1d7      	cbz	r7, 80085ec <__multadd+0x70>
 80085b6:	68a3      	ldr	r3, [r4, #8]
 80085b8:	42ab      	cmp	r3, r5
 80085ba:	dc12      	bgt.n	80085e2 <__multadd+0x66>
 80085bc:	6861      	ldr	r1, [r4, #4]
 80085be:	4630      	mov	r0, r6
 80085c0:	3101      	adds	r1, #1
 80085c2:	f7ff ff90 	bl	80084e6 <_Balloc>
 80085c6:	6922      	ldr	r2, [r4, #16]
 80085c8:	3202      	adds	r2, #2
 80085ca:	f104 010c 	add.w	r1, r4, #12
 80085ce:	4680      	mov	r8, r0
 80085d0:	0092      	lsls	r2, r2, #2
 80085d2:	300c      	adds	r0, #12
 80085d4:	f7ff ff7c 	bl	80084d0 <memcpy>
 80085d8:	4621      	mov	r1, r4
 80085da:	4630      	mov	r0, r6
 80085dc:	f7ff ffb7 	bl	800854e <_Bfree>
 80085e0:	4644      	mov	r4, r8
 80085e2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80085e6:	3501      	adds	r5, #1
 80085e8:	615f      	str	r7, [r3, #20]
 80085ea:	6125      	str	r5, [r4, #16]
 80085ec:	4620      	mov	r0, r4
 80085ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080085f2 <__hi0bits>:
 80085f2:	0c02      	lsrs	r2, r0, #16
 80085f4:	0412      	lsls	r2, r2, #16
 80085f6:	4603      	mov	r3, r0
 80085f8:	b9b2      	cbnz	r2, 8008628 <__hi0bits+0x36>
 80085fa:	0403      	lsls	r3, r0, #16
 80085fc:	2010      	movs	r0, #16
 80085fe:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008602:	bf04      	itt	eq
 8008604:	021b      	lsleq	r3, r3, #8
 8008606:	3008      	addeq	r0, #8
 8008608:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800860c:	bf04      	itt	eq
 800860e:	011b      	lsleq	r3, r3, #4
 8008610:	3004      	addeq	r0, #4
 8008612:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008616:	bf04      	itt	eq
 8008618:	009b      	lsleq	r3, r3, #2
 800861a:	3002      	addeq	r0, #2
 800861c:	2b00      	cmp	r3, #0
 800861e:	db06      	blt.n	800862e <__hi0bits+0x3c>
 8008620:	005b      	lsls	r3, r3, #1
 8008622:	d503      	bpl.n	800862c <__hi0bits+0x3a>
 8008624:	3001      	adds	r0, #1
 8008626:	4770      	bx	lr
 8008628:	2000      	movs	r0, #0
 800862a:	e7e8      	b.n	80085fe <__hi0bits+0xc>
 800862c:	2020      	movs	r0, #32
 800862e:	4770      	bx	lr

08008630 <__lo0bits>:
 8008630:	6803      	ldr	r3, [r0, #0]
 8008632:	f013 0207 	ands.w	r2, r3, #7
 8008636:	4601      	mov	r1, r0
 8008638:	d00b      	beq.n	8008652 <__lo0bits+0x22>
 800863a:	07da      	lsls	r2, r3, #31
 800863c:	d423      	bmi.n	8008686 <__lo0bits+0x56>
 800863e:	0798      	lsls	r0, r3, #30
 8008640:	bf49      	itett	mi
 8008642:	085b      	lsrmi	r3, r3, #1
 8008644:	089b      	lsrpl	r3, r3, #2
 8008646:	2001      	movmi	r0, #1
 8008648:	600b      	strmi	r3, [r1, #0]
 800864a:	bf5c      	itt	pl
 800864c:	600b      	strpl	r3, [r1, #0]
 800864e:	2002      	movpl	r0, #2
 8008650:	4770      	bx	lr
 8008652:	b298      	uxth	r0, r3
 8008654:	b9a8      	cbnz	r0, 8008682 <__lo0bits+0x52>
 8008656:	0c1b      	lsrs	r3, r3, #16
 8008658:	2010      	movs	r0, #16
 800865a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800865e:	bf04      	itt	eq
 8008660:	0a1b      	lsreq	r3, r3, #8
 8008662:	3008      	addeq	r0, #8
 8008664:	071a      	lsls	r2, r3, #28
 8008666:	bf04      	itt	eq
 8008668:	091b      	lsreq	r3, r3, #4
 800866a:	3004      	addeq	r0, #4
 800866c:	079a      	lsls	r2, r3, #30
 800866e:	bf04      	itt	eq
 8008670:	089b      	lsreq	r3, r3, #2
 8008672:	3002      	addeq	r0, #2
 8008674:	07da      	lsls	r2, r3, #31
 8008676:	d402      	bmi.n	800867e <__lo0bits+0x4e>
 8008678:	085b      	lsrs	r3, r3, #1
 800867a:	d006      	beq.n	800868a <__lo0bits+0x5a>
 800867c:	3001      	adds	r0, #1
 800867e:	600b      	str	r3, [r1, #0]
 8008680:	4770      	bx	lr
 8008682:	4610      	mov	r0, r2
 8008684:	e7e9      	b.n	800865a <__lo0bits+0x2a>
 8008686:	2000      	movs	r0, #0
 8008688:	4770      	bx	lr
 800868a:	2020      	movs	r0, #32
 800868c:	4770      	bx	lr

0800868e <__i2b>:
 800868e:	b510      	push	{r4, lr}
 8008690:	460c      	mov	r4, r1
 8008692:	2101      	movs	r1, #1
 8008694:	f7ff ff27 	bl	80084e6 <_Balloc>
 8008698:	2201      	movs	r2, #1
 800869a:	6144      	str	r4, [r0, #20]
 800869c:	6102      	str	r2, [r0, #16]
 800869e:	bd10      	pop	{r4, pc}

080086a0 <__multiply>:
 80086a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086a4:	4614      	mov	r4, r2
 80086a6:	690a      	ldr	r2, [r1, #16]
 80086a8:	6923      	ldr	r3, [r4, #16]
 80086aa:	429a      	cmp	r2, r3
 80086ac:	bfb8      	it	lt
 80086ae:	460b      	movlt	r3, r1
 80086b0:	4688      	mov	r8, r1
 80086b2:	bfbc      	itt	lt
 80086b4:	46a0      	movlt	r8, r4
 80086b6:	461c      	movlt	r4, r3
 80086b8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80086bc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80086c0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80086c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80086c8:	eb07 0609 	add.w	r6, r7, r9
 80086cc:	42b3      	cmp	r3, r6
 80086ce:	bfb8      	it	lt
 80086d0:	3101      	addlt	r1, #1
 80086d2:	f7ff ff08 	bl	80084e6 <_Balloc>
 80086d6:	f100 0514 	add.w	r5, r0, #20
 80086da:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80086de:	462b      	mov	r3, r5
 80086e0:	2200      	movs	r2, #0
 80086e2:	4573      	cmp	r3, lr
 80086e4:	d316      	bcc.n	8008714 <__multiply+0x74>
 80086e6:	f104 0214 	add.w	r2, r4, #20
 80086ea:	f108 0114 	add.w	r1, r8, #20
 80086ee:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80086f2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80086f6:	9300      	str	r3, [sp, #0]
 80086f8:	9b00      	ldr	r3, [sp, #0]
 80086fa:	9201      	str	r2, [sp, #4]
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d80c      	bhi.n	800871a <__multiply+0x7a>
 8008700:	2e00      	cmp	r6, #0
 8008702:	dd03      	ble.n	800870c <__multiply+0x6c>
 8008704:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008708:	2b00      	cmp	r3, #0
 800870a:	d05d      	beq.n	80087c8 <__multiply+0x128>
 800870c:	6106      	str	r6, [r0, #16]
 800870e:	b003      	add	sp, #12
 8008710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008714:	f843 2b04 	str.w	r2, [r3], #4
 8008718:	e7e3      	b.n	80086e2 <__multiply+0x42>
 800871a:	f8b2 b000 	ldrh.w	fp, [r2]
 800871e:	f1bb 0f00 	cmp.w	fp, #0
 8008722:	d023      	beq.n	800876c <__multiply+0xcc>
 8008724:	4689      	mov	r9, r1
 8008726:	46ac      	mov	ip, r5
 8008728:	f04f 0800 	mov.w	r8, #0
 800872c:	f859 4b04 	ldr.w	r4, [r9], #4
 8008730:	f8dc a000 	ldr.w	sl, [ip]
 8008734:	b2a3      	uxth	r3, r4
 8008736:	fa1f fa8a 	uxth.w	sl, sl
 800873a:	fb0b a303 	mla	r3, fp, r3, sl
 800873e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008742:	f8dc 4000 	ldr.w	r4, [ip]
 8008746:	4443      	add	r3, r8
 8008748:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800874c:	fb0b 840a 	mla	r4, fp, sl, r8
 8008750:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008754:	46e2      	mov	sl, ip
 8008756:	b29b      	uxth	r3, r3
 8008758:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800875c:	454f      	cmp	r7, r9
 800875e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008762:	f84a 3b04 	str.w	r3, [sl], #4
 8008766:	d82b      	bhi.n	80087c0 <__multiply+0x120>
 8008768:	f8cc 8004 	str.w	r8, [ip, #4]
 800876c:	9b01      	ldr	r3, [sp, #4]
 800876e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008772:	3204      	adds	r2, #4
 8008774:	f1ba 0f00 	cmp.w	sl, #0
 8008778:	d020      	beq.n	80087bc <__multiply+0x11c>
 800877a:	682b      	ldr	r3, [r5, #0]
 800877c:	4689      	mov	r9, r1
 800877e:	46a8      	mov	r8, r5
 8008780:	f04f 0b00 	mov.w	fp, #0
 8008784:	f8b9 c000 	ldrh.w	ip, [r9]
 8008788:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800878c:	fb0a 440c 	mla	r4, sl, ip, r4
 8008790:	445c      	add	r4, fp
 8008792:	46c4      	mov	ip, r8
 8008794:	b29b      	uxth	r3, r3
 8008796:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800879a:	f84c 3b04 	str.w	r3, [ip], #4
 800879e:	f859 3b04 	ldr.w	r3, [r9], #4
 80087a2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80087a6:	0c1b      	lsrs	r3, r3, #16
 80087a8:	fb0a b303 	mla	r3, sl, r3, fp
 80087ac:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80087b0:	454f      	cmp	r7, r9
 80087b2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80087b6:	d805      	bhi.n	80087c4 <__multiply+0x124>
 80087b8:	f8c8 3004 	str.w	r3, [r8, #4]
 80087bc:	3504      	adds	r5, #4
 80087be:	e79b      	b.n	80086f8 <__multiply+0x58>
 80087c0:	46d4      	mov	ip, sl
 80087c2:	e7b3      	b.n	800872c <__multiply+0x8c>
 80087c4:	46e0      	mov	r8, ip
 80087c6:	e7dd      	b.n	8008784 <__multiply+0xe4>
 80087c8:	3e01      	subs	r6, #1
 80087ca:	e799      	b.n	8008700 <__multiply+0x60>

080087cc <__pow5mult>:
 80087cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087d0:	4615      	mov	r5, r2
 80087d2:	f012 0203 	ands.w	r2, r2, #3
 80087d6:	4606      	mov	r6, r0
 80087d8:	460f      	mov	r7, r1
 80087da:	d007      	beq.n	80087ec <__pow5mult+0x20>
 80087dc:	3a01      	subs	r2, #1
 80087de:	4c21      	ldr	r4, [pc, #132]	; (8008864 <__pow5mult+0x98>)
 80087e0:	2300      	movs	r3, #0
 80087e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80087e6:	f7ff fec9 	bl	800857c <__multadd>
 80087ea:	4607      	mov	r7, r0
 80087ec:	10ad      	asrs	r5, r5, #2
 80087ee:	d035      	beq.n	800885c <__pow5mult+0x90>
 80087f0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80087f2:	b93c      	cbnz	r4, 8008804 <__pow5mult+0x38>
 80087f4:	2010      	movs	r0, #16
 80087f6:	f7ff fe63 	bl	80084c0 <malloc>
 80087fa:	6270      	str	r0, [r6, #36]	; 0x24
 80087fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008800:	6004      	str	r4, [r0, #0]
 8008802:	60c4      	str	r4, [r0, #12]
 8008804:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008808:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800880c:	b94c      	cbnz	r4, 8008822 <__pow5mult+0x56>
 800880e:	f240 2171 	movw	r1, #625	; 0x271
 8008812:	4630      	mov	r0, r6
 8008814:	f7ff ff3b 	bl	800868e <__i2b>
 8008818:	2300      	movs	r3, #0
 800881a:	f8c8 0008 	str.w	r0, [r8, #8]
 800881e:	4604      	mov	r4, r0
 8008820:	6003      	str	r3, [r0, #0]
 8008822:	f04f 0800 	mov.w	r8, #0
 8008826:	07eb      	lsls	r3, r5, #31
 8008828:	d50a      	bpl.n	8008840 <__pow5mult+0x74>
 800882a:	4639      	mov	r1, r7
 800882c:	4622      	mov	r2, r4
 800882e:	4630      	mov	r0, r6
 8008830:	f7ff ff36 	bl	80086a0 <__multiply>
 8008834:	4639      	mov	r1, r7
 8008836:	4681      	mov	r9, r0
 8008838:	4630      	mov	r0, r6
 800883a:	f7ff fe88 	bl	800854e <_Bfree>
 800883e:	464f      	mov	r7, r9
 8008840:	106d      	asrs	r5, r5, #1
 8008842:	d00b      	beq.n	800885c <__pow5mult+0x90>
 8008844:	6820      	ldr	r0, [r4, #0]
 8008846:	b938      	cbnz	r0, 8008858 <__pow5mult+0x8c>
 8008848:	4622      	mov	r2, r4
 800884a:	4621      	mov	r1, r4
 800884c:	4630      	mov	r0, r6
 800884e:	f7ff ff27 	bl	80086a0 <__multiply>
 8008852:	6020      	str	r0, [r4, #0]
 8008854:	f8c0 8000 	str.w	r8, [r0]
 8008858:	4604      	mov	r4, r0
 800885a:	e7e4      	b.n	8008826 <__pow5mult+0x5a>
 800885c:	4638      	mov	r0, r7
 800885e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008862:	bf00      	nop
 8008864:	08009b18 	.word	0x08009b18

08008868 <__lshift>:
 8008868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800886c:	460c      	mov	r4, r1
 800886e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008872:	6923      	ldr	r3, [r4, #16]
 8008874:	6849      	ldr	r1, [r1, #4]
 8008876:	eb0a 0903 	add.w	r9, sl, r3
 800887a:	68a3      	ldr	r3, [r4, #8]
 800887c:	4607      	mov	r7, r0
 800887e:	4616      	mov	r6, r2
 8008880:	f109 0501 	add.w	r5, r9, #1
 8008884:	42ab      	cmp	r3, r5
 8008886:	db32      	blt.n	80088ee <__lshift+0x86>
 8008888:	4638      	mov	r0, r7
 800888a:	f7ff fe2c 	bl	80084e6 <_Balloc>
 800888e:	2300      	movs	r3, #0
 8008890:	4680      	mov	r8, r0
 8008892:	f100 0114 	add.w	r1, r0, #20
 8008896:	461a      	mov	r2, r3
 8008898:	4553      	cmp	r3, sl
 800889a:	db2b      	blt.n	80088f4 <__lshift+0x8c>
 800889c:	6920      	ldr	r0, [r4, #16]
 800889e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80088a2:	f104 0314 	add.w	r3, r4, #20
 80088a6:	f016 021f 	ands.w	r2, r6, #31
 80088aa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80088ae:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80088b2:	d025      	beq.n	8008900 <__lshift+0x98>
 80088b4:	f1c2 0e20 	rsb	lr, r2, #32
 80088b8:	2000      	movs	r0, #0
 80088ba:	681e      	ldr	r6, [r3, #0]
 80088bc:	468a      	mov	sl, r1
 80088be:	4096      	lsls	r6, r2
 80088c0:	4330      	orrs	r0, r6
 80088c2:	f84a 0b04 	str.w	r0, [sl], #4
 80088c6:	f853 0b04 	ldr.w	r0, [r3], #4
 80088ca:	459c      	cmp	ip, r3
 80088cc:	fa20 f00e 	lsr.w	r0, r0, lr
 80088d0:	d814      	bhi.n	80088fc <__lshift+0x94>
 80088d2:	6048      	str	r0, [r1, #4]
 80088d4:	b108      	cbz	r0, 80088da <__lshift+0x72>
 80088d6:	f109 0502 	add.w	r5, r9, #2
 80088da:	3d01      	subs	r5, #1
 80088dc:	4638      	mov	r0, r7
 80088de:	f8c8 5010 	str.w	r5, [r8, #16]
 80088e2:	4621      	mov	r1, r4
 80088e4:	f7ff fe33 	bl	800854e <_Bfree>
 80088e8:	4640      	mov	r0, r8
 80088ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088ee:	3101      	adds	r1, #1
 80088f0:	005b      	lsls	r3, r3, #1
 80088f2:	e7c7      	b.n	8008884 <__lshift+0x1c>
 80088f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80088f8:	3301      	adds	r3, #1
 80088fa:	e7cd      	b.n	8008898 <__lshift+0x30>
 80088fc:	4651      	mov	r1, sl
 80088fe:	e7dc      	b.n	80088ba <__lshift+0x52>
 8008900:	3904      	subs	r1, #4
 8008902:	f853 2b04 	ldr.w	r2, [r3], #4
 8008906:	f841 2f04 	str.w	r2, [r1, #4]!
 800890a:	459c      	cmp	ip, r3
 800890c:	d8f9      	bhi.n	8008902 <__lshift+0x9a>
 800890e:	e7e4      	b.n	80088da <__lshift+0x72>

08008910 <__mcmp>:
 8008910:	6903      	ldr	r3, [r0, #16]
 8008912:	690a      	ldr	r2, [r1, #16]
 8008914:	1a9b      	subs	r3, r3, r2
 8008916:	b530      	push	{r4, r5, lr}
 8008918:	d10c      	bne.n	8008934 <__mcmp+0x24>
 800891a:	0092      	lsls	r2, r2, #2
 800891c:	3014      	adds	r0, #20
 800891e:	3114      	adds	r1, #20
 8008920:	1884      	adds	r4, r0, r2
 8008922:	4411      	add	r1, r2
 8008924:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008928:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800892c:	4295      	cmp	r5, r2
 800892e:	d003      	beq.n	8008938 <__mcmp+0x28>
 8008930:	d305      	bcc.n	800893e <__mcmp+0x2e>
 8008932:	2301      	movs	r3, #1
 8008934:	4618      	mov	r0, r3
 8008936:	bd30      	pop	{r4, r5, pc}
 8008938:	42a0      	cmp	r0, r4
 800893a:	d3f3      	bcc.n	8008924 <__mcmp+0x14>
 800893c:	e7fa      	b.n	8008934 <__mcmp+0x24>
 800893e:	f04f 33ff 	mov.w	r3, #4294967295
 8008942:	e7f7      	b.n	8008934 <__mcmp+0x24>

08008944 <__mdiff>:
 8008944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008948:	460d      	mov	r5, r1
 800894a:	4607      	mov	r7, r0
 800894c:	4611      	mov	r1, r2
 800894e:	4628      	mov	r0, r5
 8008950:	4614      	mov	r4, r2
 8008952:	f7ff ffdd 	bl	8008910 <__mcmp>
 8008956:	1e06      	subs	r6, r0, #0
 8008958:	d108      	bne.n	800896c <__mdiff+0x28>
 800895a:	4631      	mov	r1, r6
 800895c:	4638      	mov	r0, r7
 800895e:	f7ff fdc2 	bl	80084e6 <_Balloc>
 8008962:	2301      	movs	r3, #1
 8008964:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800896c:	bfa4      	itt	ge
 800896e:	4623      	movge	r3, r4
 8008970:	462c      	movge	r4, r5
 8008972:	4638      	mov	r0, r7
 8008974:	6861      	ldr	r1, [r4, #4]
 8008976:	bfa6      	itte	ge
 8008978:	461d      	movge	r5, r3
 800897a:	2600      	movge	r6, #0
 800897c:	2601      	movlt	r6, #1
 800897e:	f7ff fdb2 	bl	80084e6 <_Balloc>
 8008982:	692b      	ldr	r3, [r5, #16]
 8008984:	60c6      	str	r6, [r0, #12]
 8008986:	6926      	ldr	r6, [r4, #16]
 8008988:	f105 0914 	add.w	r9, r5, #20
 800898c:	f104 0214 	add.w	r2, r4, #20
 8008990:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008994:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008998:	f100 0514 	add.w	r5, r0, #20
 800899c:	f04f 0e00 	mov.w	lr, #0
 80089a0:	f852 ab04 	ldr.w	sl, [r2], #4
 80089a4:	f859 4b04 	ldr.w	r4, [r9], #4
 80089a8:	fa1e f18a 	uxtah	r1, lr, sl
 80089ac:	b2a3      	uxth	r3, r4
 80089ae:	1ac9      	subs	r1, r1, r3
 80089b0:	0c23      	lsrs	r3, r4, #16
 80089b2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80089b6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80089ba:	b289      	uxth	r1, r1
 80089bc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80089c0:	45c8      	cmp	r8, r9
 80089c2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80089c6:	4694      	mov	ip, r2
 80089c8:	f845 3b04 	str.w	r3, [r5], #4
 80089cc:	d8e8      	bhi.n	80089a0 <__mdiff+0x5c>
 80089ce:	45bc      	cmp	ip, r7
 80089d0:	d304      	bcc.n	80089dc <__mdiff+0x98>
 80089d2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80089d6:	b183      	cbz	r3, 80089fa <__mdiff+0xb6>
 80089d8:	6106      	str	r6, [r0, #16]
 80089da:	e7c5      	b.n	8008968 <__mdiff+0x24>
 80089dc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80089e0:	fa1e f381 	uxtah	r3, lr, r1
 80089e4:	141a      	asrs	r2, r3, #16
 80089e6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80089ea:	b29b      	uxth	r3, r3
 80089ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80089f0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80089f4:	f845 3b04 	str.w	r3, [r5], #4
 80089f8:	e7e9      	b.n	80089ce <__mdiff+0x8a>
 80089fa:	3e01      	subs	r6, #1
 80089fc:	e7e9      	b.n	80089d2 <__mdiff+0x8e>

080089fe <__d2b>:
 80089fe:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a02:	460e      	mov	r6, r1
 8008a04:	2101      	movs	r1, #1
 8008a06:	ec59 8b10 	vmov	r8, r9, d0
 8008a0a:	4615      	mov	r5, r2
 8008a0c:	f7ff fd6b 	bl	80084e6 <_Balloc>
 8008a10:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008a14:	4607      	mov	r7, r0
 8008a16:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008a1a:	bb34      	cbnz	r4, 8008a6a <__d2b+0x6c>
 8008a1c:	9301      	str	r3, [sp, #4]
 8008a1e:	f1b8 0300 	subs.w	r3, r8, #0
 8008a22:	d027      	beq.n	8008a74 <__d2b+0x76>
 8008a24:	a802      	add	r0, sp, #8
 8008a26:	f840 3d08 	str.w	r3, [r0, #-8]!
 8008a2a:	f7ff fe01 	bl	8008630 <__lo0bits>
 8008a2e:	9900      	ldr	r1, [sp, #0]
 8008a30:	b1f0      	cbz	r0, 8008a70 <__d2b+0x72>
 8008a32:	9a01      	ldr	r2, [sp, #4]
 8008a34:	f1c0 0320 	rsb	r3, r0, #32
 8008a38:	fa02 f303 	lsl.w	r3, r2, r3
 8008a3c:	430b      	orrs	r3, r1
 8008a3e:	40c2      	lsrs	r2, r0
 8008a40:	617b      	str	r3, [r7, #20]
 8008a42:	9201      	str	r2, [sp, #4]
 8008a44:	9b01      	ldr	r3, [sp, #4]
 8008a46:	61bb      	str	r3, [r7, #24]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	bf14      	ite	ne
 8008a4c:	2102      	movne	r1, #2
 8008a4e:	2101      	moveq	r1, #1
 8008a50:	6139      	str	r1, [r7, #16]
 8008a52:	b1c4      	cbz	r4, 8008a86 <__d2b+0x88>
 8008a54:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008a58:	4404      	add	r4, r0
 8008a5a:	6034      	str	r4, [r6, #0]
 8008a5c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008a60:	6028      	str	r0, [r5, #0]
 8008a62:	4638      	mov	r0, r7
 8008a64:	b003      	add	sp, #12
 8008a66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a6e:	e7d5      	b.n	8008a1c <__d2b+0x1e>
 8008a70:	6179      	str	r1, [r7, #20]
 8008a72:	e7e7      	b.n	8008a44 <__d2b+0x46>
 8008a74:	a801      	add	r0, sp, #4
 8008a76:	f7ff fddb 	bl	8008630 <__lo0bits>
 8008a7a:	9b01      	ldr	r3, [sp, #4]
 8008a7c:	617b      	str	r3, [r7, #20]
 8008a7e:	2101      	movs	r1, #1
 8008a80:	6139      	str	r1, [r7, #16]
 8008a82:	3020      	adds	r0, #32
 8008a84:	e7e5      	b.n	8008a52 <__d2b+0x54>
 8008a86:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008a8a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008a8e:	6030      	str	r0, [r6, #0]
 8008a90:	6918      	ldr	r0, [r3, #16]
 8008a92:	f7ff fdae 	bl	80085f2 <__hi0bits>
 8008a96:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008a9a:	e7e1      	b.n	8008a60 <__d2b+0x62>

08008a9c <_calloc_r>:
 8008a9c:	b538      	push	{r3, r4, r5, lr}
 8008a9e:	fb02 f401 	mul.w	r4, r2, r1
 8008aa2:	4621      	mov	r1, r4
 8008aa4:	f000 f856 	bl	8008b54 <_malloc_r>
 8008aa8:	4605      	mov	r5, r0
 8008aaa:	b118      	cbz	r0, 8008ab4 <_calloc_r+0x18>
 8008aac:	4622      	mov	r2, r4
 8008aae:	2100      	movs	r1, #0
 8008ab0:	f7fe f85e 	bl	8006b70 <memset>
 8008ab4:	4628      	mov	r0, r5
 8008ab6:	bd38      	pop	{r3, r4, r5, pc}

08008ab8 <_free_r>:
 8008ab8:	b538      	push	{r3, r4, r5, lr}
 8008aba:	4605      	mov	r5, r0
 8008abc:	2900      	cmp	r1, #0
 8008abe:	d045      	beq.n	8008b4c <_free_r+0x94>
 8008ac0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ac4:	1f0c      	subs	r4, r1, #4
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	bfb8      	it	lt
 8008aca:	18e4      	addlt	r4, r4, r3
 8008acc:	f000 f958 	bl	8008d80 <__malloc_lock>
 8008ad0:	4a1f      	ldr	r2, [pc, #124]	; (8008b50 <_free_r+0x98>)
 8008ad2:	6813      	ldr	r3, [r2, #0]
 8008ad4:	4610      	mov	r0, r2
 8008ad6:	b933      	cbnz	r3, 8008ae6 <_free_r+0x2e>
 8008ad8:	6063      	str	r3, [r4, #4]
 8008ada:	6014      	str	r4, [r2, #0]
 8008adc:	4628      	mov	r0, r5
 8008ade:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ae2:	f000 b94e 	b.w	8008d82 <__malloc_unlock>
 8008ae6:	42a3      	cmp	r3, r4
 8008ae8:	d90c      	bls.n	8008b04 <_free_r+0x4c>
 8008aea:	6821      	ldr	r1, [r4, #0]
 8008aec:	1862      	adds	r2, r4, r1
 8008aee:	4293      	cmp	r3, r2
 8008af0:	bf04      	itt	eq
 8008af2:	681a      	ldreq	r2, [r3, #0]
 8008af4:	685b      	ldreq	r3, [r3, #4]
 8008af6:	6063      	str	r3, [r4, #4]
 8008af8:	bf04      	itt	eq
 8008afa:	1852      	addeq	r2, r2, r1
 8008afc:	6022      	streq	r2, [r4, #0]
 8008afe:	6004      	str	r4, [r0, #0]
 8008b00:	e7ec      	b.n	8008adc <_free_r+0x24>
 8008b02:	4613      	mov	r3, r2
 8008b04:	685a      	ldr	r2, [r3, #4]
 8008b06:	b10a      	cbz	r2, 8008b0c <_free_r+0x54>
 8008b08:	42a2      	cmp	r2, r4
 8008b0a:	d9fa      	bls.n	8008b02 <_free_r+0x4a>
 8008b0c:	6819      	ldr	r1, [r3, #0]
 8008b0e:	1858      	adds	r0, r3, r1
 8008b10:	42a0      	cmp	r0, r4
 8008b12:	d10b      	bne.n	8008b2c <_free_r+0x74>
 8008b14:	6820      	ldr	r0, [r4, #0]
 8008b16:	4401      	add	r1, r0
 8008b18:	1858      	adds	r0, r3, r1
 8008b1a:	4282      	cmp	r2, r0
 8008b1c:	6019      	str	r1, [r3, #0]
 8008b1e:	d1dd      	bne.n	8008adc <_free_r+0x24>
 8008b20:	6810      	ldr	r0, [r2, #0]
 8008b22:	6852      	ldr	r2, [r2, #4]
 8008b24:	605a      	str	r2, [r3, #4]
 8008b26:	4401      	add	r1, r0
 8008b28:	6019      	str	r1, [r3, #0]
 8008b2a:	e7d7      	b.n	8008adc <_free_r+0x24>
 8008b2c:	d902      	bls.n	8008b34 <_free_r+0x7c>
 8008b2e:	230c      	movs	r3, #12
 8008b30:	602b      	str	r3, [r5, #0]
 8008b32:	e7d3      	b.n	8008adc <_free_r+0x24>
 8008b34:	6820      	ldr	r0, [r4, #0]
 8008b36:	1821      	adds	r1, r4, r0
 8008b38:	428a      	cmp	r2, r1
 8008b3a:	bf04      	itt	eq
 8008b3c:	6811      	ldreq	r1, [r2, #0]
 8008b3e:	6852      	ldreq	r2, [r2, #4]
 8008b40:	6062      	str	r2, [r4, #4]
 8008b42:	bf04      	itt	eq
 8008b44:	1809      	addeq	r1, r1, r0
 8008b46:	6021      	streq	r1, [r4, #0]
 8008b48:	605c      	str	r4, [r3, #4]
 8008b4a:	e7c7      	b.n	8008adc <_free_r+0x24>
 8008b4c:	bd38      	pop	{r3, r4, r5, pc}
 8008b4e:	bf00      	nop
 8008b50:	2000060c 	.word	0x2000060c

08008b54 <_malloc_r>:
 8008b54:	b570      	push	{r4, r5, r6, lr}
 8008b56:	1ccd      	adds	r5, r1, #3
 8008b58:	f025 0503 	bic.w	r5, r5, #3
 8008b5c:	3508      	adds	r5, #8
 8008b5e:	2d0c      	cmp	r5, #12
 8008b60:	bf38      	it	cc
 8008b62:	250c      	movcc	r5, #12
 8008b64:	2d00      	cmp	r5, #0
 8008b66:	4606      	mov	r6, r0
 8008b68:	db01      	blt.n	8008b6e <_malloc_r+0x1a>
 8008b6a:	42a9      	cmp	r1, r5
 8008b6c:	d903      	bls.n	8008b76 <_malloc_r+0x22>
 8008b6e:	230c      	movs	r3, #12
 8008b70:	6033      	str	r3, [r6, #0]
 8008b72:	2000      	movs	r0, #0
 8008b74:	bd70      	pop	{r4, r5, r6, pc}
 8008b76:	f000 f903 	bl	8008d80 <__malloc_lock>
 8008b7a:	4a21      	ldr	r2, [pc, #132]	; (8008c00 <_malloc_r+0xac>)
 8008b7c:	6814      	ldr	r4, [r2, #0]
 8008b7e:	4621      	mov	r1, r4
 8008b80:	b991      	cbnz	r1, 8008ba8 <_malloc_r+0x54>
 8008b82:	4c20      	ldr	r4, [pc, #128]	; (8008c04 <_malloc_r+0xb0>)
 8008b84:	6823      	ldr	r3, [r4, #0]
 8008b86:	b91b      	cbnz	r3, 8008b90 <_malloc_r+0x3c>
 8008b88:	4630      	mov	r0, r6
 8008b8a:	f000 f83d 	bl	8008c08 <_sbrk_r>
 8008b8e:	6020      	str	r0, [r4, #0]
 8008b90:	4629      	mov	r1, r5
 8008b92:	4630      	mov	r0, r6
 8008b94:	f000 f838 	bl	8008c08 <_sbrk_r>
 8008b98:	1c43      	adds	r3, r0, #1
 8008b9a:	d124      	bne.n	8008be6 <_malloc_r+0x92>
 8008b9c:	230c      	movs	r3, #12
 8008b9e:	6033      	str	r3, [r6, #0]
 8008ba0:	4630      	mov	r0, r6
 8008ba2:	f000 f8ee 	bl	8008d82 <__malloc_unlock>
 8008ba6:	e7e4      	b.n	8008b72 <_malloc_r+0x1e>
 8008ba8:	680b      	ldr	r3, [r1, #0]
 8008baa:	1b5b      	subs	r3, r3, r5
 8008bac:	d418      	bmi.n	8008be0 <_malloc_r+0x8c>
 8008bae:	2b0b      	cmp	r3, #11
 8008bb0:	d90f      	bls.n	8008bd2 <_malloc_r+0x7e>
 8008bb2:	600b      	str	r3, [r1, #0]
 8008bb4:	50cd      	str	r5, [r1, r3]
 8008bb6:	18cc      	adds	r4, r1, r3
 8008bb8:	4630      	mov	r0, r6
 8008bba:	f000 f8e2 	bl	8008d82 <__malloc_unlock>
 8008bbe:	f104 000b 	add.w	r0, r4, #11
 8008bc2:	1d23      	adds	r3, r4, #4
 8008bc4:	f020 0007 	bic.w	r0, r0, #7
 8008bc8:	1ac3      	subs	r3, r0, r3
 8008bca:	d0d3      	beq.n	8008b74 <_malloc_r+0x20>
 8008bcc:	425a      	negs	r2, r3
 8008bce:	50e2      	str	r2, [r4, r3]
 8008bd0:	e7d0      	b.n	8008b74 <_malloc_r+0x20>
 8008bd2:	428c      	cmp	r4, r1
 8008bd4:	684b      	ldr	r3, [r1, #4]
 8008bd6:	bf16      	itet	ne
 8008bd8:	6063      	strne	r3, [r4, #4]
 8008bda:	6013      	streq	r3, [r2, #0]
 8008bdc:	460c      	movne	r4, r1
 8008bde:	e7eb      	b.n	8008bb8 <_malloc_r+0x64>
 8008be0:	460c      	mov	r4, r1
 8008be2:	6849      	ldr	r1, [r1, #4]
 8008be4:	e7cc      	b.n	8008b80 <_malloc_r+0x2c>
 8008be6:	1cc4      	adds	r4, r0, #3
 8008be8:	f024 0403 	bic.w	r4, r4, #3
 8008bec:	42a0      	cmp	r0, r4
 8008bee:	d005      	beq.n	8008bfc <_malloc_r+0xa8>
 8008bf0:	1a21      	subs	r1, r4, r0
 8008bf2:	4630      	mov	r0, r6
 8008bf4:	f000 f808 	bl	8008c08 <_sbrk_r>
 8008bf8:	3001      	adds	r0, #1
 8008bfa:	d0cf      	beq.n	8008b9c <_malloc_r+0x48>
 8008bfc:	6025      	str	r5, [r4, #0]
 8008bfe:	e7db      	b.n	8008bb8 <_malloc_r+0x64>
 8008c00:	2000060c 	.word	0x2000060c
 8008c04:	20000610 	.word	0x20000610

08008c08 <_sbrk_r>:
 8008c08:	b538      	push	{r3, r4, r5, lr}
 8008c0a:	4c06      	ldr	r4, [pc, #24]	; (8008c24 <_sbrk_r+0x1c>)
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	4605      	mov	r5, r0
 8008c10:	4608      	mov	r0, r1
 8008c12:	6023      	str	r3, [r4, #0]
 8008c14:	f7f9 ff5e 	bl	8002ad4 <_sbrk>
 8008c18:	1c43      	adds	r3, r0, #1
 8008c1a:	d102      	bne.n	8008c22 <_sbrk_r+0x1a>
 8008c1c:	6823      	ldr	r3, [r4, #0]
 8008c1e:	b103      	cbz	r3, 8008c22 <_sbrk_r+0x1a>
 8008c20:	602b      	str	r3, [r5, #0]
 8008c22:	bd38      	pop	{r3, r4, r5, pc}
 8008c24:	20000a1c 	.word	0x20000a1c

08008c28 <__sread>:
 8008c28:	b510      	push	{r4, lr}
 8008c2a:	460c      	mov	r4, r1
 8008c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c30:	f000 f8a8 	bl	8008d84 <_read_r>
 8008c34:	2800      	cmp	r0, #0
 8008c36:	bfab      	itete	ge
 8008c38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8008c3c:	181b      	addge	r3, r3, r0
 8008c3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008c42:	bfac      	ite	ge
 8008c44:	6563      	strge	r3, [r4, #84]	; 0x54
 8008c46:	81a3      	strhlt	r3, [r4, #12]
 8008c48:	bd10      	pop	{r4, pc}

08008c4a <__swrite>:
 8008c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c4e:	461f      	mov	r7, r3
 8008c50:	898b      	ldrh	r3, [r1, #12]
 8008c52:	05db      	lsls	r3, r3, #23
 8008c54:	4605      	mov	r5, r0
 8008c56:	460c      	mov	r4, r1
 8008c58:	4616      	mov	r6, r2
 8008c5a:	d505      	bpl.n	8008c68 <__swrite+0x1e>
 8008c5c:	2302      	movs	r3, #2
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c64:	f000 f868 	bl	8008d38 <_lseek_r>
 8008c68:	89a3      	ldrh	r3, [r4, #12]
 8008c6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c72:	81a3      	strh	r3, [r4, #12]
 8008c74:	4632      	mov	r2, r6
 8008c76:	463b      	mov	r3, r7
 8008c78:	4628      	mov	r0, r5
 8008c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c7e:	f000 b817 	b.w	8008cb0 <_write_r>

08008c82 <__sseek>:
 8008c82:	b510      	push	{r4, lr}
 8008c84:	460c      	mov	r4, r1
 8008c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c8a:	f000 f855 	bl	8008d38 <_lseek_r>
 8008c8e:	1c43      	adds	r3, r0, #1
 8008c90:	89a3      	ldrh	r3, [r4, #12]
 8008c92:	bf15      	itete	ne
 8008c94:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c9e:	81a3      	strheq	r3, [r4, #12]
 8008ca0:	bf18      	it	ne
 8008ca2:	81a3      	strhne	r3, [r4, #12]
 8008ca4:	bd10      	pop	{r4, pc}

08008ca6 <__sclose>:
 8008ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008caa:	f000 b813 	b.w	8008cd4 <_close_r>
	...

08008cb0 <_write_r>:
 8008cb0:	b538      	push	{r3, r4, r5, lr}
 8008cb2:	4c07      	ldr	r4, [pc, #28]	; (8008cd0 <_write_r+0x20>)
 8008cb4:	4605      	mov	r5, r0
 8008cb6:	4608      	mov	r0, r1
 8008cb8:	4611      	mov	r1, r2
 8008cba:	2200      	movs	r2, #0
 8008cbc:	6022      	str	r2, [r4, #0]
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	f7f9 feb8 	bl	8002a34 <_write>
 8008cc4:	1c43      	adds	r3, r0, #1
 8008cc6:	d102      	bne.n	8008cce <_write_r+0x1e>
 8008cc8:	6823      	ldr	r3, [r4, #0]
 8008cca:	b103      	cbz	r3, 8008cce <_write_r+0x1e>
 8008ccc:	602b      	str	r3, [r5, #0]
 8008cce:	bd38      	pop	{r3, r4, r5, pc}
 8008cd0:	20000a1c 	.word	0x20000a1c

08008cd4 <_close_r>:
 8008cd4:	b538      	push	{r3, r4, r5, lr}
 8008cd6:	4c06      	ldr	r4, [pc, #24]	; (8008cf0 <_close_r+0x1c>)
 8008cd8:	2300      	movs	r3, #0
 8008cda:	4605      	mov	r5, r0
 8008cdc:	4608      	mov	r0, r1
 8008cde:	6023      	str	r3, [r4, #0]
 8008ce0:	f7f9 fec4 	bl	8002a6c <_close>
 8008ce4:	1c43      	adds	r3, r0, #1
 8008ce6:	d102      	bne.n	8008cee <_close_r+0x1a>
 8008ce8:	6823      	ldr	r3, [r4, #0]
 8008cea:	b103      	cbz	r3, 8008cee <_close_r+0x1a>
 8008cec:	602b      	str	r3, [r5, #0]
 8008cee:	bd38      	pop	{r3, r4, r5, pc}
 8008cf0:	20000a1c 	.word	0x20000a1c

08008cf4 <_fstat_r>:
 8008cf4:	b538      	push	{r3, r4, r5, lr}
 8008cf6:	4c07      	ldr	r4, [pc, #28]	; (8008d14 <_fstat_r+0x20>)
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	4605      	mov	r5, r0
 8008cfc:	4608      	mov	r0, r1
 8008cfe:	4611      	mov	r1, r2
 8008d00:	6023      	str	r3, [r4, #0]
 8008d02:	f7f9 febf 	bl	8002a84 <_fstat>
 8008d06:	1c43      	adds	r3, r0, #1
 8008d08:	d102      	bne.n	8008d10 <_fstat_r+0x1c>
 8008d0a:	6823      	ldr	r3, [r4, #0]
 8008d0c:	b103      	cbz	r3, 8008d10 <_fstat_r+0x1c>
 8008d0e:	602b      	str	r3, [r5, #0]
 8008d10:	bd38      	pop	{r3, r4, r5, pc}
 8008d12:	bf00      	nop
 8008d14:	20000a1c 	.word	0x20000a1c

08008d18 <_isatty_r>:
 8008d18:	b538      	push	{r3, r4, r5, lr}
 8008d1a:	4c06      	ldr	r4, [pc, #24]	; (8008d34 <_isatty_r+0x1c>)
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	4605      	mov	r5, r0
 8008d20:	4608      	mov	r0, r1
 8008d22:	6023      	str	r3, [r4, #0]
 8008d24:	f7f9 febe 	bl	8002aa4 <_isatty>
 8008d28:	1c43      	adds	r3, r0, #1
 8008d2a:	d102      	bne.n	8008d32 <_isatty_r+0x1a>
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	b103      	cbz	r3, 8008d32 <_isatty_r+0x1a>
 8008d30:	602b      	str	r3, [r5, #0]
 8008d32:	bd38      	pop	{r3, r4, r5, pc}
 8008d34:	20000a1c 	.word	0x20000a1c

08008d38 <_lseek_r>:
 8008d38:	b538      	push	{r3, r4, r5, lr}
 8008d3a:	4c07      	ldr	r4, [pc, #28]	; (8008d58 <_lseek_r+0x20>)
 8008d3c:	4605      	mov	r5, r0
 8008d3e:	4608      	mov	r0, r1
 8008d40:	4611      	mov	r1, r2
 8008d42:	2200      	movs	r2, #0
 8008d44:	6022      	str	r2, [r4, #0]
 8008d46:	461a      	mov	r2, r3
 8008d48:	f7f9 feb7 	bl	8002aba <_lseek>
 8008d4c:	1c43      	adds	r3, r0, #1
 8008d4e:	d102      	bne.n	8008d56 <_lseek_r+0x1e>
 8008d50:	6823      	ldr	r3, [r4, #0]
 8008d52:	b103      	cbz	r3, 8008d56 <_lseek_r+0x1e>
 8008d54:	602b      	str	r3, [r5, #0]
 8008d56:	bd38      	pop	{r3, r4, r5, pc}
 8008d58:	20000a1c 	.word	0x20000a1c

08008d5c <__ascii_mbtowc>:
 8008d5c:	b082      	sub	sp, #8
 8008d5e:	b901      	cbnz	r1, 8008d62 <__ascii_mbtowc+0x6>
 8008d60:	a901      	add	r1, sp, #4
 8008d62:	b142      	cbz	r2, 8008d76 <__ascii_mbtowc+0x1a>
 8008d64:	b14b      	cbz	r3, 8008d7a <__ascii_mbtowc+0x1e>
 8008d66:	7813      	ldrb	r3, [r2, #0]
 8008d68:	600b      	str	r3, [r1, #0]
 8008d6a:	7812      	ldrb	r2, [r2, #0]
 8008d6c:	1c10      	adds	r0, r2, #0
 8008d6e:	bf18      	it	ne
 8008d70:	2001      	movne	r0, #1
 8008d72:	b002      	add	sp, #8
 8008d74:	4770      	bx	lr
 8008d76:	4610      	mov	r0, r2
 8008d78:	e7fb      	b.n	8008d72 <__ascii_mbtowc+0x16>
 8008d7a:	f06f 0001 	mvn.w	r0, #1
 8008d7e:	e7f8      	b.n	8008d72 <__ascii_mbtowc+0x16>

08008d80 <__malloc_lock>:
 8008d80:	4770      	bx	lr

08008d82 <__malloc_unlock>:
 8008d82:	4770      	bx	lr

08008d84 <_read_r>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	4c07      	ldr	r4, [pc, #28]	; (8008da4 <_read_r+0x20>)
 8008d88:	4605      	mov	r5, r0
 8008d8a:	4608      	mov	r0, r1
 8008d8c:	4611      	mov	r1, r2
 8008d8e:	2200      	movs	r2, #0
 8008d90:	6022      	str	r2, [r4, #0]
 8008d92:	461a      	mov	r2, r3
 8008d94:	f7f8 fe84 	bl	8001aa0 <_read>
 8008d98:	1c43      	adds	r3, r0, #1
 8008d9a:	d102      	bne.n	8008da2 <_read_r+0x1e>
 8008d9c:	6823      	ldr	r3, [r4, #0]
 8008d9e:	b103      	cbz	r3, 8008da2 <_read_r+0x1e>
 8008da0:	602b      	str	r3, [r5, #0]
 8008da2:	bd38      	pop	{r3, r4, r5, pc}
 8008da4:	20000a1c 	.word	0x20000a1c

08008da8 <__ascii_wctomb>:
 8008da8:	b149      	cbz	r1, 8008dbe <__ascii_wctomb+0x16>
 8008daa:	2aff      	cmp	r2, #255	; 0xff
 8008dac:	bf85      	ittet	hi
 8008dae:	238a      	movhi	r3, #138	; 0x8a
 8008db0:	6003      	strhi	r3, [r0, #0]
 8008db2:	700a      	strbls	r2, [r1, #0]
 8008db4:	f04f 30ff 	movhi.w	r0, #4294967295
 8008db8:	bf98      	it	ls
 8008dba:	2001      	movls	r0, #1
 8008dbc:	4770      	bx	lr
 8008dbe:	4608      	mov	r0, r1
 8008dc0:	4770      	bx	lr
	...

08008dc4 <_init>:
 8008dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dc6:	bf00      	nop
 8008dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dca:	bc08      	pop	{r3}
 8008dcc:	469e      	mov	lr, r3
 8008dce:	4770      	bx	lr

08008dd0 <_fini>:
 8008dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dd2:	bf00      	nop
 8008dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dd6:	bc08      	pop	{r3}
 8008dd8:	469e      	mov	lr, r3
 8008dda:	4770      	bx	lr
