{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602948769248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602948769248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 17 12:32:49 2020 " "Processing started: Sat Oct 17 12:32:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602948769248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948769248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1-descomp -c projeto1-descomp " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1-descomp -c projeto1-descomp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948769248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602948769552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxgenerico-rtl " "Found design unit 1: muxgenerico-rtl" {  } { { "muxgenerico.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/muxgenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778466 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxgenerico " "Found entity 1: muxgenerico" {  } { { "muxgenerico.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/muxgenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-rtl " "Found design unit 1: ULA-rtl" {  } { { "ula.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/ula.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778466 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-rtl " "Found design unit 1: tristate-rtl" {  } { { "tristate.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/tristate.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778467 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/tristate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_cu-rtl " "Found design unit 1: rom_cu-rtl" {  } { { "rom_cu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom_cu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778468 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_cu " "Found entity 1: rom_cu" {  } { { "rom_cu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom_cu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rtl " "Found design unit 1: rom-rtl" {  } { { "rom.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778468 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-rtl " "Found design unit 1: register_bank-rtl" {  } { { "register_bank.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/register_bank.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778469 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memRam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memRam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memRam-rtl " "Found design unit 1: memRam-rtl" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778469 ""} { "Info" "ISGN_ENTITY_NAME" "1 memRam " "Found entity 1: memRam" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_search.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_search.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_search-rtl " "Found design unit 1: instruction_search-rtl" {  } { { "instruction_search.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778470 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_search " "Found entity 1: instruction_search" {  } { { "instruction_search.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_register-rtl " "Found design unit 1: generic_register-rtl" {  } { { "generic_register.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/generic_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778470 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_register " "Found entity 1: generic_register" {  } { { "generic_register.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/generic_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-rtl " "Found design unit 1: flipflop-rtl" {  } { { "flipflop.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/flipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778471 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execution_operation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execution_operation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execution_operation-rtl " "Found design unit 1: execution_operation-rtl" {  } { { "execution_operation.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778471 ""} { "Info" "ISGN_ENTITY_NAME" "1 execution_operation " "Found entity 1: execution_operation" {  } { { "execution_operation.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-rtl " "Found design unit 1: decoder-rtl" {  } { { "decoder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778472 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rtl " "Found design unit 1: cpu-rtl" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/cpu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778472 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-rtl " "Found design unit 1: clock-rtl" {  } { { "clock.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778473 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-rtl " "Found design unit 1: adder-rtl" {  } { { "adder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778473 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_decoder-rtl " "Found design unit 1: display_decoder-rtl" {  } { { "display_decoder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/display_decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778474 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/display_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_register_read_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_register_read_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_register_read_write-rtl " "Found design unit 1: generic_register_read_write-rtl" {  } { { "generic_register_read_write.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/generic_register_read_write.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778474 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_register_read_write " "Found entity 1: generic_register_read_write" {  } { { "generic_register_read_write.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/generic_register_read_write.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778475 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico_e_Interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico_e_Interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778476 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602948778476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948778476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602948778532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "clock.vhd" "cpu" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_search cpu:cpu\|instruction_search:instruction_search " "Elaborating entity \"instruction_search\" for hierarchy \"cpu:cpu\|instruction_search:instruction_search\"" {  } { { "cpu.vhd" "instruction_search" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/cpu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu:cpu\|instruction_search:instruction_search\|rom:rom " "Elaborating entity \"rom\" for hierarchy \"cpu:cpu\|instruction_search:instruction_search\|rom:rom\"" {  } { { "instruction_search.vhd" "rom" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_cu cpu:cpu\|instruction_search:instruction_search\|rom_cu:control_unit " "Elaborating entity \"rom_cu\" for hierarchy \"cpu:cpu\|instruction_search:instruction_search\|rom_cu:control_unit\"" {  } { { "instruction_search.vhd" "control_unit" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register cpu:cpu\|instruction_search:instruction_search\|generic_register:pc " "Elaborating entity \"generic_register\" for hierarchy \"cpu:cpu\|instruction_search:instruction_search\|generic_register:pc\"" {  } { { "instruction_search.vhd" "pc" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxgenerico cpu:cpu\|instruction_search:instruction_search\|muxgenerico:mux1 " "Elaborating entity \"muxgenerico\" for hierarchy \"cpu:cpu\|instruction_search:instruction_search\|muxgenerico:mux1\"" {  } { { "instruction_search.vhd" "mux1" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder cpu:cpu\|instruction_search:instruction_search\|adder:adder " "Elaborating entity \"adder\" for hierarchy \"cpu:cpu\|instruction_search:instruction_search\|adder:adder\"" {  } { { "instruction_search.vhd" "adder" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/instruction_search.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execution_operation cpu:cpu\|execution_operation:execution_operation " "Elaborating entity \"execution_operation\" for hierarchy \"cpu:cpu\|execution_operation:execution_operation\"" {  } { { "cpu.vhd" "execution_operation" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/cpu.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxgenerico cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux " "Elaborating entity \"muxgenerico\" for hierarchy \"cpu:cpu\|execution_operation:execution_operation\|muxgenerico:mux\"" {  } { { "execution_operation.vhd" "mux" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA cpu:cpu\|execution_operation:execution_operation\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"cpu:cpu\|execution_operation:execution_operation\|ULA:ula\"" {  } { { "execution_operation.vhd" "ula" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank cpu:cpu\|execution_operation:execution_operation\|register_bank:registers " "Elaborating entity \"register_bank\" for hierarchy \"cpu:cpu\|execution_operation:execution_operation\|register_bank:registers\"" {  } { { "execution_operation.vhd" "registers" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop cpu:cpu\|execution_operation:execution_operation\|flipflop:flipflop " "Elaborating entity \"flipflop\" for hierarchy \"cpu:cpu\|execution_operation:execution_operation\|flipflop:flipflop\"" {  } { { "execution_operation.vhd" "flipflop" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/execution_operation.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memRam memRam:ram " "Elaborating entity \"memRam\" for hierarchy \"memRam:ram\"" {  } { { "clock.vhd" "ram" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder\"" {  } { { "clock.vhd" "decoder" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_register_read_write generic_register_read_write:register_display0 " "Elaborating entity \"generic_register_read_write\" for hierarchy \"generic_register_read_write:register_display0\"" {  } { { "clock.vhd" "register_display0" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_decoder:display0 " "Elaborating entity \"display_decoder\" for hierarchy \"display_decoder:display0\"" {  } { { "clock.vhd" "display0" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/clock.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948778566 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memRam:ram\|ram " "RAM logic \"memRam:ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "memRam.vhd" "ram" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1602948778936 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu\|execution_operation:execution_operation\|register_bank:registers\|registrador " "RAM logic \"cpu:cpu\|execution_operation:execution_operation\|register_bank:registers\|registrador\" is uninferred due to asynchronous read logic" {  } { { "register_bank.vhd" "registrador" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/register_bank.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1602948778936 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cpu:cpu\|instruction_search:instruction_search\|rom_cu:control_unit\|memROM " "RAM logic \"cpu:cpu\|instruction_search:instruction_search\|rom_cu:control_unit\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "rom_cu.vhd" "memROM" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/rom_cu.vhd" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1602948778936 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1602948778936 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memRam:ram\|dado_out\[0\] " "Converted tri-state buffer \"memRam:ram\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602948778946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memRam:ram\|dado_out\[1\] " "Converted tri-state buffer \"memRam:ram\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602948778946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memRam:ram\|dado_out\[2\] " "Converted tri-state buffer \"memRam:ram\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602948778946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memRam:ram\|dado_out\[3\] " "Converted tri-state buffer \"memRam:ram\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602948778946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memRam:ram\|dado_out\[4\] " "Converted tri-state buffer \"memRam:ram\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602948778946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memRam:ram\|dado_out\[5\] " "Converted tri-state buffer \"memRam:ram\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602948778946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memRam:ram\|dado_out\[6\] " "Converted tri-state buffer \"memRam:ram\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602948778946 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memRam:ram\|dado_out\[7\] " "Converted tri-state buffer \"memRam:ram\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memRam.vhd" "" { Text "/home/felipe/Documents/insper/descomp/projeto1-descomp/memRam.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1602948778946 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1602948778946 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602948779562 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602948779913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602948780039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602948780039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "336 " "Implemented 336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602948780101 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602948780101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Implemented 258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602948780101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602948780101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602948780115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 17 12:33:00 2020 " "Processing ended: Sat Oct 17 12:33:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602948780115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602948780115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602948780115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602948780115 ""}
