<stg><name>Filter2D</name>


<trans_list>

<trans id="427" from="1" to="2">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="2" to="3">
<condition id="182">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="3" to="8">
<condition id="204">
<or_exp><and_exp><literal name="exitcond392_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="3" to="4">
<condition id="209">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="4" to="5">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="5" to="6">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="6" to="7">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="7" to="3">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="8" to="2">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:0  %src_kernel_win_0_va = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:1  %src_kernel_win_0_va_1 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:2  %src_kernel_win_0_va_2 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:3  %src_kernel_win_0_va_3 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:4  %src_kernel_win_0_va_4 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:5  %src_kernel_win_0_va_5 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:6  %src_kernel_win_0_va_6 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:7  %src_kernel_win_0_va_7 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_7"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:8  %src_kernel_win_0_va_8 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_8"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:9  %src_kernel_win_0_va_9 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_9"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:10  %src_kernel_win_0_va_10 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_10"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:11  %src_kernel_win_0_va_11 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_11"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:12  %src_kernel_win_0_va_12 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_12"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:13  %src_kernel_win_0_va_13 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_13"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:14  %src_kernel_win_0_va_14 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_14"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:15  %src_kernel_win_0_va_15 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_15"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:16  %src_kernel_win_0_va_16 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_16"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:17  %src_kernel_win_0_va_17 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_17"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:18  %src_kernel_win_0_va_18 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_18"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:19  %src_kernel_win_0_va_19 = alloca i8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_19"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:20  %right_border_buf_0_s = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:21  %right_border_buf_0_1 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:22  %right_border_buf_0_2 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:23  %right_border_buf_0_3 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop.i.0:24  %right_border_buf_0_4 = alloca i8

]]></Node>
<StgValue><ssdm name="right_border_buf_0_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.0:25  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop.i.0:26  call void (...)* @_ssdm_op_SpecInterface(i15* %p_dst_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.0:27  %p_kernel_val_4_V_3_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_4_V_3_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_3_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.0:28  %p_kernel_val_4_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_4_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_2_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.0:29  %p_kernel_val_4_V_1_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_4_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_1_s"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.0:30  %p_kernel_val_4_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_4_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_0_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.0:31  %p_kernel_val_3_V_4_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_3_V_4_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_3_V_4_s"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop.i.0:32  %p_kernel_val_3_V_2_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_3_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_3_V_2_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop.i.0:33  %p_kernel_val_3_V_1_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_3_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_3_V_1_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i.0:34  %p_kernel_val_3_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_3_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_3_V_0_s"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop.i.0:35  %p_kernel_val_2_V_4_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_2_V_4_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_4_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop.i.0:36  %p_kernel_val_2_V_3_s = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_kernel_val_2_V_3_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_3_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
arrayctor.loop.i.0:37  %p_kernel_val_2_V_1_s = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %p_kernel_val_2_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_1_s"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop.i.0:38  %p_kernel_val_2_V_0_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_2_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_2_V_0_s"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.0:39  %p_kernel_val_1_V_4_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_4_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_4_s"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop.i.0:40  %p_kernel_val_1_V_3_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_1_V_3_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_3_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayctor.loop.i.0:41  %p_kernel_val_1_V_2_s = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_kernel_val_1_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_2_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i.0:42  %p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_1_V_0_s"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i.0:43  %p_kernel_val_0_V_4_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_4_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_4_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i.0:44  %p_kernel_val_0_V_3_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_0_V_3_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_3_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop.i.0:45  %p_kernel_val_0_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_0_V_2_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_2_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop.i.0:46  %p_kernel_val_0_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_0_V_1_read)

]]></Node>
<StgValue><ssdm name="p_kernel_val_0_V_1_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop.i.0:47  %p_src_cols_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_cols_V_read)

]]></Node>
<StgValue><ssdm name="p_src_cols_V_read_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop.i.0:48  %p_src_rows_V_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_rows_V_read)

]]></Node>
<StgValue><ssdm name="p_src_rows_V_read_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.0:49  %k_buf_0_val_5 = alloca [256 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.0:50  %k_buf_0_val_6 = alloca [256 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.0:51  %k_buf_0_val_7 = alloca [256 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.0:52  %k_buf_0_val_8 = alloca [256 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop.i.0:53  %k_buf_0_val_9 = alloca [256 x i8], align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayctor.loop.i.0:54  %rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe_4) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
arrayctor.loop.i.0:55  %rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe_4, i32 %rbegin_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i_i_0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop.i.0:56  %tmp_s = add i32 %p_src_cols_V_read_3, 4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop.i.0:57  %tmp_1 = add i32 %p_src_rows_V_read_3, 3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop.i.0:58  %tmp_2 = add i32 %p_src_cols_V_read_3, -1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop.i.0:59  %p_neg397_i = add i32 %p_src_rows_V_read_3, -1

]]></Node>
<StgValue><ssdm name="p_neg397_i"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i.0:60  %OP2_V_0_1_cast = sext i3 %p_kernel_val_0_V_1_s to i11

]]></Node>
<StgValue><ssdm name="OP2_V_0_1_cast"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="4">
<![CDATA[
arrayctor.loop.i.0:61  %OP2_V_0_2_cast = sext i4 %p_kernel_val_0_V_2_s to i12

]]></Node>
<StgValue><ssdm name="OP2_V_0_2_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i.0:62  %OP2_V_0_3_cast = sext i3 %p_kernel_val_0_V_3_s to i11

]]></Node>
<StgValue><ssdm name="OP2_V_0_3_cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="2">
<![CDATA[
arrayctor.loop.i.0:63  %OP2_V_0_4_cast = sext i2 %p_kernel_val_0_V_4_s to i10

]]></Node>
<StgValue><ssdm name="OP2_V_0_4_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i.0:64  %OP2_V_1_cast = sext i3 %p_kernel_val_1_V_0_s to i11

]]></Node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="5">
<![CDATA[
arrayctor.loop.i.0:65  %OP2_V_1_2_cast = sext i5 %p_kernel_val_1_V_2_s to i13

]]></Node>
<StgValue><ssdm name="OP2_V_1_2_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="5">
<![CDATA[
arrayctor.loop.i.0:66  %OP2_V_1_3_cast = sext i5 %p_kernel_val_1_V_3_s to i13

]]></Node>
<StgValue><ssdm name="OP2_V_1_3_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="4">
<![CDATA[
arrayctor.loop.i.0:67  %OP2_V_1_4_cast = sext i4 %p_kernel_val_1_V_4_s to i12

]]></Node>
<StgValue><ssdm name="OP2_V_1_4_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="5">
<![CDATA[
arrayctor.loop.i.0:68  %OP2_V_2_cast = sext i5 %p_kernel_val_2_V_0_s to i12

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="6">
<![CDATA[
arrayctor.loop.i.0:69  %OP2_V_2_1_cast = sext i6 %p_kernel_val_2_V_1_s to i14

]]></Node>
<StgValue><ssdm name="OP2_V_2_1_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="6">
<![CDATA[
arrayctor.loop.i.0:70  %OP2_V_2_3_cast = zext i6 %p_kernel_val_2_V_3_s to i14

]]></Node>
<StgValue><ssdm name="OP2_V_2_3_cast"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="5">
<![CDATA[
arrayctor.loop.i.0:71  %OP2_V_2_4_cast = zext i5 %p_kernel_val_2_V_4_s to i13

]]></Node>
<StgValue><ssdm name="OP2_V_2_4_cast"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="3">
<![CDATA[
arrayctor.loop.i.0:72  %OP2_V_3_cast = sext i3 %p_kernel_val_3_V_0_s to i11

]]></Node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="5">
<![CDATA[
arrayctor.loop.i.0:73  %OP2_V_3_1_cast = sext i5 %p_kernel_val_3_V_1_s to i13

]]></Node>
<StgValue><ssdm name="OP2_V_3_1_cast"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="5">
<![CDATA[
arrayctor.loop.i.0:74  %OP2_V_3_2_cast = zext i5 %p_kernel_val_3_V_2_s to i13

]]></Node>
<StgValue><ssdm name="OP2_V_3_2_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="4">
<![CDATA[
arrayctor.loop.i.0:75  %OP2_V_3_4_cast = zext i4 %p_kernel_val_3_V_4_s to i12

]]></Node>
<StgValue><ssdm name="OP2_V_3_4_cast"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="2">
<![CDATA[
arrayctor.loop.i.0:76  %OP2_V_4_cast = sext i2 %p_kernel_val_4_V_0_s to i10

]]></Node>
<StgValue><ssdm name="OP2_V_4_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="4">
<![CDATA[
arrayctor.loop.i.0:77  %OP2_V_4_1_cast = sext i4 %p_kernel_val_4_V_1_s to i12

]]></Node>
<StgValue><ssdm name="OP2_V_4_1_cast"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="4">
<![CDATA[
arrayctor.loop.i.0:78  %OP2_V_4_2_cast = zext i4 %p_kernel_val_4_V_2_s to i12

]]></Node>
<StgValue><ssdm name="OP2_V_4_2_cast"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="4">
<![CDATA[
arrayctor.loop.i.0:79  %OP2_V_4_3_cast = zext i4 %p_kernel_val_4_V_3_s to i12

]]></Node>
<StgValue><ssdm name="OP2_V_4_3_cast"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.0:80  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i32 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond393_i = icmp eq i32 %t_V, %tmp_1

]]></Node>
<StgValue><ssdm name="exitcond393_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 261, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_V = add i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond393_i, label %"filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>.exit", label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_3 = icmp ult i32 %t_V, %p_src_rows_V_read_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp_274_not = xor i1 %tmp_3, true

]]></Node>
<StgValue><ssdm name="tmp_274_not"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4 = icmp ugt i32 %t_V, 2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_7 = icmp eq i32 %t_V, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_304_3 = icmp eq i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_304_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_304_4 = icmp eq i32 %t_V, 2

]]></Node>
<StgValue><ssdm name="tmp_304_4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_8 = icmp ugt i32 %t_V, %p_src_rows_V_read_3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_9 = add i32 -1, %t_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_9, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %rev = xor i1 %tmp_75, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_11 = icmp slt i32 %tmp_9, %p_src_rows_V_read_3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %or_cond_i427_i = and i1 %tmp_11, %rev

]]></Node>
<StgValue><ssdm name="or_cond_i427_i"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_9, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %p_assign_9 = select i1 %tmp_76, i32 0, i32 %p_neg397_i

]]></Node>
<StgValue><ssdm name="p_assign_9"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %p_assign_8_1 = add i32 -2, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_8_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %rev8 = xor i1 %tmp_77, true

]]></Node>
<StgValue><ssdm name="rev8"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_331_1 = icmp slt i32 %p_assign_8_1, %p_src_rows_V_read_3

]]></Node>
<StgValue><ssdm name="tmp_331_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %or_cond_i427_i_1 = and i1 %tmp_331_1, %rev8

]]></Node>
<StgValue><ssdm name="or_cond_i427_i_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %p_assign_9_1 = select i1 %tmp_78, i32 0, i32 %p_neg397_i

]]></Node>
<StgValue><ssdm name="p_assign_9_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %p_assign_8_2 = add i32 -3, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_8_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %rev9 = xor i1 %tmp_79, true

]]></Node>
<StgValue><ssdm name="rev9"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_331_2 = icmp slt i32 %p_assign_8_2, %p_src_rows_V_read_3

]]></Node>
<StgValue><ssdm name="tmp_331_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:27  %or_cond_i427_i_2 = and i1 %tmp_331_2, %rev9

]]></Node>
<StgValue><ssdm name="or_cond_i427_i_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %p_assign_9_2 = select i1 %tmp_80, i32 0, i32 %p_neg397_i

]]></Node>
<StgValue><ssdm name="p_assign_9_2"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %p_assign_8_3 = add i32 -4, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_8_3"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:32  %rev10 = xor i1 %tmp_81, true

]]></Node>
<StgValue><ssdm name="rev10"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_331_3 = icmp slt i32 %p_assign_8_3, %p_src_rows_V_read_3

]]></Node>
<StgValue><ssdm name="tmp_331_3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:34  %or_cond_i427_i_3 = and i1 %tmp_331_3, %rev10

]]></Node>
<StgValue><ssdm name="or_cond_i427_i_3"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %p_assign_9_3 = select i1 %tmp_82, i32 0, i32 %p_neg397_i

]]></Node>
<StgValue><ssdm name="p_assign_9_3"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %p_assign_8_4 = add i32 -5, %t_V

]]></Node>
<StgValue><ssdm name="p_assign_8_4"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:38  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %rev11 = xor i1 %tmp_83, true

]]></Node>
<StgValue><ssdm name="rev11"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_331_4 = icmp slt i32 %p_assign_8_4, %p_src_rows_V_read_3

]]></Node>
<StgValue><ssdm name="tmp_331_4"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:41  %or_cond_i427_i_4 = and i1 %tmp_331_4, %rev11

]]></Node>
<StgValue><ssdm name="or_cond_i427_i_4"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_8_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:43  %p_assign_9_4 = select i1 %tmp_84, i32 0, i32 %p_neg397_i

]]></Node>
<StgValue><ssdm name="p_assign_9_4"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:44  %y_2 = select i1 %or_cond_i427_i, i32 %tmp_9, i32 %p_assign_9

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %row_assign_s = sub i32 %p_neg397_i, %y_2

]]></Node>
<StgValue><ssdm name="row_assign_s"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="32">
<![CDATA[
:46  %tmp_85 = trunc i32 %row_assign_s to i3

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:47  %y_2_1 = select i1 %or_cond_i427_i_1, i32 %p_assign_8_1, i32 %p_assign_9_1

]]></Node>
<StgValue><ssdm name="y_2_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %row_assign_14_1 = sub i32 %p_neg397_i, %y_2_1

]]></Node>
<StgValue><ssdm name="row_assign_14_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="32">
<![CDATA[
:49  %tmp_86 = trunc i32 %row_assign_14_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:50  %y_2_2 = select i1 %or_cond_i427_i_2, i32 %p_assign_8_2, i32 %p_assign_9_2

]]></Node>
<StgValue><ssdm name="y_2_2"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %row_assign_14_2 = sub i32 %p_neg397_i, %y_2_2

]]></Node>
<StgValue><ssdm name="row_assign_14_2"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="32">
<![CDATA[
:52  %tmp_87 = trunc i32 %row_assign_14_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %y_2_3 = select i1 %or_cond_i427_i_3, i32 %p_assign_8_3, i32 %p_assign_9_3

]]></Node>
<StgValue><ssdm name="y_2_3"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %row_assign_14_3 = sub i32 %p_neg397_i, %y_2_3

]]></Node>
<StgValue><ssdm name="row_assign_14_3"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="32">
<![CDATA[
:55  %tmp_88 = trunc i32 %row_assign_14_3 to i3

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %y_2_4 = select i1 %or_cond_i427_i_4, i32 %p_assign_8_4, i32 %p_assign_9_4

]]></Node>
<StgValue><ssdm name="y_2_4"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  %row_assign_14_4 = sub i32 %p_neg397_i, %y_2_4

]]></Node>
<StgValue><ssdm name="row_assign_14_4"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="32">
<![CDATA[
:58  %tmp_89 = trunc i32 %row_assign_14_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond393_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:59  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond393_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0">
<![CDATA[
filter<0, 27, ap_int<8>, int, 256, 256, 5, 5>.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %t_V_7 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge417.i ]

]]></Node>
<StgValue><ssdm name="t_V_7"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond392_i = icmp eq i32 %t_V_7, %tmp_s

]]></Node>
<StgValue><ssdm name="exitcond392_i"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 260, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j_V = add i32 %t_V_7, 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond392_i, label %5, label %.critedge.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.i_ifconv:8  %tmp_90 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %t_V_7, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
.critedge.i_ifconv:9  %icmp = icmp ne i30 %tmp_90, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.i_ifconv:11  %ImagLoc_x = add i32 -2, %t_V_7

]]></Node>
<StgValue><ssdm name="ImagLoc_x"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.i_ifconv:12  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:13  %rev12 = xor i1 %tmp_91, true

]]></Node>
<StgValue><ssdm name="rev12"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.i_ifconv:14  %tmp_16 = icmp slt i32 %ImagLoc_x, %p_src_cols_V_read_3

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:15  %or_cond_i_i = and i1 %tmp_16, %rev12

]]></Node>
<StgValue><ssdm name="or_cond_i_i"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.i_ifconv:16  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.i_ifconv:17  %p_assign_1 = select i1 %tmp_92, i32 0, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="p_assign_1"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.i_ifconv:18  %x = select i1 %or_cond_i_i, i32 %ImagLoc_x, i32 %p_assign_1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.i_ifconv:19  %col_assign_2 = sub i32 %tmp_2, %x

]]></Node>
<StgValue><ssdm name="col_assign_2"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.i_ifconv:20  %brmerge = or i1 %tmp_16, %tmp_274_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="32">
<![CDATA[
.critedge.i_ifconv:21  %tmp_18 = zext i32 %x to i64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:22  %k_buf_0_val_5_addr = getelementptr [256 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_addr"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:23  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="3" op_0_bw="32">
<![CDATA[
.critedge.i_ifconv:24  %tmp_93 = trunc i32 %col_assign_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:27  %k_buf_0_val_6_addr = getelementptr [256 x i8]* %k_buf_0_val_6, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="k_buf_0_val_6_addr"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:28  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_6_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:31  %k_buf_0_val_7_addr = getelementptr [256 x i8]* %k_buf_0_val_7, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7_addr"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:32  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7_load"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:35  %k_buf_0_val_8_addr = getelementptr [256 x i8]* %k_buf_0_val_8, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8_addr"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:36  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8_load"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.i_ifconv:39  %k_buf_0_val_9_addr = getelementptr [256 x i8]* %k_buf_0_val_9, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_addr"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:40  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_load"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i_ifconv:43  br i1 %or_cond_i_i, label %3, label %._crit_edge410.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_4, label %4, label %borderInterpolate.exit426.i.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
borderInterpolate.exit426.i.0:1  br i1 %tmp_7, label %"operator().exit468.i.0", label %._crit_edge412.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge412.i.2:0  br i1 %tmp_304_3, label %"operator().exit468.i.3", label %._crit_edge412.i.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge412.i.3:0  br i1 %tmp_304_4, label %"operator().exit468.i.4", label %._crit_edge412.i.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge412.i.4:0  br label %._crit_edge410.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
<literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_3, label %.preheader394.i.preheader.0, label %._crit_edge410.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge410.i_ifconv:10  %or_cond_i = and i1 %tmp_4, %icmp

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge410.i_ifconv:11  br i1 %or_cond_i, label %"apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv", label %._crit_edge417.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:0  %right_border_buf_0_5 = load i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name="right_border_buf_0_5"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:1  %right_border_buf_0_6 = load i8* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name="right_border_buf_0_6"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:2  %right_border_buf_0_7 = load i8* %right_border_buf_0_2

]]></Node>
<StgValue><ssdm name="right_border_buf_0_7"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:3  %right_border_buf_0_8 = load i8* %right_border_buf_0_3

]]></Node>
<StgValue><ssdm name="right_border_buf_0_8"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:4  %right_border_buf_0_9 = load i8* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name="right_border_buf_0_9"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge.i_ifconv:5  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.i_ifconv:6  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.critedge.i_ifconv:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.critedge.i_ifconv:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:23  %k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_5_load"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
.critedge.i_ifconv:25  %tmp_50 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_5, i8 undef, i8 undef, i8 undef, i8 undef, i3 %tmp_93)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:26  %col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_50

]]></Node>
<StgValue><ssdm name="col_buf_0_val_0_0"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:28  %k_buf_0_val_6_load = load i8* %k_buf_0_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_6_load"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
.critedge.i_ifconv:29  %tmp_51 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_9, i8 undef, i8 undef, i8 undef, i8 undef, i3 %tmp_93)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:30  %col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_6_load, i8 %tmp_51

]]></Node>
<StgValue><ssdm name="col_buf_0_val_1_0"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:32  %k_buf_0_val_7_load = load i8* %k_buf_0_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_7_load"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
.critedge.i_ifconv:33  %tmp_52 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_8, i8 undef, i8 undef, i8 undef, i8 undef, i3 %tmp_93)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:34  %col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_7_load, i8 %tmp_52

]]></Node>
<StgValue><ssdm name="col_buf_0_val_2_0"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:36  %k_buf_0_val_8_load = load i8* %k_buf_0_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_8_load"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
.critedge.i_ifconv:37  %tmp_53 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_7, i8 undef, i8 undef, i8 undef, i8 undef, i3 %tmp_93)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:38  %col_buf_0_val_3_0 = select i1 %brmerge, i8 %k_buf_0_val_8_load, i8 %tmp_53

]]></Node>
<StgValue><ssdm name="col_buf_0_val_3_0"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8">
<![CDATA[
.critedge.i_ifconv:40  %k_buf_0_val_9_load = load i8* %k_buf_0_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name="k_buf_0_val_9_load"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="brmerge" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
.critedge.i_ifconv:41  %tmp_54 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %right_border_buf_0_6, i8 undef, i8 undef, i8 undef, i8 undef, i3 %tmp_93)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.critedge.i_ifconv:42  %col_buf_0_val_4_0 = select i1 %brmerge, i8 %k_buf_0_val_9_load, i8 %tmp_54

]]></Node>
<StgValue><ssdm name="col_buf_0_val_4_0"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
borderInterpolate.exit426.i.0:0  %tmp_98 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit468.i.0:0  store i8 %tmp_98, i8* %k_buf_0_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit468.i.0:1  store i8 %tmp_98, i8* %k_buf_0_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit468.i.0:2  store i8 %tmp_98, i8* %k_buf_0_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
operator().exit468.i.0:3  br label %._crit_edge412.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_304_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit468.i.3:0  store i8 %tmp_98, i8* %k_buf_0_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_304_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
operator().exit468.i.3:1  br label %._crit_edge412.i.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_304_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator().exit468.i.4:0  store i8 %tmp_98, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_304_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
operator().exit468.i.4:1  br label %._crit_edge412.i.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader394.i.preheader.0:0  store i8 %k_buf_0_val_8_load, i8* %k_buf_0_val_9_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader394.i.preheader.0:1  store i8 %k_buf_0_val_7_load, i8* %k_buf_0_val_8_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader394.i.preheader.0:2  store i8 %k_buf_0_val_6_load, i8* %k_buf_0_val_7_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader394.i.preheader.0:3  store i8 %k_buf_0_val_5_load, i8* %k_buf_0_val_6_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader394.i.preheader.0:4  %tmp_95 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader394.i.preheader.0:5  store i8 %tmp_95, i8* %k_buf_0_val_5_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader394.i.preheader.0:6  store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader394.i.preheader.0:7  store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader394.i.preheader.0:8  store i8 %col_buf_0_val_3_0, i8* %right_border_buf_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader394.i.preheader.0:9  store i8 %col_buf_0_val_4_0, i8* %right_border_buf_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader394.i.preheader.0:10  store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="or_cond_i_i" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.preheader394.i.preheader.0:11  br label %._crit_edge410.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge410.i_ifconv:0  %tmp_55 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %tmp_85)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge410.i_ifconv:1  %src_kernel_win_0_va_20 = select i1 %tmp_8, i8 %tmp_55, i8 %col_buf_0_val_0_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_20"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge410.i_ifconv:2  %tmp_56 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %tmp_86)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge410.i_ifconv:3  %src_kernel_win_0_va_21 = select i1 %tmp_8, i8 %tmp_56, i8 %col_buf_0_val_1_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_21"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge410.i_ifconv:4  %tmp_57 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %tmp_87)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge410.i_ifconv:5  %src_kernel_win_0_va_22 = select i1 %tmp_8, i8 %tmp_57, i8 %col_buf_0_val_2_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_22"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge410.i_ifconv:6  %tmp_58 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %tmp_88)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge410.i_ifconv:7  %src_kernel_win_0_va_23 = select i1 %tmp_8, i8 %tmp_58, i8 %col_buf_0_val_3_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_23"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="3">
<![CDATA[
._crit_edge410.i_ifconv:8  %tmp_59 = call i8 @_ssdm_op_Mux.ap_auto.5i8.i3(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i8 %col_buf_0_val_3_0, i8 %col_buf_0_val_4_0, i3 %tmp_89)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge410.i_ifconv:9  %src_kernel_win_0_va_24 = select i1 %tmp_8, i8 %tmp_59, i8 %col_buf_0_val_4_0

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_24"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:11  %src_kernel_win_0_va_36 = load i8* %src_kernel_win_0_va_12

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_36"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:12  %src_kernel_win_0_va_37 = load i8* %src_kernel_win_0_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_37"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:13  %src_kernel_win_0_va_38 = load i8* %src_kernel_win_0_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_38"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:14  %src_kernel_win_0_va_39 = load i8* %src_kernel_win_0_va_15

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_39"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:38  %OP1_V_1_cast = zext i8 %src_kernel_win_0_va_39 to i11

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:39  %r_V_8_1 = mul i11 %OP2_V_1_cast, %OP1_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_1"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:52  %OP1_V_1_2_cast = zext i8 %src_kernel_win_0_va_37 to i13

]]></Node>
<StgValue><ssdm name="OP1_V_1_2_cast"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:53  %r_V_8_1_2 = mul i13 %OP2_V_1_2_cast, %OP1_V_1_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_1_2"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:54  %tmp_350_1_2_cast_cas = sext i13 %r_V_8_1_2 to i14

]]></Node>
<StgValue><ssdm name="tmp_350_1_2_cast_cas"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:55  %OP1_V_1_3_cast = zext i8 %src_kernel_win_0_va_36 to i13

]]></Node>
<StgValue><ssdm name="OP1_V_1_3_cast"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:56  %r_V_8_1_3 = mul i13 %OP2_V_1_3_cast, %OP1_V_1_3_cast

]]></Node>
<StgValue><ssdm name="r_V_8_1_3"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:57  %tmp_350_1_3_cast_cas = sext i13 %r_V_8_1_3 to i14

]]></Node>
<StgValue><ssdm name="tmp_350_1_3_cast_cas"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:58  %tmp9 = add i14 %tmp_350_1_3_cast_cas, %tmp_350_1_2_cast_cas

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:9  %src_kernel_win_0_va_53 = load i8* %src_kernel_win_0_va_12

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_53"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:10  %src_kernel_win_0_va_54 = load i8* %src_kernel_win_0_va_13

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_54"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:11  %src_kernel_win_0_va_55 = load i8* %src_kernel_win_0_va_14

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_55"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:20  store i8 %src_kernel_win_0_va_55, i8* %src_kernel_win_0_va_15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:21  store i8 %src_kernel_win_0_va_54, i8* %src_kernel_win_0_va_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:22  store i8 %src_kernel_win_0_va_53, i8* %src_kernel_win_0_va_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:23  store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:0  %src_kernel_win_0_va_25 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_25"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:1  %src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_26"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:2  %src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_27"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:3  %src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_28"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:4  %src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_29"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:5  %src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_30"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:6  %src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_31"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:7  %src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_7

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_32"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:15  %src_kernel_win_0_va_40 = load i8* %src_kernel_win_0_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_40"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:16  %src_kernel_win_0_va_41 = load i8* %src_kernel_win_0_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_41"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:17  %src_kernel_win_0_va_42 = load i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_42"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:18  %src_kernel_win_0_va_43 = load i8* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_43"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:19  %OP1_V_0_cast = zext i8 %src_kernel_win_0_va_43 to i9

]]></Node>
<StgValue><ssdm name="OP1_V_0_cast"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:20  %r_V_8 = sub i9 0, %OP1_V_0_cast

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="9">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:21  %tmp_350_0_cast = sext i9 %r_V_8 to i12

]]></Node>
<StgValue><ssdm name="tmp_350_0_cast"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:22  %OP1_V_0_1_cast = zext i8 %src_kernel_win_0_va_42 to i11

]]></Node>
<StgValue><ssdm name="OP1_V_0_1_cast"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:23  %r_V_8_0_1 = mul i11 %OP2_V_0_1_cast, %OP1_V_0_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_0_1"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="11">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:24  %tmp_350_0_1_cast = sext i11 %r_V_8_0_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_350_0_1_cast"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:25  %p_Val2_19_0_1 = add i12 %tmp_350_0_cast, %tmp_350_0_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="13" op_0_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:26  %p_Val2_19_0_1_cast = sext i12 %p_Val2_19_0_1 to i13

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_1_cast"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:27  %OP1_V_0_2_cast = zext i8 %src_kernel_win_0_va_41 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_0_2_cast"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:28  %r_V_8_0_2 = mul i12 %OP2_V_0_2_cast, %OP1_V_0_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_0_2"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="13" op_0_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:29  %tmp_350_0_2_cast = sext i12 %r_V_8_0_2 to i13

]]></Node>
<StgValue><ssdm name="tmp_350_0_2_cast"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:30  %p_Val2_19_0_2 = add i13 %p_Val2_19_0_1_cast, %tmp_350_0_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_2"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:31  %p_Val2_19_0_2_cast = sext i13 %p_Val2_19_0_2 to i14

]]></Node>
<StgValue><ssdm name="p_Val2_19_0_2_cast"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:32  %OP1_V_0_3_cast = zext i8 %src_kernel_win_0_va_40 to i11

]]></Node>
<StgValue><ssdm name="OP1_V_0_3_cast"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:33  %r_V_8_0_3 = mul i11 %OP2_V_0_3_cast, %OP1_V_0_3_cast

]]></Node>
<StgValue><ssdm name="r_V_8_0_3"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="11">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:34  %tmp_350_0_3_cast_cas = sext i11 %r_V_8_0_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_350_0_3_cast_cas"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:35  %OP1_V_0_4_cast = zext i8 %src_kernel_win_0_va_24 to i10

]]></Node>
<StgValue><ssdm name="OP1_V_0_4_cast"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:36  %r_V_8_0_4 = mul i10 %OP2_V_0_4_cast, %OP1_V_0_4_cast

]]></Node>
<StgValue><ssdm name="r_V_8_0_4"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="10">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:37  %tmp_350_0_4_cast_cas = sext i10 %r_V_8_0_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_350_0_4_cast_cas"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="11">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:40  %tmp_350_1_cast_cast_s = sext i11 %r_V_8_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_350_1_cast_cast_s"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:41  %p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %src_kernel_win_0_va_38, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="11">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:42  %p_shl_cast = zext i11 %p_shl to i12

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:43  %r_V_8_1_1 = sub i12 0, %p_shl_cast

]]></Node>
<StgValue><ssdm name="r_V_8_1_1"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="14" op_0_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:44  %tmp_350_1_1_cast_cas = sext i12 %r_V_8_1_1 to i14

]]></Node>
<StgValue><ssdm name="tmp_350_1_1_cast_cas"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:45  %tmp6 = add i14 %tmp_350_1_1_cast_cas, %p_Val2_19_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:46  %tmp8 = add i12 %tmp_350_0_4_cast_cas, %tmp_350_1_cast_cast_s

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:47  %tmp8_cast = sext i12 %tmp8 to i13

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:48  %tmp7 = add i13 %tmp_350_0_3_cast_cas, %tmp8_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:49  %tmp7_cast = sext i13 %tmp7 to i14

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:50  %p_Val2_19_1_1 = add i14 %tmp6, %tmp7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:77  %OP1_V_2_4_cast = zext i8 %src_kernel_win_0_va_22 to i13

]]></Node>
<StgValue><ssdm name="OP1_V_2_4_cast"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:78  %r_V_8_2_4 = mul i13 %OP2_V_2_4_cast, %OP1_V_2_4_cast

]]></Node>
<StgValue><ssdm name="r_V_8_2_4"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:79  %tmp_350_2_4_cast_cas = zext i13 %r_V_8_2_4 to i14

]]></Node>
<StgValue><ssdm name="tmp_350_2_4_cast_cas"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:80  %OP1_V_3_cast = zext i8 %src_kernel_win_0_va_32 to i11

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:81  %r_V_8_3 = mul i11 %OP2_V_3_cast, %OP1_V_3_cast

]]></Node>
<StgValue><ssdm name="r_V_8_3"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="13" op_0_bw="11">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:82  %tmp_350_3_cast_cast_s = sext i11 %r_V_8_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_350_3_cast_cast_s"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:86  %OP1_V_3_2_cast = zext i8 %src_kernel_win_0_va_30 to i13

]]></Node>
<StgValue><ssdm name="OP1_V_3_2_cast"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:87  %r_V_8_3_2 = mul i13 %OP2_V_3_2_cast, %OP1_V_3_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_3_2"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:88  %r_V_8_3_3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %src_kernel_win_0_va_29, i3 0)

]]></Node>
<StgValue><ssdm name="r_V_8_3_3"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="13" op_0_bw="11">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:89  %tmp_350_3_cast_cast = zext i11 %r_V_8_3_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_350_3_cast_cast"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:90  %OP1_V_3_4_cast = zext i8 %src_kernel_win_0_va_21 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_3_4_cast"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:91  %r_V_8_3_4 = mul i12 %OP2_V_3_4_cast, %OP1_V_3_4_cast

]]></Node>
<StgValue><ssdm name="r_V_8_3_4"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:92  %OP1_V_4_cast = zext i8 %src_kernel_win_0_va_28 to i10

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:93  %r_V_8_4 = mul i10 %OP2_V_4_cast, %OP1_V_4_cast

]]></Node>
<StgValue><ssdm name="r_V_8_4"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:94  %OP1_V_4_1_cast = zext i8 %src_kernel_win_0_va_27 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_4_1_cast"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:95  %r_V_8_4_1 = mul i12 %OP2_V_4_1_cast, %OP1_V_4_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_4_1"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="13" op_0_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:96  %tmp_350_4_1_cast_cas = sext i12 %r_V_8_4_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_350_4_1_cast_cas"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:97  %OP1_V_4_2_cast = zext i8 %src_kernel_win_0_va_26 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_4_2_cast"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:98  %r_V_8_4_2 = mul i12 %OP2_V_4_2_cast, %OP1_V_4_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_4_2"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:99  %OP1_V_4_3_cast = zext i8 %src_kernel_win_0_va_25 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_4_3_cast"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:100  %r_V_8_4_3 = mul i12 %OP2_V_4_3_cast, %OP1_V_4_3_cast

]]></Node>
<StgValue><ssdm name="r_V_8_4_3"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:101  %tmp_350_4_4_cast_cas = zext i8 %src_kernel_win_0_va_20 to i10

]]></Node>
<StgValue><ssdm name="tmp_350_4_4_cast_cas"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:105  %tmp15 = add i13 %tmp_350_4_1_cast_cas, %r_V_8_3_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:106  %tmp37_cast = sext i13 %tmp15 to i14

]]></Node>
<StgValue><ssdm name="tmp37_cast"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:107  %tmp16 = add i14 %tmp_350_2_4_cast_cas, %tmp37_cast

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:110  %tmp18 = add i12 %r_V_8_4_2, %r_V_8_4_3

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:111  %tmp19 = add i12 %r_V_8_3_4, %tmp18

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:112  %tmp39_cast = zext i12 %tmp19 to i14

]]></Node>
<StgValue><ssdm name="tmp39_cast"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:113  %tmp20 = add i13 %tmp_350_3_cast_cast, %tmp_350_3_cast_cast_s

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:114  %tmp21 = add i10 %tmp_350_4_4_cast_cas, %r_V_8_4

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="13" op_0_bw="10">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:115  %tmp43_cast = sext i10 %tmp21 to i13

]]></Node>
<StgValue><ssdm name="tmp43_cast"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:116  %tmp22 = add i13 %tmp20, %tmp43_cast

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:117  %tmp41_cast = sext i13 %tmp22 to i14

]]></Node>
<StgValue><ssdm name="tmp41_cast"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:118  %tmp23 = add i14 %tmp39_cast, %tmp41_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:0  %src_kernel_win_0_va_44 = load i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_44"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:1  %src_kernel_win_0_va_45 = load i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_45"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:2  %src_kernel_win_0_va_46 = load i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_46"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:3  %src_kernel_win_0_va_47 = load i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_47"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:4  %src_kernel_win_0_va_48 = load i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_48"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:5  %src_kernel_win_0_va_49 = load i8* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_49"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:12  %src_kernel_win_0_va_56 = load i8* %src_kernel_win_0_va_16

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_56"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:13  %src_kernel_win_0_va_57 = load i8* %src_kernel_win_0_va_17

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_57"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:14  %src_kernel_win_0_va_58 = load i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_58"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:16  store i8 %src_kernel_win_0_va_58, i8* %src_kernel_win_0_va_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:17  store i8 %src_kernel_win_0_va_57, i8* %src_kernel_win_0_va_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:18  store i8 %src_kernel_win_0_va_56, i8* %src_kernel_win_0_va_17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:19  store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:28  store i8 %src_kernel_win_0_va_49, i8* %src_kernel_win_0_va_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:29  store i8 %src_kernel_win_0_va_48, i8* %src_kernel_win_0_va_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:30  store i8 %src_kernel_win_0_va_47, i8* %src_kernel_win_0_va_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:31  store i8 %src_kernel_win_0_va_21, i8* %src_kernel_win_0_va_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:32  store i8 %src_kernel_win_0_va_46, i8* %src_kernel_win_0_va_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:33  store i8 %src_kernel_win_0_va_45, i8* %src_kernel_win_0_va_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:34  store i8 %src_kernel_win_0_va_44, i8* %src_kernel_win_0_va_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:35  store i8 %src_kernel_win_0_va_20, i8* %src_kernel_win_0_va

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:8  %src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_33"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:9  %src_kernel_win_0_va_34 = load i8* %src_kernel_win_0_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_34"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:10  %src_kernel_win_0_va_35 = load i8* %src_kernel_win_0_va_11

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_35"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="15" op_0_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:51  %p_Val2_19_1_1_cast = sext i14 %p_Val2_19_1_1 to i15

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_1_cast"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="15" op_0_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:59  %tmp9_cast = sext i14 %tmp9 to i15

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:60  %p_Val2_19_1_3 = add i15 %p_Val2_19_1_1_cast, %tmp9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_19_1_3"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:61  %OP1_V_1_4_cast = zext i8 %src_kernel_win_0_va_23 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_1_4_cast"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:62  %r_V_8_1_4 = mul i12 %OP2_V_1_4_cast, %OP1_V_1_4_cast

]]></Node>
<StgValue><ssdm name="r_V_8_1_4"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:63  %OP1_V_2_cast = zext i8 %src_kernel_win_0_va_35 to i12

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:64  %r_V_8_2 = mul i12 %OP2_V_2_cast, %OP1_V_2_cast

]]></Node>
<StgValue><ssdm name="r_V_8_2"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:65  %OP1_V_2_1_cast = zext i8 %src_kernel_win_0_va_34 to i14

]]></Node>
<StgValue><ssdm name="OP1_V_2_1_cast"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:66  %r_V_8_2_1 = mul i14 %OP2_V_2_1_cast, %OP1_V_2_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_2_1"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:67  %r_V_8_2_1_cast_cast = sext i14 %r_V_8_2_1 to i15

]]></Node>
<StgValue><ssdm name="r_V_8_2_1_cast_cast"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:68  %tmp11 = add i15 %r_V_8_2_1_cast_cast, %p_Val2_19_1_3

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="15">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:69  %tmp11_cast = sext i15 %tmp11 to i16

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:70  %tmp12 = add i12 %r_V_8_1_4, %r_V_8_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:71  %tmp12_cast = sext i12 %tmp12 to i16

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="15" op_0_bw="12">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:72  %tmp_60 = sext i12 %tmp12 to i15

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:73  %p_Val2_19_2_2 = add i16 %tmp11_cast, %tmp12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_19_2_2"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:74  %OP1_V_2_3_cast = zext i8 %src_kernel_win_0_va_33 to i14

]]></Node>
<StgValue><ssdm name="OP1_V_2_3_cast"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:75  %r_V_8_2_3 = mul i14 %OP2_V_2_3_cast, %OP1_V_2_3_cast

]]></Node>
<StgValue><ssdm name="r_V_8_2_3"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:76  %tmp_61 = add i15 %tmp_60, %tmp11

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="13" op_0_bw="8">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:83  %OP1_V_3_1_cast = zext i8 %src_kernel_win_0_va_31 to i13

]]></Node>
<StgValue><ssdm name="OP1_V_3_1_cast"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:84  %r_V_8_3_1 = mul i13 %OP2_V_3_1_cast, %OP1_V_3_1_cast

]]></Node>
<StgValue><ssdm name="r_V_8_3_1"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="13">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:85  %tmp_350_3_1_cast_cas = sext i13 %r_V_8_3_1 to i14

]]></Node>
<StgValue><ssdm name="tmp_350_3_1_cast_cas"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:102  %tmp13 = add i14 %tmp_350_3_1_cast_cas, %r_V_8_2_3

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:103  %tmp35_cast = sext i14 %tmp13 to i16

]]></Node>
<StgValue><ssdm name="tmp35_cast"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:104  %tmp14 = add i16 %p_Val2_19_2_2, %tmp35_cast

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:108  %tmp36_cast = sext i14 %tmp16 to i16

]]></Node>
<StgValue><ssdm name="tmp36_cast"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:109  %tmp17 = add i16 %tmp14, %tmp36_cast

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:119  %tmp38_cast = sext i14 %tmp23 to i16

]]></Node>
<StgValue><ssdm name="tmp38_cast"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:120  %p_Val2_s = add i16 %tmp17, %tmp38_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:121  %isneg = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:122  %tmp46_cast = sext i14 %tmp13 to i15

]]></Node>
<StgValue><ssdm name="tmp46_cast"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:123  %tmp24 = add i15 %tmp_61, %tmp46_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="15" op_0_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:124  %tmp47_cast = sext i14 %tmp16 to i15

]]></Node>
<StgValue><ssdm name="tmp47_cast"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:125  %tmp25 = add i15 %tmp24, %tmp47_cast

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="15" op_0_bw="14">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:126  %tmp49_cast = sext i14 %tmp23 to i15

]]></Node>
<StgValue><ssdm name="tmp49_cast"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:127  %p_Val2_6 = add i15 %tmp25, %tmp49_cast

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:128  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 14)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:6  %src_kernel_win_0_va_50 = load i8* %src_kernel_win_0_va_8

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_50"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:7  %src_kernel_win_0_va_51 = load i8* %src_kernel_win_0_va_9

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_51"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge417.i:8  %src_kernel_win_0_va_52 = load i8* %src_kernel_win_0_va_10

]]></Node>
<StgValue><ssdm name="src_kernel_win_0_va_52"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge417.i:15  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:24  store i8 %src_kernel_win_0_va_52, i8* %src_kernel_win_0_va_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:25  store i8 %src_kernel_win_0_va_51, i8* %src_kernel_win_0_va_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:26  store i8 %src_kernel_win_0_va_50, i8* %src_kernel_win_0_va_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge417.i:27  store i8 %src_kernel_win_0_va_22, i8* %src_kernel_win_0_va_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond392_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge417.i:36  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="415" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:129  %tmp_2_i_i = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:130  %tmp_26 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:131  %underflow = and i1 %isneg, %tmp_26

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:132  %brmerge_i_i_i_i = xor i1 %isneg, %newsignbit

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_i"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:133  %underflow_not_i_i = or i1 %newsignbit, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="underflow_not_i_i"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:134  %p_Val2_9 = select i1 %brmerge_i_i_i_i, i15 16383, i15 %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:135  %p_Val2_7_i_i = select i1 %underflow, i15 -16384, i15 %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_7_i_i"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:136  %tmp_V = select i1 %underflow_not_i_i, i15 %p_Val2_9, i15 %p_Val2_7_i_i

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="15">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:137  call void @_ssdm_op_Write.ap_fifo.volatile.i15P(i15* %p_dst_data_stream_V_V, i15 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
apply<unsigned char, ap_int<15>, ap_int<8>, 5, 5>.exit.i_ifconv:138  br label %._crit_edge417.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
