{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 07:45:58 2016 " "Info: Processing started: Fri Mar 11 07:45:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Part2 -c Part2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Part2 -c Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 232 168 336 248 "CLK" "" } { 360 504 528 372 "CLK" "" } { 360 680 704 372 "CLK" "" } { 360 864 888 372 "CLK" "" } { 360 1048 1072 372 "CLK" "" } { 736 496 520 748 "CLK" "" } { 736 672 696 748 "CLK" "" } { 736 856 880 748 "CLK" "" } { 736 1040 1064 748 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register inst40 register inst31 45.66 MHz 21.9 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 45.66 MHz between source register \"inst40\" and destination register \"inst31\" (period= 21.9 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.400 ns + Longest register register " "Info: + Longest register to register delay is 17.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst40 1 REG LC1 88 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1; Fanout = 88; REG Node = 'inst40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst40 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 696 880 944 776 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(3.900 ns) 6.500 ns MUX_41a:inst35\|Y~9 2 COMB SEXP53 2 " "Info: 2: + IC(2.600 ns) + CELL(3.900 ns) = 6.500 ns; Loc. = SEXP53; Fanout = 2; COMB Node = 'MUX_41a:inst35\|Y~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { inst40 MUX_41a:inst35|Y~9 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 7.700 ns MUX_41a:inst27\|Y~33 3 COMB LC55 1 " "Info: 3: + IC(0.000 ns) + CELL(1.200 ns) = 7.700 ns; Loc. = LC55; Fanout = 1; COMB Node = 'MUX_41a:inst27\|Y~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { MUX_41a:inst35|Y~9 MUX_41a:inst27|Y~33 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 11.900 ns MUX_41a:inst27\|Y~17 4 COMB LC56 1 " "Info: 4: + IC(0.000 ns) + CELL(4.200 ns) = 11.900 ns; Loc. = LC56; Fanout = 1; COMB Node = 'MUX_41a:inst27\|Y~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { MUX_41a:inst27|Y~33 MUX_41a:inst27|Y~17 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 17.400 ns inst31 5 REG LC19 91 " "Info: 5: + IC(2.300 ns) + CELL(3.200 ns) = 17.400 ns; Loc. = LC19; Fanout = 91; REG Node = 'inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { MUX_41a:inst27|Y~17 inst31 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 704 768 400 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.500 ns ( 71.84 % ) " "Info: Total cell delay = 12.500 ns ( 71.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 28.16 % ) " "Info: Total interconnect delay = 4.900 ns ( 28.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { inst40 MUX_41a:inst35|Y~9 MUX_41a:inst27|Y~33 MUX_41a:inst27|Y~17 inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { inst40 {} MUX_41a:inst35|Y~9 {} MUX_41a:inst27|Y~33 {} MUX_41a:inst27|Y~17 {} inst31 {} } { 0.000ns 2.600ns 0.000ns 0.000ns 2.300ns } { 0.000ns 3.900ns 1.200ns 4.200ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.300 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLK 1 CLK PIN_41 8 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_41; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 232 168 336 248 "CLK" "" } { 360 504 528 372 "CLK" "" } { 360 680 704 372 "CLK" "" } { 360 864 888 372 "CLK" "" } { 360 1048 1072 372 "CLK" "" } { 736 496 520 748 "CLK" "" } { 736 672 696 748 "CLK" "" } { 736 856 880 748 "CLK" "" } { 736 1040 1064 748 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 6.300 ns inst31 2 REG LC19 91 " "Info: 2: + IC(2.400 ns) + CELL(2.500 ns) = 6.300 ns; Loc. = LC19; Fanout = 91; REG Node = 'inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { CLK inst31 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 704 768 400 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 61.90 % ) " "Info: Total cell delay = 3.900 ns ( 61.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 38.10 % ) " "Info: Total interconnect delay = 2.400 ns ( 38.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CLK inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { CLK {} CLK~out {} inst31 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.300 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLK 1 CLK PIN_41 8 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_41; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 232 168 336 248 "CLK" "" } { 360 504 528 372 "CLK" "" } { 360 680 704 372 "CLK" "" } { 360 864 888 372 "CLK" "" } { 360 1048 1072 372 "CLK" "" } { 736 496 520 748 "CLK" "" } { 736 672 696 748 "CLK" "" } { 736 856 880 748 "CLK" "" } { 736 1040 1064 748 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 6.300 ns inst40 2 REG LC1 88 " "Info: 2: + IC(2.400 ns) + CELL(2.500 ns) = 6.300 ns; Loc. = LC1; Fanout = 88; REG Node = 'inst40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { CLK inst40 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 696 880 944 776 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 61.90 % ) " "Info: Total cell delay = 3.900 ns ( 61.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 38.10 % ) " "Info: Total interconnect delay = 2.400 ns ( 38.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CLK inst40 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { CLK {} CLK~out {} inst40 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CLK inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { CLK {} CLK~out {} inst31 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CLK inst40 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { CLK {} CLK~out {} inst40 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 696 880 944 776 "inst40" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 704 768 400 "inst31" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { inst40 MUX_41a:inst35|Y~9 MUX_41a:inst27|Y~33 MUX_41a:inst27|Y~17 inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { inst40 {} MUX_41a:inst35|Y~9 {} MUX_41a:inst27|Y~33 {} MUX_41a:inst27|Y~17 {} inst31 {} } { 0.000ns 2.600ns 0.000ns 0.000ns 2.300ns } { 0.000ns 3.900ns 1.200ns 4.200ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CLK inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { CLK {} CLK~out {} inst31 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CLK inst40 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { CLK {} CLK~out {} inst40 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst31 MSA1 CLK 13.300 ns register " "Info: tsu for register \"inst31\" (data pin = \"MSA1\", clock pin = \"CLK\") is 13.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.700 ns + Longest pin register " "Info: + Longest pin to register delay is 16.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns MSA1 1 PIN PIN_28 60 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_28; Fanout = 60; PIN Node = 'MSA1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSA1 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 152 168 336 168 "MSA1" "" } { 136 472 512 152 "MSA1" "" } { 136 648 688 152 "MSA1" "" } { 136 832 872 152 "MSA1" "" } { 136 1016 1056 152 "MSA1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.200 ns) 5.200 ns MUX_41a:inst27\|Y~22 2 COMB LC53 1 " "Info: 2: + IC(2.600 ns) + CELL(1.200 ns) = 5.200 ns; Loc. = LC53; Fanout = 1; COMB Node = 'MUX_41a:inst27\|Y~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { MSA1 MUX_41a:inst27|Y~22 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 6.100 ns MUX_41a:inst27\|Y~27 3 COMB LC54 1 " "Info: 3: + IC(0.000 ns) + CELL(0.900 ns) = 6.100 ns; Loc. = LC54; Fanout = 1; COMB Node = 'MUX_41a:inst27\|Y~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { MUX_41a:inst27|Y~22 MUX_41a:inst27|Y~27 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 7.000 ns MUX_41a:inst27\|Y~33 4 COMB LC55 1 " "Info: 4: + IC(0.000 ns) + CELL(0.900 ns) = 7.000 ns; Loc. = LC55; Fanout = 1; COMB Node = 'MUX_41a:inst27\|Y~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { MUX_41a:inst27|Y~27 MUX_41a:inst27|Y~33 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 11.200 ns MUX_41a:inst27\|Y~17 5 COMB LC56 1 " "Info: 5: + IC(0.000 ns) + CELL(4.200 ns) = 11.200 ns; Loc. = LC56; Fanout = 1; COMB Node = 'MUX_41a:inst27\|Y~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { MUX_41a:inst27|Y~33 MUX_41a:inst27|Y~17 } "NODE_NAME" } } { "MUX41.vhd" "" { Text "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/MUX41.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 16.700 ns inst31 6 REG LC19 91 " "Info: 6: + IC(2.300 ns) + CELL(3.200 ns) = 16.700 ns; Loc. = LC19; Fanout = 91; REG Node = 'inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { MUX_41a:inst27|Y~17 inst31 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 704 768 400 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.800 ns ( 70.66 % ) " "Info: Total cell delay = 11.800 ns ( 70.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 29.34 % ) " "Info: Total interconnect delay = 4.900 ns ( 29.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { MSA1 MUX_41a:inst27|Y~22 MUX_41a:inst27|Y~27 MUX_41a:inst27|Y~33 MUX_41a:inst27|Y~17 inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { MSA1 {} MSA1~out {} MUX_41a:inst27|Y~22 {} MUX_41a:inst27|Y~27 {} MUX_41a:inst27|Y~33 {} MUX_41a:inst27|Y~17 {} inst31 {} } { 0.000ns 0.000ns 2.600ns 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 1.200ns 0.900ns 0.900ns 4.200ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 704 768 400 "inst31" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.300 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLK 1 CLK PIN_41 8 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_41; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 232 168 336 248 "CLK" "" } { 360 504 528 372 "CLK" "" } { 360 680 704 372 "CLK" "" } { 360 864 888 372 "CLK" "" } { 360 1048 1072 372 "CLK" "" } { 736 496 520 748 "CLK" "" } { 736 672 696 748 "CLK" "" } { 736 856 880 748 "CLK" "" } { 736 1040 1064 748 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 6.300 ns inst31 2 REG LC19 91 " "Info: 2: + IC(2.400 ns) + CELL(2.500 ns) = 6.300 ns; Loc. = LC19; Fanout = 91; REG Node = 'inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { CLK inst31 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 704 768 400 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 61.90 % ) " "Info: Total cell delay = 3.900 ns ( 61.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 38.10 % ) " "Info: Total interconnect delay = 2.400 ns ( 38.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CLK inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { CLK {} CLK~out {} inst31 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { MSA1 MUX_41a:inst27|Y~22 MUX_41a:inst27|Y~27 MUX_41a:inst27|Y~33 MUX_41a:inst27|Y~17 inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { MSA1 {} MSA1~out {} MUX_41a:inst27|Y~22 {} MUX_41a:inst27|Y~27 {} MUX_41a:inst27|Y~33 {} MUX_41a:inst27|Y~17 {} inst31 {} } { 0.000ns 0.000ns 2.600ns 0.000ns 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 1.200ns 0.900ns 0.900ns 4.200ns 3.200ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CLK inst31 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { CLK {} CLK~out {} inst31 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 2.500ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK O3 inst32 25.400 ns register " "Info: tco from clock \"CLK\" to destination pin \"O3\" through register \"inst32\" is 25.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.300 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLK 1 CLK PIN_41 8 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_41; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 232 168 336 248 "CLK" "" } { 360 504 528 372 "CLK" "" } { 360 680 704 372 "CLK" "" } { 360 864 888 372 "CLK" "" } { 360 1048 1072 372 "CLK" "" } { 736 496 520 748 "CLK" "" } { 736 672 696 748 "CLK" "" } { 736 856 880 748 "CLK" "" } { 736 1040 1064 748 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 6.300 ns inst32 2 REG LC20 94 " "Info: 2: + IC(2.400 ns) + CELL(2.500 ns) = 6.300 ns; Loc. = LC20; Fanout = 94; REG Node = 'inst32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { CLK inst32 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 888 952 400 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 61.90 % ) " "Info: Total cell delay = 3.900 ns ( 61.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 38.10 % ) " "Info: Total interconnect delay = 2.400 ns ( 38.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CLK inst32 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { CLK {} CLK~out {} inst32 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 888 952 400 "inst32" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.500 ns + Longest register pin " "Info: + Longest register to pin delay is 17.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst32 1 REG LC20 94 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC20; Fanout = 94; REG Node = 'inst32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst32 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 320 888 952 400 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.200 ns) 3.800 ns 74151:inst59\|p74151:sub\|23~73 2 COMB LC44 1 " "Info: 2: + IC(2.600 ns) + CELL(1.200 ns) = 3.800 ns; Loc. = LC44; Fanout = 1; COMB Node = '74151:inst59\|p74151:sub\|23~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { inst32 74151:inst59|p74151:sub|23~73 } "NODE_NAME" } } { "p74151.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/p74151.bdf" { { 432 608 672 568 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 4.700 ns 74151:inst59\|p74151:sub\|23~72 3 COMB LC45 1 " "Info: 3: + IC(0.000 ns) + CELL(0.900 ns) = 4.700 ns; Loc. = LC45; Fanout = 1; COMB Node = '74151:inst59\|p74151:sub\|23~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { 74151:inst59|p74151:sub|23~73 74151:inst59|p74151:sub|23~72 } "NODE_NAME" } } { "p74151.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/p74151.bdf" { { 432 608 672 568 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 8.900 ns 74151:inst59\|p74151:sub\|23~26sexpand0bal 4 COMB LC46 1 " "Info: 4: + IC(0.000 ns) + CELL(4.200 ns) = 8.900 ns; Loc. = LC46; Fanout = 1; COMB Node = '74151:inst59\|p74151:sub\|23~26sexpand0bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { 74151:inst59|p74151:sub|23~72 74151:inst59|p74151:sub|23~26sexpand0bal } "NODE_NAME" } } { "p74151.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/p74151.bdf" { { 432 608 672 568 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 15.700 ns 74151:inst59\|p74151:sub\|23~50 5 COMB LC4 1 " "Info: 5: + IC(2.300 ns) + CELL(4.500 ns) = 15.700 ns; Loc. = LC4; Fanout = 1; COMB Node = '74151:inst59\|p74151:sub\|23~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { 74151:inst59|p74151:sub|23~26sexpand0bal 74151:inst59|p74151:sub|23~50 } "NODE_NAME" } } { "p74151.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/p74151.bdf" { { 432 608 672 568 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 17.500 ns O3 6 PIN PIN_9 0 " "Info: 6: + IC(0.000 ns) + CELL(1.800 ns) = 17.500 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'O3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { 74151:inst59|p74151:sub|23~50 O3 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 312 176 352 328 "O3" "" } { 168 472 512 184 "O3" "" } { 544 464 504 560 "O3" "" } { 416 1400 1432 432 "O3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.600 ns ( 72.00 % ) " "Info: Total cell delay = 12.600 ns ( 72.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 28.00 % ) " "Info: Total interconnect delay = 4.900 ns ( 28.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.500 ns" { inst32 74151:inst59|p74151:sub|23~73 74151:inst59|p74151:sub|23~72 74151:inst59|p74151:sub|23~26sexpand0bal 74151:inst59|p74151:sub|23~50 O3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.500 ns" { inst32 {} 74151:inst59|p74151:sub|23~73 {} 74151:inst59|p74151:sub|23~72 {} 74151:inst59|p74151:sub|23~26sexpand0bal {} 74151:inst59|p74151:sub|23~50 {} O3 {} } { 0.000ns 2.600ns 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 1.200ns 0.900ns 4.200ns 4.500ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CLK inst32 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { CLK {} CLK~out {} inst32 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.500 ns" { inst32 74151:inst59|p74151:sub|23~73 74151:inst59|p74151:sub|23~72 74151:inst59|p74151:sub|23~26sexpand0bal 74151:inst59|p74151:sub|23~50 O3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.500 ns" { inst32 {} 74151:inst59|p74151:sub|23~73 {} 74151:inst59|p74151:sub|23~72 {} 74151:inst59|p74151:sub|23~26sexpand0bal {} 74151:inst59|p74151:sub|23~50 {} O3 {} } { 0.000ns 2.600ns 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 1.200ns 0.900ns 4.200ns 4.500ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "MSC0 O3 18.900 ns Longest " "Info: Longest tpd from source pin \"MSC0\" to destination pin \"O3\" is 18.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns MSC0 1 PIN PIN_39 135 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_39; Fanout = 135; PIN Node = 'MSC0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSC0 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 248 -8 160 264 "MSC0" "" } { 376 1224 1280 388 "MSC0" "" } { 376 1464 1520 388 "MSC0" "" } { 648 1224 1280 660 "MSC0" "" } { 648 1480 1536 660 "MSC0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.200 ns) 5.200 ns 74151:inst59\|p74151:sub\|23~73 2 COMB LC44 1 " "Info: 2: + IC(2.600 ns) + CELL(1.200 ns) = 5.200 ns; Loc. = LC44; Fanout = 1; COMB Node = '74151:inst59\|p74151:sub\|23~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { MSC0 74151:inst59|p74151:sub|23~73 } "NODE_NAME" } } { "p74151.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/p74151.bdf" { { 432 608 672 568 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 6.100 ns 74151:inst59\|p74151:sub\|23~72 3 COMB LC45 1 " "Info: 3: + IC(0.000 ns) + CELL(0.900 ns) = 6.100 ns; Loc. = LC45; Fanout = 1; COMB Node = '74151:inst59\|p74151:sub\|23~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { 74151:inst59|p74151:sub|23~73 74151:inst59|p74151:sub|23~72 } "NODE_NAME" } } { "p74151.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/p74151.bdf" { { 432 608 672 568 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.200 ns) 10.300 ns 74151:inst59\|p74151:sub\|23~26sexpand0bal 4 COMB LC46 1 " "Info: 4: + IC(0.000 ns) + CELL(4.200 ns) = 10.300 ns; Loc. = LC46; Fanout = 1; COMB Node = '74151:inst59\|p74151:sub\|23~26sexpand0bal'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { 74151:inst59|p74151:sub|23~72 74151:inst59|p74151:sub|23~26sexpand0bal } "NODE_NAME" } } { "p74151.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/p74151.bdf" { { 432 608 672 568 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(4.500 ns) 17.100 ns 74151:inst59\|p74151:sub\|23~50 5 COMB LC4 1 " "Info: 5: + IC(2.300 ns) + CELL(4.500 ns) = 17.100 ns; Loc. = LC4; Fanout = 1; COMB Node = '74151:inst59\|p74151:sub\|23~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { 74151:inst59|p74151:sub|23~26sexpand0bal 74151:inst59|p74151:sub|23~50 } "NODE_NAME" } } { "p74151.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/p74151.bdf" { { 432 608 672 568 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 18.900 ns O3 6 PIN PIN_9 0 " "Info: 6: + IC(0.000 ns) + CELL(1.800 ns) = 18.900 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'O3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { 74151:inst59|p74151:sub|23~50 O3 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 312 176 352 328 "O3" "" } { 168 472 512 184 "O3" "" } { 544 464 504 560 "O3" "" } { 416 1400 1432 432 "O3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 74.07 % ) " "Info: Total cell delay = 14.000 ns ( 74.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.900 ns ( 25.93 % ) " "Info: Total interconnect delay = 4.900 ns ( 25.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.900 ns" { MSC0 74151:inst59|p74151:sub|23~73 74151:inst59|p74151:sub|23~72 74151:inst59|p74151:sub|23~26sexpand0bal 74151:inst59|p74151:sub|23~50 O3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.900 ns" { MSC0 {} MSC0~out {} 74151:inst59|p74151:sub|23~73 {} 74151:inst59|p74151:sub|23~72 {} 74151:inst59|p74151:sub|23~26sexpand0bal {} 74151:inst59|p74151:sub|23~50 {} O3 {} } { 0.000ns 0.000ns 2.600ns 0.000ns 0.000ns 2.300ns 0.000ns } { 0.000ns 1.400ns 1.200ns 0.900ns 4.200ns 4.500ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst38 I3 CLK 0.700 ns register " "Info: th for register \"inst38\" (data pin = \"I3\", clock pin = \"CLK\") is 0.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.300 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns CLK 1 CLK PIN_41 8 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_41; Fanout = 8; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 232 168 336 248 "CLK" "" } { 360 504 528 372 "CLK" "" } { 360 680 704 372 "CLK" "" } { 360 864 888 372 "CLK" "" } { 360 1048 1072 372 "CLK" "" } { 736 496 520 748 "CLK" "" } { 736 672 696 748 "CLK" "" } { 736 856 880 748 "CLK" "" } { 736 1040 1064 748 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(2.500 ns) 6.300 ns inst38 2 REG LC25 72 " "Info: 2: + IC(2.400 ns) + CELL(2.500 ns) = 6.300 ns; Loc. = LC25; Fanout = 72; REG Node = 'inst38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { CLK inst38 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 696 520 584 776 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 61.90 % ) " "Info: Total cell delay = 3.900 ns ( 61.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 38.10 % ) " "Info: Total interconnect delay = 2.400 ns ( 38.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CLK inst38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { CLK {} CLK~out {} inst38 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 696 520 584 776 "inst38" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns I3 1 PIN PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'I3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 152 -8 160 168 "I3" "" } { 216 472 512 232 "I3" "" } { 592 464 504 608 "I3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(3.200 ns) 6.900 ns inst38 2 REG LC25 72 " "Info: 2: + IC(2.300 ns) + CELL(3.200 ns) = 6.900 ns; Loc. = LC25; Fanout = 72; REG Node = 'inst38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { I3 inst38 } "NODE_NAME" } } { "Part2.bdf" "" { Schematic "C:/Users/Mitch/Classes/Spring 2016/EEL 3701_Digital Logic/Lab 6/Part 2/Part2.bdf" { { 696 520 584 776 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 66.67 % ) " "Info: Total cell delay = 4.600 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.300 ns ( 33.33 % ) " "Info: Total interconnect delay = 2.300 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { I3 inst38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { I3 {} I3~out {} inst38 {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { CLK inst38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { CLK {} CLK~out {} inst38 {} } { 0.000ns 0.000ns 2.400ns } { 0.000ns 1.400ns 2.500ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { I3 inst38 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { I3 {} I3~out {} inst38 {} } { 0.000ns 0.000ns 2.300ns } { 0.000ns 1.400ns 3.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 07:45:58 2016 " "Info: Processing ended: Fri Mar 11 07:45:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
