<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5058" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5058{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5058{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5058{left:126px;bottom:68px;letter-spacing:0.09px;}
#t4_5058{left:69px;bottom:1089px;letter-spacing:0.1px;}
#t5_5058{left:217px;bottom:1089px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6_5058{left:69px;bottom:1076px;letter-spacing:0.1px;}
#t7_5058{left:200px;bottom:1076px;letter-spacing:0.09px;word-spacing:0.01px;}
#t8_5058{left:69px;bottom:1062px;letter-spacing:0.1px;}
#t9_5058{left:217px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.01px;}
#ta_5058{left:69px;bottom:1048px;letter-spacing:0.1px;}
#tb_5058{left:242px;bottom:1048px;letter-spacing:0.1px;}
#tc_5058{left:69px;bottom:1034px;letter-spacing:0.09px;}
#td_5058{left:195px;bottom:1034px;letter-spacing:0.09px;}
#te_5058{left:124px;bottom:1021px;letter-spacing:0.1px;word-spacing:0.01px;}
#tf_5058{left:69px;bottom:1007px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tg_5058{left:242px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#th_5058{left:69px;bottom:993px;letter-spacing:0.1px;}
#ti_5058{left:169px;bottom:993px;letter-spacing:0.09px;word-spacing:0.01px;}
#tj_5058{left:69px;bottom:979px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tk_5058{left:225px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#tl_5058{left:69px;bottom:966px;letter-spacing:0.1px;}
#tm_5058{left:169px;bottom:966px;letter-spacing:0.09px;word-spacing:0.01px;}
#tn_5058{left:69px;bottom:952px;letter-spacing:0.09px;word-spacing:-0.02px;}
#to_5058{left:281px;bottom:952px;letter-spacing:0.09px;word-spacing:0.1px;}
#tp_5058{left:69px;bottom:938px;letter-spacing:0.1px;}
#tq_5058{left:175px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#tr_5058{left:69px;bottom:924px;letter-spacing:0.09px;}
#ts_5058{left:154px;bottom:924px;letter-spacing:0.1px;word-spacing:-0.09px;}
#tt_5058{left:69px;bottom:911px;letter-spacing:0.1px;}
#tu_5058{left:87px;bottom:897px;letter-spacing:0.09px;}
#tv_5058{left:184px;bottom:897px;letter-spacing:0.1px;word-spacing:0.01px;}
#tw_5058{left:87px;bottom:883px;letter-spacing:0.09px;}
#tx_5058{left:158px;bottom:883px;letter-spacing:0.1px;word-spacing:0.01px;}
#ty_5058{left:87px;bottom:869px;letter-spacing:0.12px;}
#tz_5058{left:269px;bottom:869px;letter-spacing:0.09px;word-spacing:0.1px;}
#t10_5058{left:87px;bottom:856px;letter-spacing:0.1px;}
#t11_5058{left:181px;bottom:856px;letter-spacing:0.1px;word-spacing:0.01px;}
#t12_5058{left:87px;bottom:842px;letter-spacing:0.1px;}
#t13_5058{left:126px;bottom:842px;letter-spacing:0.1px;}
#t14_5058{left:87px;bottom:828px;letter-spacing:0.09px;}
#t15_5058{left:192px;bottom:828px;letter-spacing:0.1px;word-spacing:0.1px;}
#t16_5058{left:87px;bottom:814px;letter-spacing:0.08px;word-spacing:0.01px;}
#t17_5058{left:130px;bottom:814px;letter-spacing:0.09px;word-spacing:0.01px;}
#t18_5058{left:87px;bottom:801px;letter-spacing:0.09px;word-spacing:0.01px;}
#t19_5058{left:131px;bottom:801px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1a_5058{left:69px;bottom:787px;letter-spacing:0.1px;}
#t1b_5058{left:217px;bottom:787px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1c_5058{left:69px;bottom:773px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t1d_5058{left:236px;bottom:773px;letter-spacing:0.1px;}
#t1e_5058{left:69px;bottom:759px;letter-spacing:0.13px;}
#t1f_5058{left:87px;bottom:746px;letter-spacing:0.09px;}
#t1g_5058{left:158px;bottom:746px;letter-spacing:0.09px;}
#t1h_5058{left:87px;bottom:732px;letter-spacing:0.09px;}
#t1i_5058{left:128px;bottom:732px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1j_5058{left:87px;bottom:718px;letter-spacing:0.08px;}
#t1k_5058{left:198px;bottom:718px;letter-spacing:0.1px;}
#t1l_5058{left:87px;bottom:704px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1m_5058{left:208px;bottom:704px;letter-spacing:0.09px;word-spacing:0.1px;}
#t1n_5058{left:87px;bottom:691px;letter-spacing:0.09px;}
#t1o_5058{left:207px;bottom:691px;letter-spacing:0.1px;}
#t1p_5058{left:69px;bottom:677px;letter-spacing:0.11px;}
#t1q_5058{left:87px;bottom:663px;letter-spacing:0.1px;}
#t1r_5058{left:211px;bottom:663px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1s_5058{left:69px;bottom:649px;letter-spacing:0.13px;}
#t1t_5058{left:87px;bottom:636px;letter-spacing:0.1px;}
#t1u_5058{left:203px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1v_5058{left:106px;bottom:622px;letter-spacing:0.1px;}
#t1w_5058{left:69px;bottom:608px;letter-spacing:0.09px;}
#t1x_5058{left:273px;bottom:608px;letter-spacing:0.1px;}
#t1y_5058{left:69px;bottom:594px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1z_5058{left:87px;bottom:581px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t20_5058{left:197px;bottom:581px;letter-spacing:0.09px;word-spacing:0.01px;}
#t21_5058{left:69px;bottom:567px;letter-spacing:0.1px;}
#t22_5058{left:87px;bottom:553px;letter-spacing:0.1px;}
#t23_5058{left:200px;bottom:553px;letter-spacing:0.1px;word-spacing:0.01px;}
#t24_5058{left:69px;bottom:539px;letter-spacing:0.09px;}
#t25_5058{left:127px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t26_5058{left:69px;bottom:526px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t27_5058{left:87px;bottom:512px;letter-spacing:0.12px;}
#t28_5058{left:191px;bottom:512px;letter-spacing:0.09px;word-spacing:0.01px;}
#t29_5058{left:106px;bottom:498px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2a_5058{left:69px;bottom:484px;letter-spacing:0.1px;}
#t2b_5058{left:131px;bottom:484px;letter-spacing:0.09px;}
#t2c_5058{left:69px;bottom:471px;letter-spacing:0.09px;word-spacing:-0.55px;}
#t2d_5058{left:255px;bottom:471px;letter-spacing:0.09px;word-spacing:-0.61px;}
#t2e_5058{left:69px;bottom:457px;letter-spacing:0.09px;}
#t2f_5058{left:69px;bottom:443px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2g_5058{left:119px;bottom:443px;letter-spacing:0.1px;}
#t2h_5058{left:69px;bottom:429px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2i_5058{left:87px;bottom:416px;letter-spacing:0.1px;}
#t2j_5058{left:317px;bottom:416px;letter-spacing:0.1px;}
#t2k_5058{left:87px;bottom:402px;letter-spacing:0.1px;}
#t2l_5058{left:268px;bottom:402px;letter-spacing:0.1px;}
#t2m_5058{left:87px;bottom:388px;letter-spacing:0.09px;}
#t2n_5058{left:402px;bottom:388px;}
#t2o_5058{left:106px;bottom:374px;letter-spacing:0.1px;}
#t2p_5058{left:87px;bottom:361px;letter-spacing:0.12px;word-spacing:-0.12px;}
#t2q_5058{left:117px;bottom:361px;letter-spacing:0.1px;}
#t2r_5058{left:87px;bottom:347px;letter-spacing:0.1px;}
#t2s_5058{left:207px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2t_5058{left:87px;bottom:333px;letter-spacing:0.09px;}
#t2u_5058{left:164px;bottom:333px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2v_5058{left:87px;bottom:319px;letter-spacing:0.1px;}
#t2w_5058{left:134px;bottom:319px;letter-spacing:0.1px;}
#t2x_5058{left:69px;bottom:306px;letter-spacing:0.09px;}
#t2y_5058{left:87px;bottom:292px;letter-spacing:0.09px;}
#t2z_5058{left:158px;bottom:292px;letter-spacing:0.09px;}
#t30_5058{left:87px;bottom:278px;letter-spacing:0.09px;}
#t31_5058{left:262px;bottom:278px;letter-spacing:0.08px;word-spacing:0.01px;}
#t32_5058{left:69px;bottom:264px;letter-spacing:0.09px;}
#t33_5058{left:87px;bottom:251px;letter-spacing:0.09px;}
#t34_5058{left:158px;bottom:251px;letter-spacing:0.1px;}
#t35_5058{left:87px;bottom:237px;letter-spacing:0.09px;}
#t36_5058{left:287px;bottom:237px;letter-spacing:0.1px;}
#t37_5058{left:69px;bottom:223px;letter-spacing:0.1px;}
#t38_5058{left:198px;bottom:223px;letter-spacing:0.09px;word-spacing:0.01px;}
#t39_5058{left:69px;bottom:209px;letter-spacing:0.09px;}
#t3a_5058{left:87px;bottom:196px;letter-spacing:0.09px;word-spacing:-0.18px;}
#t3b_5058{left:191px;bottom:196px;letter-spacing:0.09px;word-spacing:-0.18px;}
#t3c_5058{left:106px;bottom:182px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3d_5058{left:69px;bottom:168px;letter-spacing:0.09px;}
#t3e_5058{left:257px;bottom:168px;letter-spacing:0.1px;}
#t3f_5058{left:69px;bottom:154px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t3g_5058{left:87px;bottom:141px;letter-spacing:0.09px;}
#t3h_5058{left:191px;bottom:141px;letter-spacing:0.09px;}
#t3i_5058{left:106px;bottom:127px;letter-spacing:0.1px;}
#t3j_5058{left:69px;bottom:113px;letter-spacing:0.09px;}
#t3k_5058{left:490px;bottom:1089px;letter-spacing:0.09px;}
#t3l_5058{left:612px;bottom:1089px;letter-spacing:0.1px;}
#t3m_5058{left:490px;bottom:1076px;letter-spacing:0.09px;}
#t3n_5058{left:612px;bottom:1076px;letter-spacing:0.09px;}
#t3o_5058{left:490px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3p_5058{left:553px;bottom:1062px;letter-spacing:0.1px;}
#t3q_5058{left:490px;bottom:1048px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3r_5058{left:633px;bottom:1048px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t3s_5058{left:490px;bottom:1034px;letter-spacing:0.09px;}
#t3t_5058{left:561px;bottom:1034px;letter-spacing:0.09px;}
#t3u_5058{left:490px;bottom:1021px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t3v_5058{left:574px;bottom:1021px;letter-spacing:0.1px;}
#t3w_5058{left:490px;bottom:1007px;letter-spacing:0.1px;}
#t3x_5058{left:547px;bottom:1007px;letter-spacing:0.1px;}
#t3y_5058{left:490px;bottom:993px;letter-spacing:0.09px;}
#t3z_5058{left:506px;bottom:993px;letter-spacing:0.09px;word-spacing:0.1px;}
#t40_5058{left:490px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#t41_5058{left:575px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#t42_5058{left:490px;bottom:966px;letter-spacing:0.09px;}
#t43_5058{left:613px;bottom:966px;letter-spacing:0.1px;}
#t44_5058{left:490px;bottom:952px;letter-spacing:0.1px;}
#t45_5058{left:604px;bottom:952px;letter-spacing:0.09px;word-spacing:0.1px;}
#t46_5058{left:490px;bottom:938px;letter-spacing:0.09px;}
#t47_5058{left:624px;bottom:938px;letter-spacing:0.09px;word-spacing:0.01px;}
#t48_5058{left:490px;bottom:924px;letter-spacing:0.1px;word-spacing:0.01px;}
#t49_5058{left:557px;bottom:924px;letter-spacing:0.1px;}
#t4a_5058{left:490px;bottom:911px;letter-spacing:0.08px;}
#t4b_5058{left:637px;bottom:911px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4c_5058{left:490px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4d_5058{left:596px;bottom:897px;letter-spacing:0.1px;}
#t4e_5058{left:490px;bottom:883px;letter-spacing:0.09px;}
#t4f_5058{left:600px;bottom:883px;letter-spacing:0.1px;}
#t4g_5058{left:490px;bottom:869px;letter-spacing:0.09px;}
#t4h_5058{left:572px;bottom:869px;letter-spacing:0.1px;}
#t4i_5058{left:490px;bottom:856px;letter-spacing:0.1px;}
#t4j_5058{left:557px;bottom:856px;letter-spacing:0.09px;word-spacing:0.1px;}
#t4k_5058{left:490px;bottom:842px;letter-spacing:0.09px;}
#t4l_5058{left:626px;bottom:842px;letter-spacing:0.09px;}
#t4m_5058{left:490px;bottom:828px;letter-spacing:0.09px;}
#t4n_5058{left:605px;bottom:828px;letter-spacing:0.09px;}
#t4o_5058{left:490px;bottom:814px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4p_5058{left:629px;bottom:814px;letter-spacing:0.09px;word-spacing:0.05px;}
#t4q_5058{left:490px;bottom:801px;letter-spacing:0.07px;word-spacing:0.01px;}
#t4r_5058{left:533px;bottom:801px;letter-spacing:0.1px;}
#t4s_5058{left:490px;bottom:787px;letter-spacing:0.09px;}
#t4t_5058{left:615px;bottom:787px;letter-spacing:0.1px;}
#t4u_5058{left:490px;bottom:773px;letter-spacing:0.09px;}
#t4v_5058{left:666px;bottom:773px;letter-spacing:0.1px;}
#t4w_5058{left:490px;bottom:759px;letter-spacing:0.08px;}
#t4x_5058{left:606px;bottom:759px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4y_5058{left:490px;bottom:746px;letter-spacing:0.09px;}
#t4z_5058{left:655px;bottom:746px;letter-spacing:0.1px;}
#t50_5058{left:490px;bottom:732px;letter-spacing:0.09px;}
#t51_5058{left:614px;bottom:732px;letter-spacing:0.1px;}
#t52_5058{left:490px;bottom:718px;letter-spacing:0.1px;}
#t53_5058{left:654px;bottom:718px;letter-spacing:0.1px;}
#t54_5058{left:490px;bottom:704px;letter-spacing:0.1px;}
#t55_5058{left:584px;bottom:704px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t56_5058{left:490px;bottom:691px;letter-spacing:0.08px;word-spacing:0.01px;}
#t57_5058{left:586px;bottom:691px;letter-spacing:0.1px;word-spacing:0.09px;}
#t58_5058{left:490px;bottom:677px;letter-spacing:0.09px;}
#t59_5058{left:556px;bottom:677px;letter-spacing:0.1px;}
#t5a_5058{left:490px;bottom:663px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t5b_5058{left:706px;bottom:663px;letter-spacing:0.1px;}
#t5c_5058{left:490px;bottom:649px;letter-spacing:0.1px;}
#t5d_5058{left:615px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5e_5058{left:472px;bottom:636px;letter-spacing:0.09px;}
#t5f_5058{left:490px;bottom:622px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t5g_5058{left:554px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5h_5058{left:490px;bottom:608px;letter-spacing:0.08px;word-spacing:0.01px;}
#t5i_5058{left:537px;bottom:608px;letter-spacing:0.1px;}
#t5j_5058{left:490px;bottom:594px;letter-spacing:0.08px;}
#t5k_5058{left:637px;bottom:594px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5l_5058{left:490px;bottom:581px;letter-spacing:0.09px;}
#t5m_5058{left:552px;bottom:581px;letter-spacing:0.09px;}
#t5n_5058{left:472px;bottom:567px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t5o_5058{left:490px;bottom:553px;letter-spacing:0.09px;}
#t5p_5058{left:623px;bottom:553px;letter-spacing:0.1px;}
#t5q_5058{left:490px;bottom:539px;letter-spacing:0.1px;}
#t5r_5058{left:523px;bottom:539px;letter-spacing:0.1px;}
#t5s_5058{left:472px;bottom:526px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t5t_5058{left:640px;bottom:526px;letter-spacing:0.1px;}
#t5u_5058{left:472px;bottom:512px;letter-spacing:0.11px;}
#t5v_5058{left:490px;bottom:498px;letter-spacing:0.09px;}
#t5w_5058{left:535px;bottom:498px;letter-spacing:0.1px;}
#t5x_5058{left:490px;bottom:484px;letter-spacing:0.11px;}
#t5y_5058{left:666px;bottom:484px;letter-spacing:0.1px;}
#t5z_5058{left:490px;bottom:471px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t60_5058{left:682px;bottom:471px;letter-spacing:0.1px;}
#t61_5058{left:490px;bottom:457px;letter-spacing:0.09px;word-spacing:0.01px;}
#t62_5058{left:618px;bottom:457px;letter-spacing:0.08px;word-spacing:0.04px;}
#t63_5058{left:508px;bottom:443px;letter-spacing:0.09px;word-spacing:0.01px;}
#t64_5058{left:490px;bottom:429px;letter-spacing:0.11px;}
#t65_5058{left:549px;bottom:429px;letter-spacing:0.09px;word-spacing:0.01px;}
#t66_5058{left:472px;bottom:416px;letter-spacing:0.09px;}
#t67_5058{left:717px;bottom:416px;letter-spacing:0.1px;}
#t68_5058{left:472px;bottom:379px;}
#t69_5058{left:472px;bottom:364px;letter-spacing:0.1px;}
#t6a_5058{left:636px;bottom:364px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6b_5058{left:472px;bottom:350px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t6c_5058{left:527px;bottom:336px;letter-spacing:0.1px;}
#t6d_5058{left:647px;bottom:336px;letter-spacing:0.1px;}
#t6e_5058{left:472px;bottom:322px;letter-spacing:0.1px;}
#t6f_5058{left:578px;bottom:322px;letter-spacing:0.1px;}
#t6g_5058{left:472px;bottom:309px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t6h_5058{left:527px;bottom:295px;letter-spacing:0.1px;}
#t6i_5058{left:647px;bottom:295px;letter-spacing:0.1px;}
#t6j_5058{left:472px;bottom:281px;letter-spacing:0.1px;}
#t6k_5058{left:577px;bottom:281px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6l_5058{left:472px;bottom:267px;letter-spacing:0.1px;}
#t6m_5058{left:553px;bottom:267px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6n_5058{left:472px;bottom:254px;letter-spacing:0.09px;}
#t6o_5058{left:490px;bottom:240px;letter-spacing:0.1px;}
#t6p_5058{left:571px;bottom:240px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6q_5058{left:490px;bottom:226px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6r_5058{left:600px;bottom:226px;letter-spacing:0.09px;}
#t6s_5058{left:472px;bottom:212px;letter-spacing:0.1px;}
#t6t_5058{left:490px;bottom:199px;letter-spacing:0.1px;}
#t6u_5058{left:571px;bottom:199px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6v_5058{left:490px;bottom:185px;letter-spacing:0.1px;}
#t6w_5058{left:604px;bottom:185px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6x_5058{left:472px;bottom:171px;letter-spacing:0.1px;}
#t6y_5058{left:622px;bottom:171px;letter-spacing:0.1px;}
#t6z_5058{left:472px;bottom:157px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t70_5058{left:472px;bottom:144px;letter-spacing:0.1px;}
#t71_5058{left:571px;bottom:144px;letter-spacing:0.09px;word-spacing:0.1px;}
#t72_5058{left:472px;bottom:130px;letter-spacing:0.1px;}
#t73_5058{left:612px;bottom:130px;letter-spacing:0.1px;word-spacing:0.01px;}
#t74_5058{left:472px;bottom:116px;letter-spacing:0.11px;}

.s1_5058{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5058{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5058{font-size:12px;font-family:Arial_b5v;color:#000;}
.s4_5058{font-size:15px;font-family:Verdana-Bold_b5u;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5058" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5058Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5058" style="-webkit-user-select: none;"><object width="935" height="1210" data="5058/5058.svg" type="image/svg+xml" id="pdf5058" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5058" class="t s1_5058">INDEX </span>
<span id="t2_5058" class="t s2_5058">Index-34 </span><span id="t3_5058" class="t s2_5058">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5058" class="t s2_5058">Thermal threshold #1 status</span><span id="t5_5058" class="t s3_5058">, Vol.3-15-43, Vol.3-15-46 </span>
<span id="t6_5058" class="t s2_5058">Thermal threshold #2 log</span><span id="t7_5058" class="t s3_5058">, Vol.3-15-43, Vol.3-15-46 </span>
<span id="t8_5058" class="t s2_5058">Thermal threshold #2 status</span><span id="t9_5058" class="t s3_5058">, Vol.3-15-43, Vol.3-15-46 </span>
<span id="ta_5058" class="t s2_5058">THERMTRIP# interrupt enable bit</span><span id="tb_5058" class="t s3_5058">, Vol.3-15-44, Vol.3-15-47 </span>
<span id="tc_5058" class="t s2_5058">thread timeout indicator</span><span id="td_5058" class="t s3_5058">, Vol.3-17-3, Vol.3-17-7, Vol.3-17-10, </span>
<span id="te_5058" class="t s3_5058">Vol.3-17-13, Vol.3-17-15 </span>
<span id="tf_5058" class="t s2_5058">Threshold #1 interrupt enable bit</span><span id="tg_5058" class="t s3_5058">, Vol.3-15-44, Vol.3-15-47 </span>
<span id="th_5058" class="t s2_5058">Threshold #1 value</span><span id="ti_5058" class="t s3_5058">, Vol.3-15-44, Vol.3-15-47 </span>
<span id="tj_5058" class="t s2_5058">Threshold #2 interrupt enable</span><span id="tk_5058" class="t s3_5058">, Vol.3-15-44, Vol.3-15-47 </span>
<span id="tl_5058" class="t s2_5058">Threshold #2 value</span><span id="tm_5058" class="t s3_5058">, Vol.3-15-44, Vol.3-15-47 </span>
<span id="tn_5058" class="t s2_5058">TI (table indicator) flag, segment selector</span><span id="to_5058" class="t s3_5058">, Vol.3-3-7 </span>
<span id="tp_5058" class="t s2_5058">Time Stamp Counter</span><span id="tq_5058" class="t s3_5058">, Vol.2-3-245 </span>
<span id="tr_5058" class="t s2_5058">Timer, local APIC</span><span id="ts_5058" class="t s3_5058">, Vol.3-11-16 </span>
<span id="tt_5058" class="t s2_5058">Time-stamp counter </span>
<span id="tu_5058" class="t s2_5058">counting clockticks</span><span id="tv_5058" class="t s3_5058">, Vol.3-20-139 </span>
<span id="tw_5058" class="t s2_5058">description of</span><span id="tx_5058" class="t s3_5058">, Vol.3-18-42 </span>
<span id="ty_5058" class="t s2_5058">IA32_TIME_STAMP_COUNTER MSR</span><span id="tz_5058" class="t s3_5058">, Vol.3-18-42 </span>
<span id="t10_5058" class="t s2_5058">RDTSC instruction</span><span id="t11_5058" class="t s3_5058">, Vol.3-18-42 </span>
<span id="t12_5058" class="t s2_5058">reading</span><span id="t13_5058" class="t s3_5058">, Vol.3-2-26 </span>
<span id="t14_5058" class="t s2_5058">software drivers for</span><span id="t15_5058" class="t s3_5058">, Vol.3-20-135 </span>
<span id="t16_5058" class="t s2_5058">TSC flag</span><span id="t17_5058" class="t s3_5058">, Vol.3-18-42 </span>
<span id="t18_5058" class="t s2_5058">TSD flag</span><span id="t19_5058" class="t s3_5058">, Vol.3-18-42 </span>
<span id="t1a_5058" class="t s2_5058">Time-stamp counter, reading</span><span id="t1b_5058" class="t s3_5058">, Vol.2-4-550, Vol.2-4-552 </span>
<span id="t1c_5058" class="t s2_5058">TLB entry, invalidating (flushing)</span><span id="t1d_5058" class="t s3_5058">, Vol.2-3-533 </span>
<span id="t1e_5058" class="t s2_5058">TLBs </span>
<span id="t1f_5058" class="t s2_5058">description of</span><span id="t1g_5058" class="t s3_5058">, Vol.3-12-1, Vol.3-12-5 </span>
<span id="t1h_5058" class="t s2_5058">flushing</span><span id="t1i_5058" class="t s3_5058">, Vol.3-12-19 </span>
<span id="t1j_5058" class="t s2_5058">invalidating (flushing)</span><span id="t1k_5058" class="t s3_5058">, Vol.3-2-25 </span>
<span id="t1l_5058" class="t s2_5058">relationship to PGE flag</span><span id="t1m_5058" class="t s3_5058">, Vol.1-23-19 </span>
<span id="t1n_5058" class="t s2_5058">relationship to PSE flag</span><span id="t1o_5058" class="t s3_5058">, Vol.3-12-20 </span>
<span id="t1p_5058" class="t s2_5058">TM1 and TM2 </span>
<span id="t1q_5058" class="t s2_5058">See: thermal monitoring</span><span id="t1r_5058" class="t s3_5058">, Vol.3-15-37 </span>
<span id="t1s_5058" class="t s2_5058">TMR </span>
<span id="t1t_5058" class="t s2_5058">Trigger Mode Register</span><span id="t1u_5058" class="t s3_5058">, Vol.3-11-31, Vol.3-11-39, Vol.3-11-41, </span>
<span id="t1v_5058" class="t s3_5058">Vol.3-11-47 </span>
<span id="t1w_5058" class="t s2_5058">TMR (Trigger Mode Register), local APIC</span><span id="t1x_5058" class="t s3_5058">, Vol.3-11-30 </span>
<span id="t1y_5058" class="t s2_5058">TOP (stack TOP) field </span>
<span id="t1z_5058" class="t s2_5058">x87 FPU status word</span><span id="t20_5058" class="t s3_5058">, Vol.1-8-2, Vol.1-9-9 </span>
<span id="t21_5058" class="t s2_5058">TPR </span>
<span id="t22_5058" class="t s2_5058">Task Priority Register</span><span id="t23_5058" class="t s3_5058">, Vol.3-11-38, Vol.3-11-41 </span>
<span id="t24_5058" class="t s2_5058">TR register</span><span id="t25_5058" class="t s3_5058">, Vol.1-3-6 </span>
<span id="t26_5058" class="t s2_5058">TR (trace message enable) flag </span>
<span id="t27_5058" class="t s2_5058">DEBUGCTLMSR MSR</span><span id="t28_5058" class="t s3_5058">, Vol.3-18-13, Vol.3-18-36, Vol.3-18-38, </span>
<span id="t29_5058" class="t s3_5058">Vol.3-18-39, Vol.3-18-41 </span>
<span id="t2a_5058" class="t s2_5058">Trace cache</span><span id="t2b_5058" class="t s3_5058">, Vol.1-2-9, Vol.3-12-4, Vol.3-12-5 </span>
<span id="t2c_5058" class="t s2_5058">Transcendental instruction accuracy</span><span id="t2d_5058" class="t s3_5058">, Vol.1-8-21, Vol.1-23-8, Vol.1-23-14 </span>
<span id="t2e_5058" class="t s2_5058">Translation lookaside buffer (see TLB) </span>
<span id="t2f_5058" class="t s2_5058">Trap gate</span><span id="t2g_5058" class="t s3_5058">, Vol.1-6-13 </span>
<span id="t2h_5058" class="t s2_5058">Trap gates </span>
<span id="t2i_5058" class="t s2_5058">difference between interrupt and trap gates</span><span id="t2j_5058" class="t s3_5058">, Vol.3-6-17 </span>
<span id="t2k_5058" class="t s2_5058">for 16-bit and 32-bit code modules</span><span id="t2l_5058" class="t s3_5058">, Vol.3-22-1 </span>
<span id="t2m_5058" class="t s2_5058">handling a virtual-8086 mode interrupt or exception through</span><span id="t2n_5058" class="t s3_5058">, </span>
<span id="t2o_5058" class="t s3_5058">Vol.3-21-12 </span>
<span id="t2p_5058" class="t s2_5058">in IDT</span><span id="t2q_5058" class="t s3_5058">, Vol.3-6-10 </span>
<span id="t2r_5058" class="t s2_5058">introduction for IA-32e</span><span id="t2s_5058" class="t s3_5058">, Vol.3-2-4 </span>
<span id="t2t_5058" class="t s2_5058">introduction to</span><span id="t2u_5058" class="t s3_5058">, Vol.3-2-4, Vol.3-2-5 </span>
<span id="t2v_5058" class="t s2_5058">layout of</span><span id="t2w_5058" class="t s3_5058">, Vol.3-6-10 </span>
<span id="t2x_5058" class="t s2_5058">Traps </span>
<span id="t2y_5058" class="t s2_5058">description of</span><span id="t2z_5058" class="t s3_5058">, Vol.3-6-5 </span>
<span id="t30_5058" class="t s2_5058">restarting a program or task after</span><span id="t31_5058" class="t s3_5058">, Vol.3-6-5 </span>
<span id="t32_5058" class="t s2_5058">Truncation </span>
<span id="t33_5058" class="t s2_5058">description of</span><span id="t34_5058" class="t s3_5058">, Vol.1-4-18 </span>
<span id="t35_5058" class="t s2_5058">with SSE-SSE2 conversion instructions</span><span id="t36_5058" class="t s3_5058">, Vol.1-4-18 </span>
<span id="t37_5058" class="t s2_5058">Trusted Platform Module</span><span id="t38_5058" class="t s3_5058">, Vol.1-6-5 </span>
<span id="t39_5058" class="t s2_5058">TS (task switched) flag </span>
<span id="t3a_5058" class="t s2_5058">CR0 control register</span><span id="t3b_5058" class="t s3_5058">, Vol.3-2-15, Vol.3-2-24, Vol.3-6-32, Vol.3-13-1, </span>
<span id="t3c_5058" class="t s3_5058">Vol.1-14-3, Vol.1-14-7 </span>
<span id="t3d_5058" class="t s2_5058">TS (task switched) flag, CR0 register</span><span id="t3e_5058" class="t s3_5058">, Vol.2-3-170 </span>
<span id="t3f_5058" class="t s2_5058">TSD (time-stamp counter disable) flag </span>
<span id="t3g_5058" class="t s2_5058">CR4 control register</span><span id="t3h_5058" class="t s3_5058">, Vol.3-2-17, Vol.3-5-24, Vol.3-18-43, </span>
<span id="t3i_5058" class="t s3_5058">Vol.1-23-18 </span>
<span id="t3j_5058" class="t s2_5058">TSS </span>
<span id="t3k_5058" class="t s2_5058">16-bit TSS, structure of</span><span id="t3l_5058" class="t s3_5058">, Vol.3-8-18 </span>
<span id="t3m_5058" class="t s2_5058">32-bit TSS, structure of</span><span id="t3n_5058" class="t s3_5058">, Vol.3-8-3 </span>
<span id="t3o_5058" class="t s2_5058">64-bit mode</span><span id="t3p_5058" class="t s3_5058">, Vol.3-8-19 </span>
<span id="t3q_5058" class="t s2_5058">CR3 control register (PDBR)</span><span id="t3r_5058" class="t s3_5058">, Vol.3-8-4, Vol.3-8-17 </span>
<span id="t3s_5058" class="t s2_5058">description of</span><span id="t3t_5058" class="t s3_5058">, Vol.3-2-4, Vol.3-2-5, Vol.3-8-1, Vol.3-8-3 </span>
<span id="t3u_5058" class="t s2_5058">EFLAGS register</span><span id="t3v_5058" class="t s3_5058">, Vol.3-8-4 </span>
<span id="t3w_5058" class="t s2_5058">EFLAGS.NT</span><span id="t3x_5058" class="t s3_5058">, Vol.3-8-15 </span>
<span id="t3y_5058" class="t s2_5058">EIP</span><span id="t3z_5058" class="t s3_5058">, Vol.3-8-5 </span>
<span id="t40_5058" class="t s2_5058">executing a task</span><span id="t41_5058" class="t s3_5058">, Vol.3-8-2 </span>
<span id="t42_5058" class="t s2_5058">floating-point save area</span><span id="t43_5058" class="t s3_5058">, Vol.1-23-12 </span>
<span id="t44_5058" class="t s2_5058">format in 64-bit mode</span><span id="t45_5058" class="t s3_5058">, Vol.3-8-19 </span>
<span id="t46_5058" class="t s2_5058">general-purpose registers</span><span id="t47_5058" class="t s3_5058">, Vol.3-8-4 </span>
<span id="t48_5058" class="t s2_5058">IA-32e mode</span><span id="t49_5058" class="t s3_5058">, Vol.3-2-5 </span>
<span id="t4a_5058" class="t s2_5058">initialization for multitasking</span><span id="t4b_5058" class="t s3_5058">, Vol.3-10-10 </span>
<span id="t4c_5058" class="t s2_5058">interrupt stack table</span><span id="t4d_5058" class="t s3_5058">, Vol.3-8-19 </span>
<span id="t4e_5058" class="t s2_5058">invalid TSS exception</span><span id="t4f_5058" class="t s3_5058">, Vol.3-6-36 </span>
<span id="t4g_5058" class="t s2_5058">IRET instruction</span><span id="t4h_5058" class="t s3_5058">, Vol.3-8-15 </span>
<span id="t4i_5058" class="t s2_5058">I/O map base</span><span id="t4j_5058" class="t s3_5058">, Vol.1-19-4 </span>
<span id="t4k_5058" class="t s2_5058">I/O map base address field</span><span id="t4l_5058" class="t s3_5058">, Vol.3-8-5, Vol.1-23-29 </span>
<span id="t4m_5058" class="t s2_5058">I/O permission bit map</span><span id="t4n_5058" class="t s3_5058">, Vol.1-19-4, Vol.3-8-5, Vol.3-8-19 </span>
<span id="t4o_5058" class="t s2_5058">LDT segment selector field</span><span id="t4p_5058" class="t s3_5058">, Vol.3-8-5, Vol.3-8-16 </span>
<span id="t4q_5058" class="t s2_5058">link field</span><span id="t4r_5058" class="t s3_5058">, Vol.3-6-17 </span>
<span id="t4s_5058" class="t s2_5058">order of reads/writes to</span><span id="t4t_5058" class="t s3_5058">, Vol.1-23-29 </span>
<span id="t4u_5058" class="t s2_5058">pointed to by task-gate descriptor</span><span id="t4v_5058" class="t s3_5058">, Vol.3-8-8 </span>
<span id="t4w_5058" class="t s2_5058">previous task link field</span><span id="t4x_5058" class="t s3_5058">, Vol.3-8-5, Vol.3-8-15, Vol.3-8-16 </span>
<span id="t4y_5058" class="t s2_5058">privilege-level 0, 1, and 2 stacks</span><span id="t4z_5058" class="t s3_5058">, Vol.3-5-17 </span>
<span id="t50_5058" class="t s2_5058">referenced by task gate</span><span id="t51_5058" class="t s3_5058">, Vol.3-6-17 </span>
<span id="t52_5058" class="t s2_5058">saving state of EFLAGS register</span><span id="t53_5058" class="t s3_5058">, Vol.1-3-15 </span>
<span id="t54_5058" class="t s2_5058">segment registers</span><span id="t55_5058" class="t s3_5058">, Vol.3-8-4 </span>
<span id="t56_5058" class="t s2_5058">T (debug trap) flag</span><span id="t57_5058" class="t s3_5058">, Vol.3-8-5 </span>
<span id="t58_5058" class="t s2_5058">task register</span><span id="t59_5058" class="t s3_5058">, Vol.3-8-7 </span>
<span id="t5a_5058" class="t s2_5058">using 16-bit TSSs in a 32-bit environment</span><span id="t5b_5058" class="t s3_5058">, Vol.1-23-29 </span>
<span id="t5c_5058" class="t s2_5058">virtual-mode extensions</span><span id="t5d_5058" class="t s3_5058">, Vol.1-23-29 </span>
<span id="t5e_5058" class="t s2_5058">TSS descriptor </span>
<span id="t5f_5058" class="t s2_5058">B (busy) flag</span><span id="t5g_5058" class="t s3_5058">, Vol.3-8-5 </span>
<span id="t5h_5058" class="t s2_5058">busy flag</span><span id="t5i_5058" class="t s3_5058">, Vol.3-8-16 </span>
<span id="t5j_5058" class="t s2_5058">initialization for multitasking</span><span id="t5k_5058" class="t s3_5058">, Vol.3-10-10 </span>
<span id="t5l_5058" class="t s2_5058">structure of</span><span id="t5m_5058" class="t s3_5058">, Vol.3-8-5, Vol.3-8-6 </span>
<span id="t5n_5058" class="t s2_5058">TSS segment selector </span>
<span id="t5o_5058" class="t s2_5058">field, task-gate descriptor</span><span id="t5p_5058" class="t s3_5058">, Vol.3-8-8 </span>
<span id="t5q_5058" class="t s2_5058">writes</span><span id="t5r_5058" class="t s3_5058">, Vol.1-23-29 </span>
<span id="t5s_5058" class="t s2_5058">TSS, relationship to task register</span><span id="t5t_5058" class="t s3_5058">, Vol.2-4-668 </span>
<span id="t5u_5058" class="t s2_5058">Type </span>
<span id="t5v_5058" class="t s2_5058">checking</span><span id="t5w_5058" class="t s3_5058">, Vol.3-5-5 </span>
<span id="t5x_5058" class="t s2_5058">field, IA32_MTRR_DEF_TYPE MSR</span><span id="t5y_5058" class="t s3_5058">, Vol.3-12-22 </span>
<span id="t5z_5058" class="t s2_5058">field, IA32_MTRR_PHYSBASEn MTRR</span><span id="t60_5058" class="t s3_5058">, Vol.3-12-24, Vol.3-12-26 </span>
<span id="t61_5058" class="t s2_5058">field, segment descriptor</span><span id="t62_5058" class="t s3_5058">, Vol.3-3-10, Vol.3-3-12, Vol.3-3-14, </span>
<span id="t63_5058" class="t s3_5058">Vol.3-5-2, Vol.3-5-5 </span>
<span id="t64_5058" class="t s2_5058">of segment</span><span id="t65_5058" class="t s3_5058">, Vol.3-5-5 </span>
<span id="t66_5058" class="t s2_5058">TZCNT - Count the Number of Trailing Zero Bits</span><span id="t67_5058" class="t s3_5058">, Vol.2-4-713 </span>
<span id="t68_5058" class="t s4_5058">U </span>
<span id="t69_5058" class="t s2_5058">UC- (uncacheable) memory type</span><span id="t6a_5058" class="t s3_5058">, Vol.3-12-6 </span>
<span id="t6b_5058" class="t s2_5058">UCOMISD - Unordered Compare Scalar Double-Precision Floating-Point </span>
<span id="t6c_5058" class="t s2_5058">Values and Set EFLAGS</span><span id="t6d_5058" class="t s3_5058">, Vol.2-4-715 </span>
<span id="t6e_5058" class="t s2_5058">UCOMISD instruction</span><span id="t6f_5058" class="t s3_5058">, Vol.1-11-7, Vol.2-4-713 </span>
<span id="t6g_5058" class="t s2_5058">UCOMISS - Unordered Compare Scalar Single-Precision Floating-Point </span>
<span id="t6h_5058" class="t s2_5058">Values and Set EFLAGS</span><span id="t6i_5058" class="t s3_5058">, Vol.2-4-717 </span>
<span id="t6j_5058" class="t s2_5058">UCOMISS instruction</span><span id="t6k_5058" class="t s3_5058">, Vol.1-10-9 </span>
<span id="t6l_5058" class="t s2_5058">UD2 instruction</span><span id="t6m_5058" class="t s3_5058">, Vol.1-7-24, Vol.2-4-719, Vol.1-23-4 </span>
<span id="t6n_5058" class="t s2_5058">UE (numeric underflow exception) flag </span>
<span id="t6o_5058" class="t s2_5058">MXCSR register</span><span id="t6p_5058" class="t s3_5058">, Vol.1-11-16 </span>
<span id="t6q_5058" class="t s2_5058">x87 FPU status word</span><span id="t6r_5058" class="t s3_5058">, Vol.1-8-5, Vol.1-8-29 </span>
<span id="t6s_5058" class="t s2_5058">UM (numeric underflow exception) mask bit </span>
<span id="t6t_5058" class="t s2_5058">MXCSR register</span><span id="t6u_5058" class="t s3_5058">, Vol.1-11-16 </span>
<span id="t6v_5058" class="t s2_5058">x87 FPU control word</span><span id="t6w_5058" class="t s3_5058">, Vol.1-8-7, Vol.1-8-29 </span>
<span id="t6x_5058" class="t s2_5058">Uncached (UC-) memory type</span><span id="t6y_5058" class="t s3_5058">, Vol.3-12-8 </span>
<span id="t6z_5058" class="t s2_5058">Uncached (UC) memory type (see Strong uncached (UC) memory type) </span>
<span id="t70_5058" class="t s2_5058">Undefined opcodes</span><span id="t71_5058" class="t s3_5058">, Vol.1-23-5 </span>
<span id="t72_5058" class="t s2_5058">Undefined, format opcodes</span><span id="t73_5058" class="t s3_5058">, Vol.2-3-450 </span>
<span id="t74_5058" class="t s2_5058">Underflow </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
