00000000 W __heap_end
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 a __tmp_reg__
00000000 W __vector_default
00000000 T __vectors
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
00000001 a __zero_reg__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003d a __SP_L__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003e a __SP_H__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000003f a __SREG__
0000007c t __c.1844
0000008c t __c.1850
00000093 t __c.1977
0000009e T __ctors_end
0000009e T __ctors_start
0000009e T __dtors_end
0000009e T __dtors_start
0000009e W __init
0000009e T __trampolines_end
0000009e T __trampolines_start
000000aa T __do_copy_data
000000c0 T __do_clear_bss
000000c8 t .do_clear_bss_loop
000000ca t .do_clear_bss_start
000000d8 T __bad_interrupt
000000d8 W __vector_1
000000d8 W __vector_12
000000d8 W __vector_17
000000d8 W __vector_18
000000d8 W __vector_2
000000d8 W __vector_22
000000d8 W __vector_23
000000d8 W __vector_25
000000d8 W __vector_26
000000d8 W __vector_27
000000d8 W __vector_28
000000d8 W __vector_29
000000d8 W __vector_3
000000d8 W __vector_30
000000d8 W __vector_4
000000d8 W __vector_5
000000d8 W __vector_6
000000d8 W __vector_7
000000d8 W __vector_8
000000dc T __vector_16
0000012e W port_switch
0000018c W port_halt
00000190 T _port_thread_start
0000019e T _idle_thread
000001b0 T chSysInit
00000202 T chSysTimerHandlerI
000002ac T _vt_init
000002d2 T chVTSetI
0000034a T chVTResetI
00000392 T chTimeIsWithin
000003be t wakeup
00000456 T _scheduler_init
0000047c T chSchReadyI
000004c0 T chSchGoSleepS
00000502 T chSchGoSleepTimeoutS
00000574 T chSchWakeupS
00000610 T chSchIsPreemptionRequired
0000063c T chSchDoRescheduleBehind
000006ba T chSchDoRescheduleAhead
00000730 T chSchRescheduleS
00000750 T chSchDoReschedule
00000764 T _thread_init
000007c2 T chThdCreateI
00000866 T chThdCreateStatic
00000884 T chThdSetPriority
000008ac T chThdResume
000008ca T chThdTerminate
000008d8 T chThdSleep
000008e6 T chThdSleepUntil
00000902 T chThdYield
00000926 T chThdExitS
0000098e T chThdExit
00000994 T chThdWait
000009c8 T chRegFirstThread
000009d6 T chRegNextThread
000009f2 T chSemInit
00000a00 T chSemResetI
00000a4e T chSemReset
00000a5c T chSemWaitS
00000abc T chSemWait
00000ac6 T chSemWaitTimeoutS
00000b26 T chSemWaitTimeout
00000b30 T chSemSignal
00000b70 T chSemSignalI
00000ba8 T chSemAddCounterI
00000bee T chSemSignalWait
00000c90 T chMtxInit
00000ca0 T chMtxLockS
00000e20 T chMtxLock
00000e2a T chMtxTryLock
00000e66 T chMtxTryLockS
00000e9c T chMtxUnlock
00000f3a T chMtxUnlockS
00000fce T chMtxUnlockAll
0000106c T chCondInit
00001078 T chCondSignal
000010ac T chCondSignalI
000010de T chCondBroadcastI
000010ff W __stack
00001122 T chCondBroadcast
00001130 T chCondWaitS
000011ac T chCondWait
000011b6 T chCondWaitTimeoutS
00001250 T chCondWaitTimeout
0000125a T chEvtRegisterMask
00001282 T chEvtUnregister
000012a8 T chEvtGetAndClearEvents
000012c2 T chEvtAddEvents
000012d6 T chEvtGetAndClearFlags
000012e2 T chEvtSignalI
00001314 T chEvtSignal
00001322 T chEvtBroadcastFlagsI
00001364 T chEvtBroadcastFlags
00001372 T chEvtGetAndClearFlagsI
0000137a T chEvtDispatch
000013dc T chEvtWaitOne
0000141c T chEvtWaitAny
00001454 T chEvtWaitAll
0000148c T chEvtWaitOneTimeout
000014ea T chEvtWaitAnyTimeout
00001542 T chEvtWaitAllTimeout
00001594 T chMsgSend
000015e2 T chMsgWait
0000163c T chMsgRelease
00001646 T chMBInit
0000167c T chMBReset
000016ba T chMBPostS
00001714 T chMBPost
0000171e T chMBPostI
00001760 T chMBPostAheadS
000017be T chMBPostAhead
000017c8 T chMBPostAheadI
0000180e T chMBFetchS
0000186e T chMBFetch
00001878 T chMBFetchI
000018c8 t qwait
00001908 T chIQInit
0000193c T chIQResetI
00001990 T chIQPutI
00001a22 T chIQGetTimeout
00001a90 T chIQReadTimeout
00001b34 T chOQInit
00001b68 T chOQResetI
00001bc4 T chOQPutTimeout
00001c3e T chOQGetI
00001cc0 T chOQWriteTimeout
00001d68 T halInit
00001d88 T adcInit
00001d8c T adcObjectInit
00001dae T adcStart
00001dca T adcStop
00001de2 T adcStartConversion
00001dfe T adcStartConversionI
00001e14 T adcStopConversion
00001e4c T adcStopConversionI
00001e8a T adcConvert
00001ece T adcAcquireBus
00001ed4 T adcReleaseBus
00001ed8 T palReadBus
00001ef4 T palWriteBus
00001f26 T palSetBusMode
00001f44 T pwmInit
00001f48 T pwmObjectInit
00001f54 T pwmStart
00001f7c T pwmStop
00001f94 T pwmChangePeriod
00001fa4 T pwmEnableChannel
00001fae T pwmDisableChannel
00001fb8 t readt
00001fbe t read
00001fc8 t writet
00001fce t write
00001fd8 t gett
00001fde t get
00001fe8 t putt
00001fee t put
00001ff8 T sdInit
00001ffc T sdObjectInit
00002056 T sdStart
0000206e T sdStop
0000209a T sdIncomingDataI
000020ea T sdRequestDataI
00002122 T spiInit
00002126 T spiObjectInit
0000213a T spiStart
00002160 T spiStop
00002188 T spiSelect
00002196 T spiUnselect
000021a4 T spiStartIgnore
000021b6 T spiStartExchange
000021c8 T spiStartSend
000021da T spiStartReceive
000021ec T spiIgnore
0000221a T spiExchange
00002248 T spiSend
00002276 T spiReceive
000022a4 T spiAcquireBus
000022aa T spiReleaseBus
000022ae T hal_lld_init
00002314 T _pal_lld_init
00002338 T _pal_lld_setgroupmode
00002380 t notify1
0000238c T __vector_20
0000240c T __vector_21
00002476 T sd_lld_init
00002486 T sd_lld_start
000024f2 T sd_lld_stop
00002508 T __vector_24
00002766 T adc_lld_init
0000277e T adc_lld_start
000027b0 T adc_lld_stop
000027c6 T adc_lld_start_conversion
0000281c T adc_lld_stop_conversion
00002828 T getTimerIndex
00002834 T __vector_15
00002896 T __vector_13
000028f8 T __vector_14
0000295a T __vector_11
000029bc T __vector_9
00002a1e T __vector_10
00002a80 T pwm_lld_init
00002aa8 T pwm_lld_start
00002af2 T pwm_lld_stop
00002b0c T pwm_lld_change_period
00002b0e T pwm_lld_enable_channel
00002d52 T pwm_lld_disable_channel
00002dbe t spi_start_transmission
00002e06 T __vector_19
00002f00 T spi_lld_init
00002f08 T spi_lld_start
00002f4a T spi_lld_stop
00002f60 T spi_lld_select
00002f6e T spi_lld_unselect
00002f7c T spi_lld_ignore
00002f8e T spi_lld_exchange
00002fa0 T spi_lld_send
00002fb2 T spi_lld_receive
00002fc4 T spi_lld_polled_exchange
00002fec T findBestPrescaler
00003108 T boardInit
0000310a t tmrcb
0000312c T evtStart
0000314e T evtStop
00003162 t long_to_string_with_divisor.constprop.0
0000324a T chprintf
00003620 T main
00003666 T vfprintf
000038d0 t putval
000038e8 t mulacc
00003940 t skip_spaces
00003972 t conv_int
00003a68 T vfscanf
00003c78 T __umulhisi3
00003c90 T __mulsi3
00003cb0 T __udivmodhi4
00003cb8 t __udivmodhi4_loop
00003cc6 t __udivmodhi4_ep
00003cd8 T __udivmodsi4
00003ce4 t __udivmodsi4_loop
00003cfe t __udivmodsi4_ep
00003d1c T __divmodsi4
00003d34 t __divmodsi4_neg1
00003d44 t __divmodsi4_neg2
00003d52 t __divmodsi4_exit
00003d54 T __prologue_saves__
00003d8c T __epilogue_restores__
00003dc2 T __muluhisi3
00003dd8 T isspace
00003de8 T strchr_P
00003dfe T fgetc
00003e7e T fputc
00003ed6 T ungetc
00003f10 T __ultoa_invert
00003fcc T __ctype_isfalse
00003fd0 T __ctype_istrue
00003fd2 T _exit
00003fd2 W exit
00003fd4 t __stop_program
00003fd6 A __data_load_start
00003fd6 T _etext
00004072 A __data_load_end
00800100 D __data_start
00800100 D timer_registers_table
00800130 D clock_source_extended
00800137 D ratio_extended
00800145 D clock_source_base
0080014a D ratio_base
00800154 D ch_debug
0080016a d vmt
0080017a d default_config
0080017d D pal_default_config
0080019c B __bss_start
0080019c D __data_end
0080019c D _edata
0080019c b mainthread.1935
008001bc B _idle_thread_wa
00800229 B vtlist
00800231 B rlist
0080023e B SD1
00800287 B ADCD1
0080029c B PWMD2
008002a1 B PWMD1
008002a6 B SPID1
008002b9 B __bss_end
008002b9 N _end
00810000 N __eeprom_end
